wb_dma_ch_pri_enc/wire_pri27_out 1.498532 0.797375 -0.470149 -0.545711 1.028083 0.449682 -0.898532 -2.042839 0.363360 -0.812739 1.185838 3.123104 -0.475646 -2.429898 0.389671 -0.693145 -0.238455 0.751012 1.748476 0.070295
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.017725 2.279306 0.522301 -2.241063 -0.407598 0.117255 -1.102917 -2.901179 1.728189 -0.901406 0.534124 0.762890 0.962129 -1.247011 -0.510837 1.795457 2.418878 -0.531222 2.229361 0.433874
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.355452 -0.526882 -1.082415 1.216109 1.204794 -0.782237 -0.594908 -0.309224 0.056750 -0.852210 0.874248 1.330516 -0.239140 -2.466265 1.204906 -1.607811 -2.273061 0.424509 -0.141926 0.790304
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.252241 1.475593 -1.148999 -0.462825 -1.170499 -3.835678 -4.042909 0.437876 1.862113 -0.492988 -1.587941 1.213060 1.029889 -2.310055 1.626489 2.930950 -1.429726 -1.365521 1.238477 1.426753
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.684104 2.425896 -0.679536 -2.005152 1.003882 -2.674089 1.340747 0.667871 1.989582 -0.559453 -1.389102 -0.457387 -1.150472 -2.119780 -1.555829 -1.343392 -2.390428 -0.763281 -2.712734 -0.567082
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.781436 0.590444 0.142186 -0.103587 0.634475 1.408980 1.268346 -2.869614 0.760394 -0.905122 2.435667 1.876990 -0.172785 -5.678226 -0.327086 -2.009391 1.501202 0.241634 -0.094172 -2.060572
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.072051 1.689992 0.417686 -2.049404 -1.053590 2.416742 0.388477 -2.250505 -0.317158 -0.914357 1.070357 0.736345 -1.413418 -1.531010 -0.930086 -0.007810 2.435967 0.338202 0.189636 -1.711131
wb_dma_ch_rf/assign_1_ch_adr0 -3.866610 -0.860382 -2.145578 -5.595175 -4.647308 -0.276332 -0.682548 0.596522 -1.689895 1.851532 -2.219643 -1.360079 -2.434986 2.138074 -0.212831 -1.920793 0.351998 -0.191955 -3.669258 -0.338202
wb_dma_ch_rf/reg_ch_busy -2.608070 2.455317 -0.868061 -1.820693 1.041379 -3.373233 0.534848 0.765317 2.384560 0.538699 -2.997707 -1.870950 -1.409542 -3.033282 -1.518928 -1.177793 -3.961982 -2.291411 -4.371904 0.526839
wb_dma_wb_slv/always_5 3.203740 0.968038 0.786857 -1.447250 -0.652097 -1.679399 -0.550156 4.075639 -0.803713 -3.489900 2.416483 -1.817018 2.037454 6.287260 -0.277416 -1.329865 1.474209 -1.469718 1.799797 2.137697
wb_dma_wb_slv/always_4 -2.829211 0.942277 0.260935 -1.241804 -3.576345 -2.329934 -0.612579 -2.108024 -4.285917 0.736144 -0.215331 -3.283705 2.937526 2.047889 -0.620484 -5.347515 0.813739 -3.678167 1.649207 8.440910
wb_dma_wb_slv/always_3 -2.190608 -1.290360 -3.079183 -2.983279 0.330139 -0.911426 1.906733 -3.365724 -1.912903 -1.723624 -2.284228 -2.719682 1.203669 -2.536006 0.688968 -3.330174 1.079137 1.408107 -4.206722 1.566759
wb_dma_wb_slv/always_1 -4.485318 0.240098 -0.838492 -1.700558 -2.693784 -3.221108 -0.121896 0.362492 -1.179250 -0.329468 -2.049082 -0.586581 0.619893 -1.605032 2.248377 -5.551595 -2.448287 -1.263783 -1.479331 7.654222
wb_dma_ch_sel/always_44/case_1/cond -3.485670 1.513763 -0.257883 -5.891892 -6.503616 -0.404955 1.336214 -0.745518 -1.019390 -0.923546 -0.103820 -2.173211 -1.750167 1.325652 -1.608320 -2.049253 3.173166 -0.172617 -2.721272 0.312788
wb_dma_rf/wire_ch0_csr -2.606566 0.307008 -1.555331 -1.004335 -1.003550 -3.033748 2.025458 2.965801 -1.401281 1.119324 -4.916126 -0.038599 -0.035914 -0.662040 0.053055 -2.314309 -4.175238 0.390355 -2.198330 4.120672
wb_dma_de/wire_done 3.095749 0.325689 -1.032222 -0.215412 2.712439 0.404923 -2.302021 1.825824 -0.371724 0.714312 -2.287911 1.569408 0.089687 -3.003786 0.955403 -0.966501 -0.847309 -1.879147 0.262095 0.096438
wb_dma_ch_pri_enc/wire_pri11_out 1.521950 0.780395 -0.330277 -0.484948 1.106577 0.525782 -0.891798 -2.171193 0.536513 -0.857593 1.335450 3.154918 -0.560246 -2.391573 0.353046 -0.615088 -0.298232 0.734774 1.862510 -0.018584
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.562927 -1.409223 0.145980 2.274235 4.525958 0.002500 -0.306246 3.250301 1.432849 1.619415 -1.672141 0.551770 1.385642 -5.132295 0.747305 -0.935992 -0.387647 -2.527115 -0.820926 -2.749306
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.411881 -0.462839 1.779748 0.854554 1.841284 0.919220 1.764697 -0.226586 2.183731 0.920293 0.895281 0.869863 1.066664 -2.229865 -1.056668 0.969571 2.475996 -0.281575 0.845744 -3.738214
wb_dma_de/always_13/stmt_1 2.928400 1.749347 -1.573561 -2.183523 -0.339555 -1.770834 -2.236164 -0.903369 1.466705 0.062717 -3.691986 1.294843 0.025741 -1.870807 0.699964 3.052645 -0.682576 0.402373 -0.182862 1.013133
wb_dma_de/always_4/if_1 2.811468 0.316424 -1.108517 -0.071589 2.754935 0.311218 -2.307864 1.717619 -0.437457 0.731384 -2.348158 1.596807 0.050757 -3.289012 1.065099 -1.001469 -1.098748 -1.868384 0.098776 0.142908
wb_dma_ch_arb/input_req -2.152553 2.897431 -1.284412 -0.243938 0.105842 -0.087988 4.737125 1.172166 -2.736068 -1.907947 0.218065 2.409545 0.866005 -3.623236 -2.410871 -4.041963 2.208111 2.245914 -1.630599 -2.586051
wb_dma_ch_pri_enc/wire_pri20_out 1.368332 0.767947 -0.470390 -0.469270 0.959470 0.463117 -0.857239 -2.075368 0.400381 -0.801581 1.248356 3.040333 -0.502830 -2.412121 0.401683 -0.729002 -0.310059 0.734642 1.701448 0.114320
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.310295 0.470848 -1.029439 -2.695359 -0.867077 -0.177338 -0.250018 3.651891 -1.574513 -0.733665 -1.022932 -0.394818 0.359218 3.362942 -0.522416 -0.374884 1.924601 -0.048341 0.307795 -1.148997
wb_dma_ch_rf/always_26/if_1/if_1 1.200441 2.524028 -1.530862 -0.083269 -0.961735 -2.552388 -1.144863 -1.430411 0.194837 -2.553665 -2.902589 -0.191361 1.274101 -3.286853 1.775681 2.581220 -0.274130 0.696934 -2.461803 2.451953
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.966979 1.333684 0.688816 2.047946 -1.391249 0.945217 -0.342540 -2.520210 -1.313774 2.745059 -1.310134 0.256575 -1.212312 -3.578063 -0.219319 0.419663 -0.364070 -1.264145 -1.054033 0.469698
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.225536 2.131529 0.276115 -1.304724 -0.333011 -0.167086 -1.263969 1.883510 -1.051432 -0.664563 -0.920358 -1.511935 1.152784 1.869033 -0.825456 0.618976 1.682214 -2.324413 -0.135046 0.623730
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.436042 0.358870 0.924230 -0.243323 1.228286 1.202495 0.110371 0.227759 0.959925 0.050319 0.219312 1.025476 -0.427260 -0.224275 -0.514590 1.470298 1.369601 0.070808 1.147103 -2.539621
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.929677 1.130976 0.552966 2.140360 -0.662757 -2.196114 -1.075589 -0.371978 -0.821081 1.046840 0.039210 1.091994 0.094278 -0.780046 0.039153 0.043151 -1.761485 -1.155532 0.982487 1.467941
wb_dma_ch_sel/wire_ch_sel -2.509526 0.467588 -1.664916 -4.341027 -1.502825 -2.710796 1.155605 1.428185 2.441804 0.912079 -3.592442 -0.717804 0.369349 -2.033612 -0.841956 -1.726863 -1.244065 -0.453610 -4.001533 0.745220
wb_dma_rf/inst_u19 3.543306 1.296510 -1.531045 -3.197920 0.083707 0.253591 -1.034254 1.426876 -1.219713 -1.489401 0.110551 2.693741 -0.100030 0.734301 -0.186653 -1.150517 1.630321 0.760955 1.946214 -1.026188
wb_dma_rf/inst_u18 3.493699 1.105656 -1.467898 -3.032966 0.194532 0.276443 -1.069065 1.554020 -1.095902 -1.464428 0.251937 2.617455 -0.129352 0.864605 -0.123732 -1.096073 1.542473 0.725282 1.995430 -1.088815
wb_dma_rf/inst_u17 3.772329 1.139804 -1.417040 -3.172174 0.187212 0.355166 -1.060731 1.734495 -1.108611 -1.503727 0.127455 2.581239 -0.078635 0.964455 -0.170264 -1.024811 1.727661 0.676520 2.060352 -1.202326
wb_dma_rf/inst_u16 3.637643 1.213842 -1.453161 -3.062878 0.218209 0.309311 -1.048437 1.589006 -1.129488 -1.456121 0.154771 2.668368 -0.169950 0.768121 -0.134714 -1.046611 1.570607 0.686430 2.029071 -1.160756
wb_dma_rf/inst_u15 3.834807 1.313206 -1.479797 -3.213117 0.190194 0.349899 -1.109050 1.479338 -1.089996 -1.519445 0.160582 2.772773 -0.072996 0.790448 -0.172187 -0.988012 1.737769 0.716826 2.144011 -1.151704
wb_dma_rf/inst_u14 3.552020 1.305513 -1.484011 -3.150415 0.067564 0.277182 -1.086805 1.360981 -1.148174 -1.483644 0.152737 2.667927 -0.155697 0.754176 -0.139581 -1.036049 1.570258 0.705804 1.991922 -0.989181
wb_dma_rf/inst_u13 3.597801 1.199839 -1.416883 -3.156577 0.087601 0.263507 -1.070778 1.505203 -1.108816 -1.549110 0.284893 2.600324 -0.172674 0.984595 -0.148309 -1.101942 1.605412 0.709621 2.036436 -1.032645
wb_dma_rf/inst_u12 3.595550 1.171810 -1.447152 -3.072867 0.157488 0.220739 -1.069508 1.580823 -1.103783 -1.575269 0.280383 2.597115 -0.112403 0.961404 -0.147793 -1.112057 1.557428 0.683150 2.042136 -1.006884
wb_dma_rf/inst_u11 3.657134 1.188292 -1.442059 -3.111688 0.178537 0.342535 -1.062437 1.505420 -1.178219 -1.487905 0.215647 2.725616 -0.125690 0.832891 -0.136217 -1.091144 1.606921 0.712334 2.086752 -1.076044
wb_dma_rf/inst_u10 3.647443 1.261782 -1.567596 -3.133011 0.191455 0.305130 -1.076680 1.581278 -1.192744 -1.504712 0.133411 2.761435 -0.077260 0.706138 -0.119531 -1.147510 1.606833 0.736558 2.015976 -1.120029
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.788557 -4.590811 0.540699 0.330970 3.545273 1.203908 -0.841884 4.385346 -1.616595 4.133961 -2.701204 1.771778 2.035851 1.038972 1.944853 -4.238702 0.476628 -2.468208 0.577145 1.333099
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.410253 4.829256 -0.769365 -1.066568 -1.817760 1.373095 -0.282649 -5.775827 -3.886690 1.387046 0.515763 0.193375 -0.047091 2.216025 -3.861699 2.572617 2.575488 0.303353 1.734013 -0.794646
wb_dma/input_wb1_ack_i -2.612649 3.244165 -3.098055 1.455315 2.282521 -0.819459 0.483264 -1.174284 -3.540904 -1.171552 -1.289935 1.279441 1.066120 -4.943755 0.948210 -2.379884 -0.851169 0.175629 -2.058800 0.913915
wb_dma/wire_slv0_we -2.342551 -1.467843 -3.331711 -3.070221 0.113284 -0.929444 1.457977 -3.098249 -1.760568 -1.256982 -2.917159 -3.810157 1.323835 -2.351689 0.564811 -3.162625 0.389071 0.723939 -5.140721 2.336812
wb_dma_ch_rf/reg_ch_sz_inf -1.129709 -0.144378 0.412909 1.328619 0.613568 -0.595371 -1.251403 0.033128 0.896835 1.301926 -1.487251 -1.814966 -1.050044 -1.193249 0.471580 0.730412 -2.636322 -2.029835 -1.942502 1.191817
wb_dma_ch_rf -4.825881 1.147772 -2.076679 0.241738 -1.760458 -1.285446 0.910532 -1.296810 -2.661673 1.537337 -3.233329 -2.369112 1.021167 -4.280577 -0.611095 -2.137565 -1.219501 -1.396116 -4.157166 2.295980
wb_dma_ch_sel/wire_gnt_p1_d -1.252280 -0.481859 -0.997692 1.146513 1.171812 -0.770089 -0.567864 -0.293791 0.048844 -0.834657 0.904587 1.345037 -0.274257 -2.330522 1.190118 -1.544723 -2.146584 0.418525 -0.087552 0.744201
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.248752 -0.536784 -1.077816 1.169896 1.252141 -0.793784 -0.629531 -0.269101 0.099698 -0.887092 0.989823 1.451835 -0.276238 -2.465518 1.220112 -1.604532 -2.265807 0.423479 -0.047144 0.715821
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.490035 1.038863 0.726426 -0.888054 1.761924 -0.341539 -0.907621 0.397361 2.113179 1.382631 -2.191092 -0.805890 2.958907 -3.719600 -0.360910 0.942348 2.748881 -3.353016 0.512923 -0.463095
wb_dma_ch_sel/input_ch1_txsz -0.632717 0.465260 -1.179668 -0.306928 -0.112596 -0.564083 -1.024555 -2.404331 -0.394381 -0.888863 1.125426 2.241122 -0.160077 -2.097460 0.842198 -1.934116 -1.491893 0.736577 0.880237 2.354068
wb_dma/wire_ch3_txsz 2.970150 1.333297 0.702368 -1.720073 -0.060432 1.341735 -0.299482 -1.849001 0.450528 -0.039385 0.473942 1.900555 -0.305435 0.038170 -0.867671 0.955791 1.975145 0.380127 2.054519 -0.783067
wb_dma_ch_sel/assign_7_pri2 2.308567 0.367671 0.841269 -0.250630 1.169196 1.162106 0.102734 0.227715 0.932956 0.067160 0.210636 0.968923 -0.425169 -0.254843 -0.487543 1.414468 1.317469 0.049128 1.074180 -2.449133
wb_dma_ch_pri_enc/inst_u30 1.468672 0.805453 -0.380046 -0.453362 1.102124 0.507023 -0.902706 -2.149109 0.473536 -0.864848 1.304387 3.191019 -0.572960 -2.453324 0.409794 -0.693965 -0.314417 0.744767 1.812922 0.013745
wb_dma/assign_3_dma_nd 5.001927 0.014180 -0.218730 -1.231437 2.330795 1.614000 -0.092852 4.193344 -0.801787 0.392974 -2.050370 1.251913 1.244818 0.118634 -0.275822 0.365794 3.296013 -0.611312 1.294749 -3.606526
wb_dma_ch_rf/assign_6_pointer -2.634926 2.627258 2.073524 2.022383 -0.512931 1.867092 1.851564 -5.565066 -0.747824 4.920925 -2.296639 2.511323 -1.126138 -5.604578 -2.206784 0.865458 1.097831 -0.593222 -0.287131 -0.635740
wb_dma_ch_rf/wire_ch_adr0_dewe -0.279547 0.812543 -0.047137 -1.835439 -2.061967 -0.624210 -0.008992 -0.206658 0.042090 -1.027091 1.139888 -0.613407 -1.191185 3.025231 -0.741441 0.566926 0.042512 0.639026 0.094147 0.018975
wb_dma_ch_pri_enc/always_2/if_1/cond 1.657286 0.759818 -0.431039 -0.514852 1.126302 0.506860 -0.938311 -2.060872 0.482516 -0.878087 1.312350 3.231381 -0.505259 -2.436532 0.401304 -0.680766 -0.217218 0.769854 1.885146 -0.057416
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.091904 2.597640 0.895117 -0.991643 0.195060 1.549627 0.933708 -3.927792 -0.836076 1.640375 -1.383688 2.925963 -1.512408 -0.564922 -1.791561 0.889648 0.863623 1.214651 1.274252 0.132355
wb_dma_ch_sel/input_ch0_txsz 4.414605 1.893646 -0.212481 -1.920640 1.282895 -0.051466 -2.559077 0.833378 0.895003 0.640092 -3.069389 -0.735745 1.527341 -2.158045 0.180171 1.526718 1.733409 -3.102105 0.597095 0.504691
wb_dma_ch_sel/always_2 4.901084 0.056167 -0.268475 -1.250241 2.283814 1.609066 -0.122816 4.135458 -0.886009 0.428882 -2.080943 1.258899 1.244234 0.066479 -0.277438 0.367084 3.303385 -0.560569 1.253005 -3.559873
wb_dma_ch_sel/always_3 3.240308 0.109238 0.588198 -1.501075 1.558564 1.515141 1.272936 1.318413 0.106857 1.021257 -0.798933 1.999018 2.661555 -1.619012 -1.172471 -0.518820 4.935314 -0.484596 2.011185 -3.078670
wb_dma_rf/input_de_txsz_we 4.922177 -0.120981 1.821521 0.015652 3.124413 0.114361 -2.025186 4.330169 1.640149 0.113710 -1.143297 -0.934901 -0.454066 1.857975 0.417692 0.801821 -0.687300 -3.298531 1.103240 -0.287209
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.160433 1.815595 0.372355 -2.106461 -1.028464 2.355802 0.359620 -2.281597 -0.375966 -0.864536 0.925690 0.766385 -1.370042 -1.611293 -0.953033 0.011055 2.442729 0.275569 0.211385 -1.674098
wb_dma_ch_sel/assign_145_req_p0 3.381244 2.191819 0.245584 -1.575740 -0.540637 -0.194615 -1.177093 1.859555 -1.164104 -0.851662 -0.697610 -1.443395 1.299147 2.166385 -0.937326 0.446999 1.952390 -2.187721 0.101520 0.752338
wb_dma_de/always_3/if_1/if_1/cond -0.308951 0.554689 0.256990 1.435704 -0.007207 -0.657015 0.455302 0.343398 -0.819889 -1.393899 1.218899 -1.139388 2.255529 0.099223 -0.028714 -0.687477 0.785465 -0.726959 -0.269213 1.323363
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.015990 1.808349 0.377789 -2.018772 -1.064070 2.368791 0.364876 -2.253109 -0.356665 -0.917891 1.023475 0.660982 -1.427736 -1.628865 -0.968518 0.009823 2.361767 0.292987 0.101541 -1.647183
wb_dma_rf/always_1/case_1 -7.349057 1.110309 1.042114 -0.746567 -2.093411 -6.503756 -0.062494 0.997919 -1.734331 0.637405 -5.114769 -2.246015 -2.011251 -5.360067 3.025615 -3.968192 -2.252659 -4.609955 -3.765146 4.112975
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.871502 2.339745 1.177554 -0.371209 -0.329280 -3.688724 -0.621908 -0.767566 -0.174524 -1.437933 -0.814125 -0.039825 -1.551196 -1.037030 0.241760 -1.327537 -1.868053 -1.956205 -0.377286 2.605857
wb_dma_ch_sel/assign_99_valid/expr_1 -1.748402 -0.924360 -2.862060 -2.845245 -3.691216 -0.399641 -1.416644 0.648938 -1.433633 1.956715 -2.116871 -3.701548 4.570549 -0.062304 -0.566338 1.211675 4.292007 -1.861097 -1.916118 -1.022788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.225421 0.421605 -1.132148 -2.625258 -0.833734 -0.102096 -0.190130 3.598279 -1.668000 -0.572043 -1.205160 -0.352162 0.472811 3.069395 -0.518818 -0.432037 1.981601 -0.015071 0.214439 -1.243003
wb_dma_wb_slv/reg_slv_adr -4.649425 0.088337 -0.943167 -1.472975 -2.552965 -3.287739 -0.098698 0.312959 -1.067183 -0.050617 -2.101511 -0.454051 0.869615 -1.706785 2.321633 -5.451770 -2.474453 -1.164894 -1.539649 7.587196
wb_dma_ch_sel/assign_8_pri2 2.355781 0.359768 0.874935 -0.272608 1.181200 1.145359 0.111103 0.246350 0.909055 0.040301 0.230934 0.950319 -0.388093 -0.233085 -0.475590 1.417337 1.349723 0.024318 1.100941 -2.438418
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.059098 -0.126485 0.407783 1.285835 0.638927 -0.560932 -1.248153 0.011000 0.899874 1.264139 -1.490879 -1.765444 -1.029884 -1.192240 0.456109 0.690718 -2.639663 -2.000064 -1.875156 1.171262
wb_dma_wb_mast/wire_wb_cyc_o -1.248824 -0.519798 -1.088817 1.144349 1.190522 -0.776045 -0.645598 -0.222021 0.047136 -0.871729 0.854861 1.367393 -0.201817 -2.421591 1.204924 -1.613586 -2.185827 0.381079 -0.112298 0.777005
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.211951 0.419050 -0.967480 0.634399 -0.633301 0.533709 0.413595 -2.377766 -1.403730 -0.134662 -0.323120 -1.668695 0.020180 -1.800588 -0.225328 -0.312546 0.155559 0.003054 -2.361966 0.387477
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.634967 0.857494 -0.336759 -0.518708 1.064736 0.561496 -0.850981 -2.196847 0.485427 -0.829084 1.262792 3.189240 -0.539829 -2.403457 0.327641 -0.563641 -0.191506 0.734504 1.879259 -0.071055
wb_dma/wire_paused -1.675588 1.107455 0.542926 1.939285 -0.514727 -2.120269 -1.069064 -0.279932 -0.686649 0.998875 -0.027745 1.149155 0.051130 -0.784349 0.065586 0.073876 -1.635919 -1.131702 1.026293 1.309457
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.737479 2.500890 -0.893392 -1.682907 1.153704 -3.445797 0.575738 0.776705 2.466428 0.604818 -2.906692 -1.914834 -1.372863 -3.120560 -1.568802 -1.088306 -4.074190 -2.352235 -4.349925 0.401668
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.271587 -0.487643 -1.092930 1.105452 1.160026 -0.801976 -0.637782 -0.260102 0.012360 -0.853449 0.834314 1.297425 -0.210829 -2.379036 1.184611 -1.581025 -2.162758 0.366418 -0.137621 0.763710
wb_dma/wire_ch1_adr1 -1.691528 -0.745030 0.916859 0.973365 0.653630 -0.206844 1.589373 -0.521390 1.298698 0.764607 0.743811 0.019842 1.429291 -1.988482 -0.558589 -0.384350 1.186935 -0.316164 -0.088485 -1.269521
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -3.899222 1.098125 -2.924429 0.457913 -1.236615 -1.834065 -0.286440 -0.463171 -1.753275 4.465086 -1.744655 1.325856 3.111260 -0.884292 -2.229294 -0.166802 -0.959311 -0.104154 -0.535407 -0.049241
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.780898 1.036081 1.228460 -1.091673 -0.490412 2.141532 1.893206 -2.810122 0.845255 -0.045071 1.629041 0.656472 -0.013288 -3.440950 -1.500726 -0.423116 3.493754 -0.050075 -0.025032 -2.773049
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.488282 -0.304257 -1.466341 -0.347563 -0.998100 -0.146108 1.805238 5.998796 -2.773395 -2.351561 -0.201436 -1.050210 3.302523 3.314920 -0.298379 -2.403557 2.156118 1.001842 0.122006 0.677485
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.749481 0.693450 -0.157197 -1.526074 -1.426220 1.785230 3.472794 3.151437 -1.735169 -2.341019 1.396679 -0.393732 2.980325 0.000266 -1.653808 -2.691514 5.224885 0.838715 0.179448 -1.992300
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.912186 1.720720 0.386904 -2.060267 -1.107714 2.366313 0.442218 -2.313679 -0.336712 -0.869764 1.022150 0.700206 -1.442483 -1.615337 -0.978694 -0.024317 2.399355 0.338357 0.093711 -1.657188
wb_dma_ch_sel/always_39/case_1/stmt_4 2.377170 0.379596 0.878255 -0.279221 1.198891 1.198631 0.139269 0.194657 0.941090 0.056168 0.223399 0.993615 -0.429973 -0.260661 -0.517752 1.442247 1.381076 0.053149 1.070464 -2.508127
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.525364 0.826024 -0.459042 -0.568652 1.022298 0.545627 -0.905070 -2.284830 0.474287 -0.865538 1.341639 3.242844 -0.575186 -2.508107 0.337620 -0.691925 -0.266149 0.804081 1.867311 0.066107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.516883 -0.127386 -1.585449 -0.547146 -1.083830 -0.122754 1.831245 5.903772 -2.839701 -2.299724 -0.405903 -0.960063 3.323335 3.049844 -0.390946 -2.292416 2.372269 1.051709 0.079404 0.422376
wb_dma_ch_pri_enc/wire_pri14_out 1.429346 0.803115 -0.452980 -0.440001 1.081337 0.435141 -0.893205 -2.165339 0.453111 -0.842223 1.272077 3.165477 -0.530659 -2.493653 0.387250 -0.698419 -0.352981 0.737806 1.792798 0.072384
wb_dma_ch_sel/always_39/case_1/stmt_1 4.987131 0.054435 -0.224871 -1.271236 2.280233 1.576350 -0.146892 4.165800 -0.814177 0.347075 -2.034718 1.218179 1.229207 0.181816 -0.273933 0.330223 3.270473 -0.630503 1.331507 -3.477543
wb_dma_rf/wire_ch6_csr -2.509493 0.515949 -2.616771 1.066002 -2.175383 1.325782 -0.280750 -1.692615 -3.514407 2.093616 -2.651287 -1.600847 1.684511 -2.339738 -0.228471 0.065436 0.134126 0.000000 -2.904449 1.883140
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.957543 -0.382840 0.622600 -1.113587 1.425524 -0.381432 -0.952070 4.165745 -0.132107 -1.195626 0.133884 -0.055933 1.013704 3.416547 0.450119 -1.286573 0.705161 -1.401652 2.043968 0.861778
wb_dma_wb_if/input_wb_we_i 3.209460 -1.505138 -1.010831 0.317648 2.890046 -0.228449 -1.636872 2.672336 -2.732841 -1.724109 3.603613 2.100885 1.226012 7.578380 0.739445 -4.808999 -2.604759 0.655343 3.268616 4.328564
wb_dma_ch_sel/assign_141_req_p0 3.338915 2.096728 0.183023 -1.453570 -0.427499 -0.169689 -1.192185 1.993088 -1.098431 -0.686864 -1.014857 -1.564230 1.268332 1.910102 -0.902752 0.558638 1.850716 -2.335025 -0.110174 0.617092
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.070196 -0.814361 -1.708493 -1.992552 -1.083153 0.471663 1.302312 5.886194 -1.972327 -1.173528 -1.315539 0.034655 1.135949 3.526041 -0.347758 -1.727568 1.569522 1.679096 0.541368 -0.597844
wb_dma_ch_sel_checker 0.547235 0.955094 -0.154055 -1.442286 -1.259195 0.167720 -0.422826 -2.177483 -0.442238 -0.100476 0.268069 0.933388 0.059000 0.221402 -0.325869 -0.415054 0.607404 0.318729 0.961936 1.734113
wb_dma_ch_rf/reg_ch_dis 2.479076 2.133264 -1.416934 -0.774077 -0.440094 -2.268461 -1.721235 -0.748177 0.517726 -0.982926 -2.607172 0.256352 2.248683 -1.757521 0.628716 2.341695 0.121180 -0.177458 -0.577827 2.225919
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.237148 1.717178 1.696005 0.132928 0.851212 1.150472 2.417754 -4.010899 0.359199 2.446284 -0.816083 2.554965 0.102201 -2.285471 -2.242723 0.346589 1.900056 0.674667 1.018988 -0.877795
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.580907 -0.236629 -1.481188 -0.598231 -1.068997 -0.165464 1.698794 5.874426 -2.701138 -2.290964 -0.259220 -0.905926 3.093818 3.347230 -0.299055 -2.406003 2.107218 1.018868 0.201207 0.636880
wb_dma_ch_rf/wire_pointer_we -2.224921 0.309973 -0.997146 0.498534 -0.776125 0.517011 0.494551 -2.260264 -1.358704 -0.158728 -0.358422 -1.744938 0.026147 -1.688891 -0.186155 -0.341061 0.275080 0.061102 -2.457075 0.358816
wb_dma_ch_sel/always_46/case_1/stmt_1 0.557055 -1.560697 -1.359427 -0.498785 1.099666 0.913720 -1.506051 0.059957 -0.829106 2.177995 -0.107135 0.866918 -0.329681 2.852215 -0.317762 -0.441878 -1.798550 0.397288 0.304336 -0.063360
wb_dma_wb_slv/always_3/stmt_1 -2.274706 -1.343269 -3.210761 -3.051228 0.071381 -0.757587 2.006942 -3.302986 -1.855842 -1.626591 -2.419036 -2.931100 1.293202 -2.393773 0.673355 -3.115159 1.243698 1.607314 -4.551550 1.481206
wb_dma_ch_rf/always_2/if_1/if_1 0.276443 1.677458 1.760311 0.080463 0.793534 1.219823 2.506018 -4.105309 0.513639 2.327959 -0.586654 2.648719 0.085350 -2.405011 -2.230087 0.420692 2.015811 0.790347 1.066094 -1.064304
wb_dma_pri_enc_sub/assign_1_pri_out 1.660331 0.817799 -0.373103 -0.591047 1.073568 0.571219 -0.880915 -2.184821 0.507265 -0.838317 1.307682 3.255388 -0.548226 -2.336418 0.358885 -0.617303 -0.218166 0.800875 1.921572 0.033816
wb_dma_ch_sel/input_ch0_adr0 -0.286398 -0.271324 0.643131 -5.235582 -6.068377 -0.002937 -0.121041 -0.524850 -0.258113 -0.363711 0.395022 -2.181464 -0.038449 4.889850 -0.654666 -0.995794 2.984090 -0.398006 0.354142 3.329316
wb_dma_ch_sel/input_ch0_adr1 -0.249261 0.628345 0.205775 1.343334 -0.026776 -0.697733 0.383096 0.208982 -0.832969 -1.337651 1.152575 -1.069329 2.203012 0.010212 -0.018220 -0.664907 0.763840 -0.728908 -0.278460 1.304987
wb_dma_wb_slv/assign_4 -6.471550 1.134482 -2.321408 1.651694 2.068379 -2.706274 3.104764 2.418430 -3.309593 0.709494 -1.605947 -1.745281 1.355861 -1.300055 -0.344318 -2.817974 -2.423987 -0.604995 -2.437602 -0.139960
wb_dma_wb_mast/input_wb_data_i -2.888947 2.999357 -0.811329 1.356650 -1.131504 -0.300382 1.498537 -1.883564 -3.554317 1.189054 -3.113330 -0.298425 -0.943477 -0.984245 -0.468416 -1.032007 -0.587799 0.888953 -3.598165 3.062305
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.771439 0.984161 1.234881 -1.025255 -0.430886 2.179552 1.935480 -2.679035 0.857530 -0.053057 1.649672 0.585215 0.098649 -3.621420 -1.460064 -0.520887 3.560329 -0.155397 -0.058955 -2.894593
wb_dma_de/wire_adr1_cnt_next1 -0.566187 -3.170915 -0.491088 0.949687 -0.538441 -0.328186 2.255557 2.368362 2.428844 -0.114588 -0.690568 0.913602 3.251285 -1.818521 0.725285 0.880304 1.542694 2.651607 0.238080 -1.454887
wb_dma_ch_sel/inst_u2 -1.307656 -0.511486 -1.052535 1.196846 1.186383 -0.773157 -0.602767 -0.294800 0.068633 -0.866608 0.918316 1.330963 -0.273880 -2.422335 1.203217 -1.629538 -2.259768 0.435275 -0.080004 0.754976
wb_dma_ch_sel/inst_u1 -0.115260 1.206378 -0.744660 -2.783665 -3.753183 0.548478 5.091498 1.594139 -1.017651 -0.884758 -1.554578 1.526310 3.607400 -0.869447 -2.728844 -1.036286 5.892028 3.360808 -1.150759 -1.966303
wb_dma_ch_sel/inst_u0 1.575661 0.826521 -0.431446 -0.603328 0.999174 0.528141 -0.910732 -2.118940 0.441097 -0.856492 1.306196 3.168964 -0.527739 -2.365073 0.354412 -0.635004 -0.180207 0.765486 1.889482 0.004893
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.484997 0.764465 -0.408410 -0.503745 1.009642 0.521715 -0.883150 -2.143857 0.492552 -0.862346 1.310292 3.153081 -0.524110 -2.398267 0.341396 -0.644422 -0.237299 0.788830 1.822008 -0.011344
wb_dma/wire_adr0 -3.253529 1.528219 -0.212594 -5.846974 -6.348870 -0.362702 1.316716 -0.795177 -0.878789 -0.873679 -0.041054 -1.935851 -1.612936 1.369068 -1.654467 -2.015370 3.118332 -0.089175 -2.509171 0.362548
wb_dma/wire_adr1 -1.800852 -0.177107 1.160337 2.318791 0.663677 -0.810557 1.944847 -0.058587 0.472825 -0.572941 1.920836 -1.067492 3.649767 -1.664165 -0.546305 -1.033138 1.998770 -1.029008 -0.223568 0.029873
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.149285 0.503385 0.241362 -0.301077 -1.004970 1.335630 2.360082 3.299360 -0.960886 -1.218060 0.190090 -2.149479 2.174168 -0.706075 -1.267886 -2.086883 2.929690 -0.965587 -1.487915 -0.756931
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.995318 1.777099 0.381671 -2.032447 -1.018575 2.422148 0.453810 -2.270890 -0.319117 -0.894260 1.033106 0.731802 -1.421463 -1.699279 -0.978354 0.012987 2.447384 0.342728 0.115992 -1.825250
wb_dma_ch_rf/assign_18_pointer_we -2.310334 0.374638 -0.988799 0.565871 -0.739429 0.453727 0.437514 -2.234323 -1.367777 -0.112464 -0.374252 -1.709033 0.043168 -1.753883 -0.187061 -0.347874 0.189638 0.026934 -2.450061 0.406950
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.480513 -1.606598 -1.339242 -0.457584 1.114215 0.875803 -1.508291 0.068553 -0.822322 2.231113 -0.137070 0.847779 -0.339722 2.880641 -0.310060 -0.438194 -1.857681 0.371407 0.291530 -0.030141
wb_dma_ch_sel/wire_req_p0 -1.329089 3.368258 -0.294554 -1.124272 -0.857449 0.530117 5.435459 1.169430 -2.760440 -0.913373 -0.794837 1.397859 1.100930 -1.838746 -3.467286 -2.697904 3.996861 1.940068 -1.610273 -3.096096
wb_dma_ch_sel/wire_req_p1 -1.265582 -0.471480 -1.046801 1.146619 1.120604 -0.754430 -0.596894 -0.298163 0.003761 -0.809693 0.840941 1.292370 -0.254957 -2.307668 1.144598 -1.519644 -2.131296 0.404823 -0.116813 0.752871
wb_dma/wire_ndnr 3.305038 0.171664 0.480890 -1.492907 1.609942 1.310606 1.056202 1.596748 -0.093028 1.076557 -1.057442 1.836197 2.697700 -1.453920 -1.094361 -0.653353 4.726314 -0.705730 1.909429 -2.780850
wb_dma_de/reg_mast0_drdy_r 2.464034 2.096473 0.681003 -3.411782 -2.123725 0.652798 -0.269731 -2.111408 0.505428 -0.979560 1.536810 1.202162 -1.472179 2.893428 -1.566793 1.554069 1.954815 1.007199 1.999915 -0.771421
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.456691 0.811518 -0.433237 -0.444112 1.098591 0.488306 -0.847703 -2.117906 0.442594 -0.810236 1.246242 3.134065 -0.542920 -2.464737 0.392134 -0.647333 -0.332190 0.756311 1.779256 0.013588
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.732100 -0.933179 -1.953843 -5.570302 -4.556905 -0.088103 -0.685022 0.483866 -1.596643 1.865687 -2.093349 -1.333692 -2.537043 2.200387 -0.184028 -1.806080 0.470682 -0.157652 -3.510890 -0.507265
wb_dma_ch_sel/assign_137_req_p0 3.298702 2.110430 0.251223 -1.445466 -0.423672 -0.154851 -1.185813 1.874296 -1.109866 -0.690860 -0.835973 -1.501423 1.285642 1.956091 -0.861476 0.535530 1.884259 -2.260638 -0.038895 0.644227
wb_dma_rf/wire_pointer2 0.607446 0.989270 -0.116958 -1.448776 -1.260003 0.178199 -0.417437 -2.192039 -0.439594 -0.101884 0.280015 0.989526 0.054766 0.224394 -0.344500 -0.415189 0.622138 0.348190 1.004815 1.678384
wb_dma_rf/wire_pointer3 2.143753 2.523339 0.888592 -1.001419 0.207106 1.562918 0.923702 -3.858655 -0.808992 1.659218 -1.428738 2.904398 -1.488101 -0.519283 -1.791689 0.899745 0.929789 1.179073 1.282368 0.072996
wb_dma_rf/wire_pointer0 -2.088447 1.631550 2.136811 1.667627 -0.781554 1.899450 0.825501 -4.193243 0.342257 3.599895 -0.266412 1.811316 -0.231777 -5.119453 -1.499996 1.131063 2.185411 -1.278767 0.604988 -1.630257
wb_dma_rf/wire_pointer1 2.875576 1.293131 0.706475 -1.643066 -0.065481 1.320044 -0.295229 -1.918454 0.497844 -0.038177 0.491608 1.912917 -0.338222 -0.013662 -0.828666 0.990827 1.916290 0.378388 2.015214 -0.761003
wb_dma_rf/wire_sw_pointer0 -1.123603 0.749125 -0.542174 0.489746 -0.657408 -0.544249 0.464723 -0.508287 -0.622470 -1.630404 -1.269580 -0.455756 -0.756272 -2.303632 1.295182 0.268327 -0.367347 0.888863 -2.424376 0.527101
wb_dma_de/always_21/stmt_1 2.516844 2.025641 0.700885 -3.360870 -2.018329 0.693232 -0.273606 -2.007216 0.556268 -1.038546 1.574677 1.242456 -1.473360 2.880424 -1.525699 1.520203 1.962003 0.989782 2.058494 -0.784800
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.470202 1.145325 0.350629 -2.101018 1.266972 0.301813 0.344032 0.347858 1.286600 0.201866 -0.793747 0.933365 3.941656 -2.769089 -0.817917 0.291588 5.301649 -1.413102 2.261977 -1.800651
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.923276 0.480209 0.779640 -1.071754 0.703968 -0.939501 -2.520834 1.903866 0.258978 0.044668 -1.114167 -1.049501 0.000411 2.233606 0.636424 -1.037563 -1.503816 -3.040727 0.848022 3.840344
wb_dma_ch_arb/input_advance 5.026765 0.022652 -0.237265 -1.266048 2.329936 1.603926 -0.156746 4.213159 -0.800778 0.317499 -2.028623 1.221520 1.275041 0.189573 -0.259390 0.309280 3.292380 -0.660970 1.353753 -3.464730
wb_dma_de/always_7/stmt_1 3.766860 -0.090433 0.181937 0.105875 2.869314 0.914701 -1.400181 4.166552 0.025271 1.610465 -3.444900 -0.616380 0.207519 -1.020668 0.192181 0.969399 0.558895 -2.663272 -0.617375 -2.169260
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.730324 1.228673 -1.445179 -3.199677 0.113434 0.255137 -1.105184 1.592806 -1.095432 -1.553903 0.217941 2.630264 -0.151242 0.999700 -0.145438 -1.045978 1.626020 0.678708 2.084146 -1.106431
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.947690 1.741309 0.337441 -2.081332 -1.112454 2.347419 0.367595 -2.230697 -0.425715 -0.845722 0.937360 0.648523 -1.368345 -1.602788 -0.957967 -0.074018 2.377373 0.245623 0.040905 -1.610810
wb_dma_de/always_3/if_1/cond -0.231938 0.566495 0.265570 1.402847 -0.006779 -0.665231 0.395325 0.329423 -0.762255 -1.384916 1.232572 -1.131799 2.169498 0.180763 0.005519 -0.647656 0.745926 -0.726655 -0.217757 1.247154
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.990849 -0.788084 -1.718481 -1.945266 -1.089825 0.479570 1.361794 5.802102 -2.032186 -1.081447 -1.358900 0.049405 1.164710 3.470610 -0.355956 -1.728854 1.596053 1.726884 0.507611 -0.611470
wb_dma_ch_sel/assign_101_valid -1.870948 -0.930234 -2.803876 -2.937158 -3.880842 -0.614519 -1.439041 0.634936 -1.550078 1.966707 -2.206867 -3.753601 4.517626 0.075036 -0.458372 1.041275 4.232634 -1.880991 -1.887964 -0.694613
wb_dma_ch_sel/assign_98_valid -1.628558 -0.806211 -2.718899 -2.861437 -3.729486 -0.617094 -1.726751 0.504334 -1.437176 1.802645 -1.947147 -3.933489 4.453344 0.179292 -0.439209 1.281439 4.205040 -2.148434 -1.792419 -0.805684
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.304018 0.465338 -1.109810 -2.702050 -0.881379 -0.169920 -0.247498 3.681074 -1.627302 -0.661928 -1.099269 -0.389078 0.424548 3.246316 -0.503710 -0.412100 1.968019 -0.055776 0.269821 -1.152631
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.670729 -0.115701 -1.455629 -0.654305 -1.111798 -0.222540 1.673999 5.848134 -2.675354 -2.364132 -0.216642 -0.974297 3.225984 3.303550 -0.373884 -2.264516 2.276827 0.972815 0.252957 0.648741
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.517059 0.833159 -0.442572 -0.491429 1.115326 0.493753 -0.904591 -2.177572 0.440413 -0.846048 1.269459 3.222523 -0.538593 -2.527937 0.399884 -0.697052 -0.290828 0.788277 1.815984 0.014435
wb_dma_rf/wire_ch7_csr -2.557409 0.364946 -2.516997 1.097569 -2.174463 1.380508 0.065592 -1.425527 -3.385922 1.941867 -2.486710 -1.430136 1.741086 -2.336928 -0.247276 -0.150018 0.335312 0.248113 -2.856123 1.652803
wb_dma_ch_sel/reg_csr -0.530307 -0.433456 -0.707876 0.100937 -1.148122 2.518267 0.541932 1.460486 -3.238462 2.536408 -4.445060 1.088416 -3.656856 0.265061 0.684209 -2.537081 -3.695588 1.053769 -2.265275 3.873585
wb_dma_de/reg_next_state -2.107213 1.388176 -1.461825 -0.371286 0.573382 -4.264585 0.305923 -0.157410 -1.175473 3.564742 -3.044420 1.841044 2.152588 0.284331 -2.059244 -0.974196 -1.507583 -0.734584 -0.266759 0.851608
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.166652 -3.021077 1.209393 -3.058641 1.283356 2.923388 0.975612 0.684743 -2.731767 6.396510 -4.683085 4.506826 0.089516 3.393562 -0.164827 -3.125132 2.862906 0.357384 2.549762 1.098876
wb_dma_de/always_11/stmt_1/expr_1 -0.211149 0.526860 0.283863 1.419541 -0.016651 -0.640638 0.405348 0.395527 -0.788558 -1.398193 1.240487 -1.128958 2.217749 0.226077 0.013258 -0.642621 0.789242 -0.674392 -0.199475 1.271275
wb_dma_ch_rf/input_ptr_set 2.899972 1.324267 0.704017 -1.667632 -0.070006 1.307251 -0.312530 -1.905289 0.480461 -0.003812 0.439314 1.902677 -0.331988 -0.022155 -0.863495 0.969292 1.933787 0.388039 2.021650 -0.768840
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.914796 -0.155529 1.134091 2.241639 0.651615 -0.863120 1.864226 -0.222889 0.472916 -0.491683 1.810532 -1.058774 3.522911 -1.802186 -0.521118 -1.019311 1.901616 -1.095016 -0.366490 0.041134
wb_dma_ch_sel/assign_12_pri3 2.974840 1.323752 0.724063 -1.721096 -0.058635 1.312804 -0.306707 -1.930092 0.481121 -0.024798 0.503581 1.982292 -0.323968 -0.023090 -0.855921 0.998351 1.951663 0.417809 2.059143 -0.776083
wb_dma_de/assign_65_done/expr_1/expr_1 3.046772 0.294797 -0.977385 -0.143373 2.771934 0.370474 -2.228889 1.792575 -0.298243 0.598671 -2.177242 1.605209 0.062301 -3.057354 1.029967 -0.947848 -0.958962 -1.830796 0.282857 0.114399
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.807392 1.304034 0.675935 -1.601095 -0.038781 1.286023 -0.277332 -1.824181 0.438290 -0.002299 0.417467 1.853367 -0.283161 -0.048689 -0.793600 0.928256 1.879610 0.371851 1.981792 -0.742949
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.256829 -0.482424 -1.063446 1.146803 1.164987 -0.751449 -0.591946 -0.250817 0.039568 -0.830507 0.906322 1.345862 -0.195383 -2.359397 1.171480 -1.599631 -2.173625 0.453029 -0.091038 0.760293
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.924634 -0.810298 -1.761603 -1.999804 -1.089270 0.457728 1.300527 5.934566 -2.028308 -1.080559 -1.476008 0.004982 1.215230 3.339320 -0.329797 -1.753161 1.563766 1.650972 0.447630 -0.593650
assert_wb_dma_ch_sel/input_valid 2.292390 0.357242 0.855131 -0.231171 1.164479 1.152164 0.134966 0.256521 0.918750 0.083563 0.171537 0.935284 -0.426218 -0.232146 -0.484358 1.403225 1.329905 0.018248 1.031080 -2.467796
wb_dma/input_wb0_stb_i 3.166497 1.049054 0.849189 -1.424247 -0.649031 -1.674395 -0.512425 3.980179 -0.819601 -3.451272 2.408166 -1.793195 2.006754 6.181207 -0.285221 -1.302972 1.465318 -1.505785 1.781094 2.163916
wb_dma/wire_ch1_csr -0.524793 -0.299404 -2.774262 1.740826 -2.343836 1.645231 -1.427891 -1.576467 -3.633678 1.814177 -3.143261 -1.825296 2.031822 -0.213304 0.977148 1.229252 -0.994569 0.674464 -1.732410 4.486578
wb_dma_rf/assign_5_pause_req -1.447963 4.940427 -1.000329 -1.242496 0.883540 -3.859083 -0.045225 -0.266797 -0.383555 1.116649 -3.108448 1.879003 -2.400342 -2.440780 -2.239123 -1.589123 -4.493400 -1.400892 -1.781827 1.304756
wb_dma_de/always_12/stmt_1 2.979616 0.316738 -1.060279 -0.094310 2.826094 0.407249 -2.281529 1.703714 -0.324148 0.620736 -2.149918 1.749803 0.029700 -3.274147 1.046935 -0.998123 -0.936029 -1.737248 0.254047 0.013152
wb_dma_wb_if/wire_wb_ack_o -2.091263 3.398513 -1.194188 1.306799 1.731740 -0.984909 0.937168 -0.877084 -2.128576 -0.890786 -0.848730 -0.565437 0.569497 -1.915533 -0.069588 -0.603603 -0.561856 -0.618510 -1.966097 0.588239
wb_dma_ch_rf/always_5/if_1/block_1 -2.221313 0.311137 -0.967866 0.565122 -0.766873 0.523580 0.476842 -2.341300 -1.346170 -0.198910 -0.287066 -1.729563 0.030702 -1.785504 -0.175767 -0.314503 0.309853 0.076827 -2.426450 0.381498
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.674294 1.238937 -1.454903 -3.122058 0.191169 0.218297 -1.086391 1.600273 -1.118973 -1.509602 0.152041 2.674263 -0.096197 0.873348 -0.114936 -1.125081 1.575796 0.657426 2.020894 -1.022081
wb_dma_ch_arb/assign_1_gnt -0.889545 0.568973 -1.712933 -2.122009 -3.013551 0.162939 4.622572 1.408874 -0.831291 -1.641235 -0.769965 2.813914 3.552396 -2.821847 -1.746067 -2.141262 4.445419 3.952399 -1.050515 -1.608084
wb_dma_rf/input_dma_err 3.499089 1.152639 -1.470333 -3.032688 0.149115 0.313891 -1.013106 1.502396 -1.139365 -1.470876 0.218692 2.564433 -0.108475 0.779032 -0.140121 -1.089292 1.554649 0.674178 1.950924 -1.108551
wb_dma/wire_wb0_addr_o -0.239101 0.586430 0.285582 1.417805 -0.021225 -0.691213 0.410592 0.370195 -0.760418 -1.461615 1.240629 -1.156141 2.287781 0.176191 0.027186 -0.627481 0.776974 -0.727392 -0.232785 1.302386
wb_dma_de/assign_73_dma_busy/expr_1 -0.517525 2.635666 0.041967 -1.583804 2.200199 -2.019317 0.689537 0.766361 3.235168 0.434403 -2.464662 -1.266068 -1.730581 -3.239142 -1.860541 0.265733 -2.774191 -2.140075 -3.361563 -1.658014
wb_dma/input_dma_nd_i 5.069747 0.035346 -0.225883 -1.249066 2.380367 1.601167 -0.127418 4.267662 -0.796168 0.355611 -2.006525 1.277609 1.262563 0.153533 -0.295272 0.366394 3.304998 -0.649550 1.368692 -3.613976
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.625180 0.640483 0.371918 -0.368966 -1.453176 -1.295241 -1.226144 -0.242754 0.931893 0.324432 -0.407537 -2.515779 -2.272507 1.684845 -0.245874 1.281358 -2.754012 -1.377735 -1.940643 1.265411
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.413034 0.695670 0.321628 -0.405327 -1.407288 -1.179073 -1.206991 -0.144066 0.888457 0.291546 -0.416303 -2.406883 -2.097326 1.659628 -0.283137 1.201712 -2.547375 -1.368443 -1.813751 1.181254
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.219361 -0.484051 -1.045368 1.104547 1.071838 -0.783010 -0.569030 -0.222678 0.013787 -0.806369 0.860366 1.285915 -0.233992 -2.259221 1.171060 -1.548305 -2.130406 0.382069 -0.104202 0.739083
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.467131 1.222057 -1.564535 -3.096228 0.081852 0.272279 -1.053661 1.406782 -1.236997 -1.424322 0.094166 2.663686 -0.091254 0.683069 -0.130244 -1.102462 1.607822 0.750590 1.905743 -1.042557
wb_dma_ch_sel/assign_3_pri0 4.958565 -0.031707 -0.237024 -1.196324 2.360021 1.594732 -0.102421 4.285620 -0.877875 0.354997 -2.083689 1.188112 1.274680 0.164064 -0.278678 0.335956 3.292302 -0.643075 1.248948 -3.594157
wb_dma_de/always_23/block_1/stmt_8 -0.246111 0.560008 0.261392 1.390023 -0.014132 -0.676628 0.381129 0.324690 -0.775457 -1.397363 1.185367 -1.101628 2.186110 0.111466 -0.001745 -0.656808 0.783162 -0.713784 -0.225357 1.261029
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.996683 0.620141 -1.654981 -2.002396 -3.006736 0.041196 4.586240 1.553828 -0.991456 -1.682493 -0.688855 2.524920 3.655783 -2.576621 -1.765306 -2.404233 4.331008 3.754315 -1.180315 -1.337205
wb_dma_de/always_23/block_1/stmt_1 -1.950445 1.466444 -1.433618 -0.434404 0.327419 -4.136913 0.472728 -0.288123 -1.022200 3.435350 -3.121095 1.907048 2.266208 0.205815 -2.132943 -0.886694 -1.384628 -0.523627 -0.204664 1.048787
wb_dma_de/always_23/block_1/stmt_2 4.032280 0.785679 -0.058165 -1.243440 1.561831 1.078744 -1.619070 2.087321 -0.521602 1.566002 -3.248235 0.240810 0.310904 -0.911865 -0.141952 0.493423 1.144151 -2.240005 0.157636 -0.559764
wb_dma_de/always_23/block_1/stmt_4 3.166305 3.733240 -0.006313 -2.816528 -0.446181 -0.399590 -1.167683 -1.214655 -0.315342 1.237814 -3.596138 -0.426189 -0.673204 0.331654 -1.490839 1.915438 0.754988 -1.528872 -0.100897 1.315875
wb_dma_de/always_23/block_1/stmt_5 6.039606 0.015046 0.136196 -1.171122 2.461041 3.214134 0.459267 0.955328 -2.792482 0.739959 -0.915150 3.851335 1.034471 2.073035 -0.361433 -1.980301 3.272318 1.300448 3.656425 0.149218
wb_dma_de/always_23/block_1/stmt_6 4.038575 -0.341842 0.627610 -1.174018 1.409669 -0.405245 -0.978275 4.236583 -0.095602 -1.242621 0.138600 -0.023773 1.047612 3.472882 0.448980 -1.283038 0.707573 -1.435273 2.108610 0.874119
wb_dma_rf/inst_u25 3.579198 1.212669 -1.444398 -3.191493 0.050812 0.254569 -1.030158 1.594785 -1.180841 -1.543472 0.220005 2.561545 -0.093334 0.987682 -0.191088 -1.082154 1.617424 0.721223 2.010489 -0.998664
wb_dma_wb_mast/input_mast_go -1.219687 -0.481946 -1.023954 1.123513 1.159195 -0.737152 -0.618282 -0.285392 0.096044 -0.879366 0.937885 1.320535 -0.243482 -2.348252 1.173276 -1.504900 -2.138024 0.437708 -0.070417 0.691233
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.800860 -0.268146 0.766942 0.820371 1.322172 -0.901271 -1.534757 2.426439 0.833315 0.382511 -1.399472 -1.929849 -0.606068 0.567880 0.811313 0.009028 -2.359290 -2.670032 -0.985569 1.592637
wb_dma_ch_sel/assign_125_de_start/expr_1 1.112220 1.960292 -0.821682 0.685723 -1.129551 -4.530045 -3.695847 0.819683 1.261836 -1.651908 -0.537734 0.339743 3.059132 -2.112977 1.513699 2.451646 -0.658105 -2.039918 1.081757 2.357906
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.170460 3.382572 -0.664309 -0.671428 0.121672 -4.415689 0.623753 0.357836 0.799356 0.213832 -1.545230 0.480535 -0.492242 -2.755778 -1.604433 -1.430754 -3.026336 -1.455815 -1.869964 0.556227
wb_dma_ch_sel/assign_151_req_p0 3.250442 2.183835 0.115987 -1.458399 -0.413370 -0.203093 -1.188433 1.804737 -1.178640 -0.716480 -0.951103 -1.401091 1.224932 1.794161 -0.849541 0.511344 1.836498 -2.230453 -0.054116 0.657389
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.775397 1.250911 -1.520707 -3.194981 0.164059 0.286784 -1.154727 1.704031 -1.211391 -1.507243 0.078414 2.651041 -0.034787 0.923551 -0.121566 -1.089377 1.677784 0.619813 2.041601 -1.088408
wb_dma_wb_mast/reg_mast_dout -2.999671 3.183062 -0.930493 1.380488 -1.153381 -0.445869 1.489556 -1.851707 -3.599687 1.153140 -3.249429 -0.474519 -0.753570 -1.277200 -0.483951 -0.992400 -0.619277 0.730555 -3.790399 3.043117
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.632488 -1.004664 -2.059142 -5.510612 -4.493691 -0.073986 -0.686205 0.568122 -1.635788 1.899666 -2.051950 -1.297781 -2.355228 2.330622 -0.223376 -1.872104 0.366078 -0.105191 -3.439929 -0.360136
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.252202 -0.486884 -1.075542 1.124629 1.090183 -0.765691 -0.564529 -0.286991 0.009105 -0.820031 0.842801 1.288312 -0.238901 -2.341842 1.140911 -1.525081 -2.144592 0.397651 -0.121024 0.744838
wb_dma_ch_sel/assign_100_valid -1.604856 -1.048198 -2.888622 -2.929641 -3.740999 -0.307520 -1.623860 0.566642 -1.596339 2.054985 -1.968365 -3.741430 4.532901 0.290067 -0.511661 1.174482 4.326632 -1.913703 -1.742793 -1.023459
wb_dma_ch_sel/assign_131_req_p0 0.134120 0.615532 0.388310 -0.522531 -0.932080 1.529065 2.351354 3.008665 -0.787523 -1.289343 0.339439 -1.881931 1.950268 -0.812120 -1.400092 -1.891775 3.183094 -0.908574 -1.324467 -1.144484
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.093298 2.121617 0.157809 -1.515170 -0.582075 -0.160865 -1.176906 1.792108 -1.184693 -0.578054 -0.990748 -1.547839 1.205086 1.924483 -0.933380 0.525181 1.873567 -2.253315 -0.184556 0.654832
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.393101 0.498572 -1.097519 -2.735258 -0.793249 -0.182423 -0.248082 3.740326 -1.609148 -0.737250 -1.091966 -0.336763 0.450030 3.261704 -0.493626 -0.452263 1.931124 -0.038949 0.315053 -1.144014
wb_dma_ch_rf/input_dma_done_all 3.877968 0.834992 -0.151740 -1.296638 1.405425 1.054554 -1.612466 1.936363 -0.573194 1.614343 -3.295504 0.227879 0.361362 -0.980244 -0.128541 0.456707 1.152140 -2.188823 0.098900 -0.481434
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.010169 1.308135 0.406059 -0.503315 2.507837 3.234145 1.634507 -1.097692 -3.809742 2.209582 -2.491479 4.561400 -0.157829 1.670481 -1.272154 -1.991353 2.067656 2.023552 2.787078 1.103683
wb_dma_pri_enc_sub/wire_pri_out 1.643414 0.795243 -0.410188 -0.601407 1.054102 0.533572 -0.919233 -2.040196 0.456830 -0.852016 1.243383 3.177685 -0.534640 -2.329807 0.349571 -0.609976 -0.194402 0.773097 1.860357 -0.060279
wb_dma_ch_rf/input_wb_rf_din -2.394831 -0.535273 -0.832311 -0.188718 -3.242869 0.550061 -1.359457 -2.140278 -4.394471 2.150735 -0.024400 -5.292079 4.306059 2.892859 -0.551329 -4.018883 1.074211 -3.601454 0.913008 8.441379
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 3.121227 0.372915 -1.037504 -0.253129 2.641484 0.486718 -2.261982 1.639406 -0.416766 0.704857 -2.217006 1.701464 0.062025 -3.034791 0.960801 -0.923471 -0.749107 -1.749187 0.326672 0.025335
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.067702 2.101376 0.092117 -1.362232 -0.403365 -0.240275 -1.151727 2.014468 -1.178752 -0.613632 -1.082808 -1.586709 1.252821 1.796499 -0.858425 0.451537 1.715810 -2.310733 -0.272267 0.648701
wb_dma_ch_sel/assign_139_req_p0 3.322897 2.181957 0.198419 -1.512558 -0.455580 -0.160331 -1.223072 1.798783 -1.087812 -0.650113 -0.960788 -1.456144 1.211177 1.839501 -0.915786 0.627710 1.885448 -2.289840 -0.087392 0.560954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.383837 -0.517438 -1.090282 1.271641 1.215408 -0.846012 -0.593774 -0.344212 0.025646 -0.865476 0.886213 1.320123 -0.258939 -2.497451 1.233050 -1.652996 -2.343750 0.424260 -0.131669 0.817195
wb_dma_ch_sel/always_38/case_1 1.001679 2.078767 -0.945573 0.784882 -1.198878 -4.513448 -3.692617 0.730130 0.964205 -1.580324 -0.611800 0.323449 3.161230 -2.249972 1.516852 2.224450 -0.672689 -2.096024 0.989558 2.595258
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.645873 1.402176 -3.485702 -0.715232 -2.447117 -3.175957 -0.517379 0.528644 -1.364632 3.698108 -1.271661 1.159486 3.859533 -1.434015 -2.213836 0.175667 0.084453 -0.462621 -0.197637 -1.610218
wb_dma/constraint_wb0_cyc_o -1.177850 -0.468625 -1.045066 1.112478 1.149704 -0.721466 -0.583559 -0.267387 0.035205 -0.854281 0.866418 1.361405 -0.217680 -2.318784 1.190822 -1.543328 -2.093686 0.411024 -0.039707 0.730869
wb_dma/input_wb0_addr_i -5.119831 1.813508 -1.470068 -0.305774 -0.796632 -2.734574 0.621977 -0.169165 -2.011362 -0.252192 -2.399572 -0.868287 1.173099 -1.983130 2.124452 -4.190460 -1.981655 -1.081092 -2.586236 6.214626
wb_dma_de/input_mast1_drdy 0.143493 0.289710 -2.398651 -0.642066 0.495992 -0.041522 -0.674904 -0.055768 -1.899578 -0.269211 -1.147954 2.420066 0.828691 -3.249098 0.981872 -2.298994 -0.063793 0.713817 0.028841 0.797996
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.243000 -0.113503 0.323952 1.274599 0.514342 -0.609507 -1.131412 -0.078680 0.752560 1.273384 -1.502970 -1.754138 -0.955362 -1.252259 0.403777 0.627299 -2.552104 -1.880548 -1.952632 1.265096
wb_dma_wb_if/input_wb_ack_i -3.806254 6.224847 -3.461247 2.795945 2.298600 -1.325046 0.948200 -3.762388 -6.285770 0.253072 -2.637742 -0.978359 1.733430 -3.619449 -0.635493 -1.294507 -0.195819 -0.533349 -3.441444 2.437442
wb_dma_ch_sel/wire_pri_out 1.626642 0.767794 -0.394085 -0.481661 1.151427 0.548731 -0.872835 -2.040706 0.487659 -0.867101 1.279973 3.203171 -0.524553 -2.446626 0.390284 -0.638409 -0.265710 0.761137 1.891527 -0.073696
wb_dma_ch_rf/assign_3_ch_am0 0.502073 -1.584507 -1.282819 -0.454695 1.033364 0.862459 -1.435240 0.105947 -0.801092 2.141142 -0.097688 0.787769 -0.377369 2.922429 -0.291131 -0.415759 -1.826320 0.398128 0.317009 -0.053700
wb_dma_rf/input_ch_sel -0.975880 4.838835 0.343589 -3.544049 -0.212489 -2.165059 1.546366 -2.650591 1.881197 1.135833 -2.810149 -0.085347 -4.061916 -0.309870 -3.523216 0.402365 -3.417489 -0.484172 -2.960948 0.416355
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.392271 -0.147931 -2.124404 -4.398775 -2.608084 -1.204516 -1.538784 0.234223 -1.669574 1.686447 -2.189530 -1.369509 -4.486446 1.288110 0.352153 -1.083471 -1.639153 -0.715528 -4.114442 -1.793676
wb_dma_de/always_23/block_1/case_1 -2.064626 1.467283 -1.395419 -0.303538 0.419625 -4.211370 0.396302 -0.384073 -1.016870 3.524638 -3.071519 1.973452 2.184257 0.096260 -2.079221 -0.879673 -1.511128 -0.562750 -0.072589 1.102837
wb_dma/wire_pause_req -1.644550 4.721615 -1.071814 -1.416830 0.856660 -3.970221 -0.005963 -0.301011 -0.294869 1.164215 -3.123350 1.878134 -2.371355 -2.479428 -2.222360 -1.738742 -4.528339 -1.354687 -1.809828 1.286096
wb_dma_wb_if/input_mast_go -1.322820 -0.519158 -1.073249 1.146563 1.101936 -0.784091 -0.568023 -0.259608 0.027275 -0.815295 0.790280 1.252275 -0.198501 -2.355922 1.190322 -1.615529 -2.194769 0.364365 -0.178574 0.758705
wb_dma_ch_rf/input_de_csr 1.875893 2.526549 0.851275 -0.998297 0.074370 1.487257 0.953420 -3.844456 -0.905653 1.751038 -1.478610 2.762207 -1.477586 -0.453934 -1.779912 0.776806 0.751270 1.168458 1.137697 0.251466
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.598645 0.859429 -0.329495 -0.523856 1.037769 0.573042 -0.869573 -2.275047 0.541811 -0.833361 1.345473 3.203378 -0.577589 -2.395534 0.329181 -0.563066 -0.226039 0.786534 1.882921 -0.046780
wb_dma_de/input_mast0_din 2.120781 2.166883 1.184402 -1.299287 -0.412484 2.239503 1.792825 -4.814302 -2.066664 1.159599 0.256187 3.765521 -2.684892 3.666395 -2.078449 -0.504818 0.259920 3.205468 2.419287 1.946054
wb_dma_pri_enc_sub/always_3 1.631650 0.818540 -0.340326 -0.522061 1.069839 0.536438 -0.890632 -2.151083 0.521154 -0.827490 1.285665 3.192244 -0.582086 -2.410727 0.364694 -0.564613 -0.215912 0.772523 1.901708 -0.039346
wb_dma_pri_enc_sub/always_1 1.439288 0.772751 -0.421649 -0.489152 1.051641 0.441831 -0.856042 -2.058399 0.452700 -0.827441 1.263904 3.078628 -0.521451 -2.411800 0.384998 -0.656278 -0.317252 0.724496 1.764427 0.039757
wb_dma_ch_sel/reg_adr0 -3.504867 1.603063 -0.278702 -5.975243 -6.510776 -0.331704 1.492575 -0.855923 -1.097376 -0.854980 -0.186820 -2.013280 -1.684679 1.100747 -1.694907 -2.151852 3.341313 -0.134416 -2.781656 0.254076
wb_dma_ch_sel/reg_adr1 -1.790986 -0.205436 1.161809 2.290046 0.716758 -0.838634 1.904122 -0.119098 0.481568 -0.531732 1.838777 -1.018437 3.546018 -1.747625 -0.527867 -1.041959 1.914084 -1.089722 -0.269591 0.008229
wb_dma_ch_sel/assign_1_pri0 5.122776 0.057545 -0.217881 -1.340031 2.292925 1.591739 -0.114851 4.230603 -0.821125 0.319689 -1.999144 1.266263 1.266764 0.230756 -0.320211 0.314105 3.358964 -0.664308 1.380095 -3.517066
wb_dma_ch_pri_enc/wire_pri26_out 1.399407 0.728314 -0.415554 -0.418930 1.094893 0.447528 -0.879035 -2.116515 0.469631 -0.856312 1.285594 3.118083 -0.545896 -2.459558 0.416956 -0.685743 -0.380938 0.733171 1.773638 0.039056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.255271 0.473043 -1.159203 -2.707041 -0.903094 -0.146989 -0.247112 3.720338 -1.720910 -0.645580 -1.197752 -0.424196 0.486949 3.264349 -0.528050 -0.465824 2.024062 -0.081924 0.219000 -1.111323
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.636281 0.272527 -0.982024 0.043120 2.740534 0.260554 -2.225681 1.798160 -0.368701 0.782073 -2.345473 1.370460 0.021805 -3.158233 1.068690 -1.020809 -1.130451 -1.951237 -0.025388 0.236913
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.956687 -1.843790 0.720587 -3.518840 -1.989290 0.772300 -0.620177 3.656073 -3.072158 0.679537 -0.311757 0.364268 1.590609 9.899332 -0.259443 -5.862584 0.001686 -0.715684 2.890811 8.518317
wb_dma/wire_ptr_set 2.956444 1.330513 0.714537 -1.692795 -0.027757 1.372178 -0.291151 -1.956212 0.487558 -0.011498 0.522914 1.965949 -0.333632 -0.073783 -0.841388 1.006224 1.964882 0.427824 2.059651 -0.842486
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.624414 0.797988 -0.348324 -0.479575 1.133309 0.565100 -0.867975 -2.147043 0.489219 -0.861816 1.310429 3.233922 -0.549692 -2.449720 0.359634 -0.628620 -0.221632 0.771045 1.864482 -0.078240
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.895539 0.326592 -1.108981 -0.182415 2.686297 0.341612 -2.274486 1.756003 -0.440904 0.689099 -2.304722 1.590592 0.112301 -3.111657 1.001938 -1.013237 -0.918252 -1.790027 0.167158 0.122699
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.222724 0.376562 -1.067764 -2.665053 -0.826898 -0.208821 -0.208441 3.742560 -1.598463 -0.705576 -1.064634 -0.414862 0.522181 3.278520 -0.458951 -0.490091 1.904556 -0.048060 0.291866 -1.049676
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.777799 -0.353582 -0.997302 -0.991446 1.211187 0.458783 -0.269740 4.023965 -1.664821 0.215777 -2.070929 0.275174 1.598350 0.567989 0.234258 -1.042133 1.939965 -0.681681 0.370519 -1.091279
wb_dma_de/reg_ptr_set 2.545197 1.488321 0.036362 -3.314573 -2.911304 -1.826933 -2.868562 -2.583071 4.300290 -1.083213 -0.866351 -1.076829 0.018750 0.182154 0.347158 5.623119 0.649275 -0.245372 0.357354 0.753243
wb_dma/wire_dma_nd 5.048799 0.016574 -0.237945 -1.260132 2.333928 1.639401 -0.103918 4.247728 -0.839165 0.331966 -2.018715 1.274593 1.230178 0.142078 -0.259633 0.343877 3.301951 -0.601895 1.322903 -3.600668
wb_dma_rf/assign_3_csr -1.595341 1.142657 0.511055 1.911136 -0.564033 -2.094586 -1.083529 -0.266440 -0.660651 0.981500 0.002292 1.130633 0.107385 -0.711471 0.018353 0.104478 -1.554414 -1.108573 1.048886 1.255773
wb_dma_rf/assign_4_dma_abort 3.735053 1.298087 -1.477342 -3.253446 0.105702 0.314826 -1.092326 1.546775 -1.190787 -1.490248 0.177098 2.653151 -0.108068 0.965475 -0.169188 -1.028382 1.720037 0.709150 2.078743 -1.108990
wb_dma_ch_sel/assign_123_valid 3.677333 1.632329 -0.116602 -3.004156 -0.448250 0.425317 -1.638415 1.775852 -0.472835 0.588725 -2.184045 -0.417906 -0.826850 1.955362 -0.862981 1.028558 1.156465 -1.648372 0.193601 -0.492925
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.297185 -1.560495 -1.677767 -0.270616 0.879701 1.026926 1.312322 6.073845 -2.017920 -0.160897 -2.419431 0.677372 2.226583 0.665881 0.424545 -2.285866 1.448859 1.069951 0.474727 -0.590703
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.267019 -0.113488 0.337500 1.316911 0.517518 -0.620013 -1.186298 -0.079190 0.809539 1.296044 -1.475482 -1.831012 -0.965073 -1.237757 0.461121 0.619586 -2.577749 -1.934783 -1.942249 1.236450
wb_dma_rf/wire_ch4_csr -2.551590 0.291282 -2.530492 1.108452 -2.108557 1.542901 -0.060907 -1.566970 -3.619857 2.322516 -2.840124 -1.425671 1.639772 -2.283540 -0.245520 -0.246981 0.169731 0.107899 -2.968875 1.948777
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.507100 0.717534 0.318858 -0.500078 -1.544305 -1.256231 -1.199232 -0.272012 0.906362 0.216607 -0.301301 -2.441726 -2.208039 1.809276 -0.295940 1.249492 -2.571210 -1.296796 -1.822727 1.193480
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.739989 -0.913172 -2.033192 -5.529168 -4.601539 -0.198789 -0.683017 0.503007 -1.669742 1.837347 -2.101907 -1.450869 -2.319637 2.260566 -0.160827 -1.853893 0.462315 -0.198387 -3.514207 -0.259777
wb_dma_ch_pri_enc/wire_pri0_out 1.734950 0.834005 -0.314956 -0.573505 1.090399 0.587380 -0.848886 -2.065489 0.516063 -0.833790 1.292660 3.157658 -0.554174 -2.342471 0.308343 -0.474177 -0.128421 0.736504 1.917357 -0.186089
wb_dma_ch_rf/assign_10_ch_enable -4.495772 1.363056 -3.570349 -0.743909 -2.551610 -2.877399 -0.565494 0.333085 -1.403075 3.616848 -1.100940 1.262428 3.752215 -1.338809 -2.273110 0.286565 0.126093 -0.182090 -0.170746 -1.656559
wb_dma_wb_slv/reg_slv_we -2.251436 -1.311867 -3.328994 -2.911094 0.280275 -0.846088 1.951492 -3.264810 -2.086632 -1.622910 -2.470111 -2.936780 1.391299 -2.460897 0.644854 -3.159721 1.131461 1.469901 -4.462933 1.486322
wb_dma_de/input_txsz 1.576913 0.645538 -0.293968 -0.015403 2.759224 -0.941400 -1.533547 0.043579 2.177270 0.505623 -1.256056 0.437058 2.707417 -5.795884 0.706696 -0.364988 0.890145 -2.903154 0.529851 0.079893
wb_dma_wb_if/wire_mast_dout -3.018481 3.397016 -0.969270 1.536707 -1.089653 -0.430191 1.517917 -1.995002 -3.877639 1.201062 -3.407679 -0.442205 -0.731540 -1.348590 -0.497854 -1.090020 -0.558158 0.710931 -3.854833 3.275586
wb_dma_ch_rf/wire_ch_enable -4.307146 1.544469 -3.400374 -0.834534 -2.562039 -3.021276 -0.672857 0.297208 -1.238778 3.515366 -1.063236 1.112548 3.942554 -1.368066 -2.234534 0.397110 0.380811 -0.464000 -0.092327 -1.644862
wb_dma_rf/wire_csr_we 2.168280 3.341449 0.152140 -3.009993 1.184501 -1.529784 -0.373763 -1.220678 -0.681814 -1.095363 -3.158127 0.633195 -4.130146 -0.718174 -0.532440 -1.567604 -2.348315 -1.052381 -1.727020 1.964394
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.285306 -0.503732 -1.105855 1.168335 1.188011 -0.767713 -0.602782 -0.298496 0.012041 -0.863565 0.877533 1.394930 -0.222194 -2.431778 1.228063 -1.660294 -2.222171 0.439773 -0.128994 0.786685
wb_dma_ch_sel_checker/input_dma_busy 0.579675 0.946284 -0.154581 -1.439018 -1.224375 0.156826 -0.385215 -2.145035 -0.431693 -0.085501 0.280075 0.914692 0.055553 0.237519 -0.335036 -0.403388 0.613233 0.348627 0.944222 1.637050
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.251427 -0.476417 -1.065099 1.155565 1.176269 -0.763756 -0.635051 -0.275139 0.045153 -0.860196 0.870896 1.349277 -0.251293 -2.393025 1.208246 -1.550619 -2.187302 0.400064 -0.079211 0.731003
wb_dma_ch_rf/assign_9_ch_txsz 0.810590 1.148656 0.004770 0.981123 2.924343 -1.265515 -1.801222 -1.594762 2.987493 -0.975493 -0.265796 -1.291802 3.274786 -7.490959 1.238849 -0.768719 1.041377 -3.517201 -0.761047 1.261096
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.928302 1.712029 0.352456 -2.016416 -1.071631 2.372179 0.442675 -2.242524 -0.407928 -0.858121 0.969247 0.677611 -1.335648 -1.582590 -0.928132 -0.025985 2.419842 0.330638 0.090494 -1.652000
wb_dma_de/assign_65_done 3.069098 0.347125 -1.072768 -0.285271 2.667556 0.367660 -2.247256 1.853092 -0.467249 0.658715 -2.335501 1.567484 0.126362 -3.028569 0.985219 -0.985158 -0.815074 -1.806806 0.215140 0.174427
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.418874 2.445463 -1.758499 -1.981979 -0.905662 -2.016320 -0.771684 -0.689651 -0.178074 -2.237338 -1.391297 1.675827 3.165401 -0.872152 0.303974 1.705514 2.381234 1.329850 1.040045 1.272262
wb_dma_de/always_2/if_1/if_1 -2.940389 -3.151989 -3.584810 -2.825938 -3.442196 0.469232 -0.923452 0.509185 0.421959 1.654522 -2.358154 -0.857868 0.791194 -0.407473 1.051986 1.308088 0.221326 2.174092 -3.843404 -1.769173
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.235594 2.236240 0.177531 -1.582554 -0.526049 -0.233304 -1.203447 1.699084 -1.153418 -0.722895 -0.807158 -1.353578 1.182664 1.992062 -0.937984 0.515192 1.866464 -2.181322 0.001081 0.741450
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.344299 2.087152 0.250215 -1.491601 -0.430025 -0.104735 -1.203362 1.759000 -1.031349 -0.717964 -0.824061 -1.356970 1.213512 1.949719 -0.897660 0.526254 1.831266 -2.195329 0.028629 0.697744
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.466364 0.835568 -0.433816 -0.465958 1.030829 0.480192 -0.866272 -2.246383 0.452590 -0.873644 1.329481 3.209268 -0.558082 -2.493365 0.408270 -0.701487 -0.337646 0.784675 1.811086 0.108263
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.672301 1.212733 -1.427449 -2.961700 0.330854 0.348405 -1.056800 1.458055 -1.056103 -1.516700 0.259909 2.809869 -0.167188 0.630396 -0.092810 -0.966507 1.583472 0.762997 2.064803 -1.280432
wb_dma_ch_sel/assign_112_valid 3.634504 1.617853 -0.057867 -2.935657 -0.470263 0.413666 -1.710894 1.743215 -0.381289 0.615525 -2.210849 -0.429898 -0.883076 1.949934 -0.846303 1.121133 1.071751 -1.666021 0.152251 -0.508871
wb_dma_de/always_23/block_1/case_1/block_8 2.621792 3.044939 0.441584 -3.954043 -2.369263 -0.590851 -1.111338 -3.169129 1.881982 -1.858703 1.592176 0.092940 -0.111408 1.472746 -1.178316 2.371411 2.454396 0.059524 2.271366 0.448822
wb_dma_de/always_23/block_1/case_1/block_9 2.823835 3.006256 0.490343 -3.898239 -2.183711 -0.430151 -1.118861 -2.936863 1.850943 -1.881401 1.569877 0.221401 -0.170538 1.541376 -1.204674 2.349653 2.457414 0.073688 2.331362 0.256428
wb_dma_ch_rf/assign_28_this_ptr_set 2.107567 2.588756 0.888387 -1.009770 0.158672 1.582636 0.955541 -3.896381 -0.847065 1.691179 -1.416840 2.866894 -1.470788 -0.523982 -1.840133 0.901644 0.942924 1.219674 1.217162 0.068998
wb_dma_ch_rf/always_22 0.458897 -1.633721 -1.308010 -0.446406 1.104076 0.910591 -1.462647 0.110806 -0.833960 2.261270 -0.162574 0.880799 -0.422673 2.858384 -0.236832 -0.467863 -1.887457 0.367569 0.333787 -0.017453
wb_dma_de/always_23/block_1/case_1/block_1 -1.692560 -0.057915 -1.419832 1.224942 -0.929528 -3.043389 -0.982376 -0.394933 -2.988941 4.404841 -2.924448 2.556506 3.468084 0.596205 -0.664339 -0.007998 0.219851 -0.345793 1.629137 1.643911
wb_dma_de/always_23/block_1/case_1/block_2 -2.908988 3.541638 -0.615402 -0.832972 0.168091 -4.551117 0.407823 0.351594 0.899713 0.269344 -1.765319 0.703224 -0.616197 -2.838105 -1.593067 -1.425142 -3.218822 -1.614002 -1.779645 0.712014
wb_dma_de/always_23/block_1/case_1/block_3 0.738753 -4.317200 -0.806597 -0.547200 1.351522 -0.436270 0.389576 4.146225 -0.483190 2.704694 -3.460511 3.497172 2.388315 -0.155967 1.871682 -3.145989 0.340240 0.838237 0.155611 0.980148
wb_dma_de/always_23/block_1/case_1/block_4 0.646269 -4.591912 -1.364516 -1.957205 0.957349 -0.069155 0.285181 4.099892 -0.001062 3.663255 -4.705992 4.288366 0.813811 -0.645166 1.773914 -2.810240 -0.008044 1.565097 0.142613 -0.109548
wb_dma_ch_rf/always_27 2.933444 2.343198 -1.256986 -0.901339 -0.323814 -2.493680 -2.080466 -0.745642 0.950564 -1.301191 -2.517649 0.201876 2.198106 -1.808879 0.783106 2.612548 0.007919 -0.447214 -0.324114 2.412569
wb_dma_de/always_23/block_1/case_1/block_7 1.494160 5.632170 -0.911632 -1.538446 -1.989333 0.263544 -0.898446 -6.654649 -2.680549 0.815761 0.200261 -0.700057 1.061663 0.935737 -3.507411 3.270378 2.833967 -0.440133 1.837713 0.371037
wb_dma/assign_4_dma_rest -0.652695 1.396788 0.233955 0.595663 0.233092 0.332764 1.255358 -2.239750 -1.382780 1.800671 -1.936841 1.155754 -1.246895 -0.435360 -1.077526 -0.029278 -1.026126 0.902536 -0.678304 0.908413
wb_dma_ch_rf/always_23/if_1 -1.778533 -0.189362 1.170406 2.245014 0.685502 -0.764977 1.929014 -0.160432 0.503861 -0.519648 1.898516 -0.994175 3.588971 -1.775843 -0.554975 -1.017285 2.037682 -1.016283 -0.233855 -0.085019
wb_dma_ch_sel/reg_ndr_r 5.118317 0.001920 -0.163663 -1.243141 2.363744 1.577887 -0.172579 4.266476 -0.747056 0.276323 -1.950093 1.244234 1.222072 0.301281 -0.264736 0.369897 3.293168 -0.680899 1.414006 -3.506645
wb_dma_de/assign_66_dma_done/expr_1 2.800878 1.834643 -1.568656 -2.278646 -0.560298 -1.784225 -2.279838 -1.331025 1.526486 0.164540 -3.684341 1.176818 0.088220 -1.969335 0.668273 3.170997 -0.595113 0.331978 -0.233104 1.167340
wb_dma_ch_sel/reg_req_r 1.709213 4.162866 0.605382 -3.115928 -2.053612 -0.327419 0.102529 -4.913229 0.533863 -0.102349 -0.307227 0.996457 -1.179737 0.961340 -2.076772 2.185324 1.308428 0.836034 1.398599 1.316832
wb_dma_ch_rf/reg_pointer_r -4.493748 1.453247 -0.339089 1.867840 -2.102042 1.226297 0.028324 -4.005489 -2.346953 2.418159 -1.936712 -1.201033 -0.837405 -5.043617 -0.344720 -0.155478 0.135369 -1.283397 -3.202416 0.951279
wb_dma_ch_sel/assign_105_valid 3.963340 1.631374 -0.018219 -3.024916 -0.372117 0.518855 -1.660751 1.799833 -0.342210 0.518658 -2.032807 -0.255942 -0.839822 2.030618 -0.887733 1.202862 1.341641 -1.555366 0.422866 -0.693088
wb_dma_ch_pri_enc/wire_pri5_out 1.663309 0.758153 -0.301800 -0.491887 1.128968 0.557814 -0.885983 -2.057182 0.557818 -0.847091 1.321728 3.181860 -0.551344 -2.326437 0.344532 -0.568639 -0.233482 0.735906 1.936746 -0.090453
wb_dma_ch_sel/always_39/case_1 4.914760 -0.024675 -0.212336 -1.177659 2.306254 1.622433 -0.042857 4.145569 -0.800458 0.363053 -1.988341 1.233850 1.203818 0.093979 -0.311165 0.394446 3.248439 -0.563516 1.251185 -3.598503
wb_dma_ch_sel/always_6 2.629196 3.073596 0.369977 -3.986586 -2.401099 -0.591531 -1.124373 -3.050311 1.764017 -1.855553 1.507440 0.094348 -0.139159 1.533007 -1.185885 2.298923 2.447667 0.062008 2.223871 0.489838
wb_dma_ch_sel/always_7 2.808857 1.360325 0.678729 -1.674429 -0.074950 1.319835 -0.256077 -1.964640 0.459396 0.019147 0.424365 1.929080 -0.316828 -0.159520 -0.832937 0.979175 1.939757 0.391050 1.963154 -0.792808
wb_dma_ch_sel/always_4 3.141976 1.162013 -1.626825 -1.422064 -0.686314 -2.740460 -3.090082 1.066321 1.822629 -2.795463 -0.786315 -0.871886 3.334214 -1.487516 1.684227 2.425341 0.958704 -1.213585 0.102984 1.614270
wb_dma_ch_sel/always_5 1.126593 1.404727 -1.230922 -0.539876 -1.343119 -3.811882 -3.914591 0.350133 1.770131 -0.586275 -1.563794 1.371647 1.169529 -2.373977 1.616020 2.839226 -1.326797 -1.077986 1.205227 1.502861
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.343780 0.341806 -1.529144 -4.396176 -1.312415 -2.837503 0.951098 1.451916 2.587011 1.010640 -3.704093 -0.569412 0.164682 -2.072366 -0.718034 -1.518808 -1.307053 -0.566680 -3.851874 0.572597
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.587519 -0.125263 -1.425555 -0.654333 -1.132561 -0.226608 1.658418 5.835608 -2.734857 -2.357907 -0.226877 -1.015334 3.142843 3.399785 -0.350320 -2.292481 2.176821 0.875174 0.153556 0.716710
wb_dma_ch_sel/always_1 1.782218 4.102321 0.632659 -3.143689 -1.991155 -0.285474 0.159576 -4.804187 0.566476 -0.167665 -0.228432 1.051717 -1.250083 1.098523 -2.104752 2.177043 1.336570 0.881876 1.489128 1.187097
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.921263 1.298964 0.752011 -1.665796 -0.010301 1.318272 -0.307503 -1.861083 0.501051 -0.027893 0.515393 1.898746 -0.355702 -0.028445 -0.858716 1.001971 1.956629 0.391006 2.056751 -0.836220
wb_dma_ch_sel/always_8 1.955609 2.542074 0.827827 -0.931964 0.128315 1.487964 0.952238 -3.899832 -0.871113 1.645358 -1.388858 2.762249 -1.425657 -0.584471 -1.773947 0.861157 0.902256 1.179678 1.172256 0.138187
wb_dma_ch_sel/always_9 2.858159 1.339509 0.694672 -1.682766 -0.022086 1.321914 -0.275560 -1.885603 0.439909 -0.008070 0.422222 1.901900 -0.332112 -0.064581 -0.838333 0.970265 1.940731 0.364541 1.971724 -0.823709
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.579327 0.806524 -0.404191 -0.593523 0.991333 0.542113 -0.869345 -2.181571 0.424894 -0.855134 1.312204 3.228871 -0.549880 -2.409406 0.331721 -0.654800 -0.192508 0.830372 1.893659 0.021561
wb_dma_de/assign_67_dma_done_all 3.979038 0.850824 -0.086431 -1.279433 1.509426 1.061287 -1.639018 1.859483 -0.557960 1.618183 -3.257106 0.292519 0.312808 -0.971473 -0.164865 0.504378 1.196891 -2.193768 0.156224 -0.542791
wb_dma_ch_rf/wire_ch_txsz 0.874573 1.009913 0.161679 1.152567 3.104090 -1.190921 -1.792881 -1.574525 3.253170 -1.085971 -0.004110 -1.230410 3.331709 -7.557522 1.345302 -0.735003 1.105207 -3.550597 -0.598780 1.136173
wb_dma_ch_sel/assign_99_valid -1.709788 -1.022719 -2.835030 -2.934139 -3.824451 -0.430149 -1.627617 0.412707 -1.374870 2.074939 -2.062624 -3.745416 4.532338 0.124455 -0.493756 1.297525 4.244333 -1.933351 -1.851159 -0.874143
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.799166 -0.153761 1.159338 2.216590 0.638530 -0.783739 1.941101 -0.193894 0.510009 -0.530178 1.907688 -1.028609 3.555865 -1.770354 -0.578903 -0.985580 2.020083 -1.027869 -0.285299 -0.058129
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.926229 -1.903848 -4.579741 -2.956856 -0.662228 -0.495649 1.848305 0.239162 -2.725035 2.714762 -3.273843 -1.302011 3.523071 -0.358652 -1.324556 -2.511595 0.479698 1.229105 -2.018745 0.483945
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.502457 1.366935 0.087939 -0.401012 -0.186295 -2.718982 -2.653203 1.627142 -0.324380 -3.114590 2.168486 -1.325682 0.881762 3.057361 0.905567 -2.457690 -2.517557 -2.702496 0.839730 5.594232
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.835879 0.865957 1.275483 -0.941003 -0.367763 2.011998 2.023860 -2.535459 0.891946 0.010261 1.620934 0.569821 0.211618 -3.508810 -1.482527 -0.519810 3.511508 -0.157640 -0.058653 -2.818411
wb_dma/wire_ch2_txsz 2.887626 1.349859 0.692335 -1.699122 -0.063577 1.325242 -0.286880 -1.946290 0.444693 0.004062 0.446168 1.912553 -0.325946 -0.078317 -0.831447 0.955937 1.953903 0.360177 2.029407 -0.735431
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.749567 -4.655024 -1.330069 -1.982106 0.986277 -0.087866 0.162464 4.281320 0.108444 3.772898 -4.769287 4.185166 0.913481 -0.580481 1.781597 -2.843301 -0.126277 1.364619 0.106061 0.079461
wb_dma_de/always_23/block_1 -2.291581 1.289420 -1.357503 -0.311330 0.370357 -4.061339 0.592686 -0.257776 -1.045620 3.615823 -2.996357 1.744213 2.283784 0.289253 -2.118740 -1.016769 -1.416912 -0.522855 -0.231624 1.027447
wb_dma_ch_rf/always_22/if_1 0.512473 -1.717747 -1.392563 -0.418773 1.154515 0.922509 -1.571318 0.063384 -0.855197 2.316426 -0.116771 0.862800 -0.383129 3.104319 -0.253981 -0.465875 -1.992379 0.413199 0.360434 0.039742
wb_dma_de/wire_mast1_dout 0.913728 -0.965318 0.478729 1.248963 1.412131 1.567403 0.939670 -1.043423 -1.585304 0.514674 0.725808 1.898355 -0.193300 1.862304 0.232914 -1.950909 -0.413387 1.643390 1.549933 1.918133
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.134061 0.378509 -1.030940 0.489364 -0.730132 0.494650 0.416337 -2.203000 -1.375093 -0.175875 -0.393155 -1.723521 0.083881 -1.743953 -0.206429 -0.307549 0.315538 0.017805 -2.372595 0.358074
wb_dma_de/always_8/stmt_1 2.997177 0.388317 -0.982967 -0.176091 2.726721 0.405730 -2.272245 1.572271 -0.348029 0.677154 -2.150364 1.736072 -0.030297 -3.149232 1.003789 -0.951528 -0.932242 -1.764314 0.327830 0.084283
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.142795 0.352506 -1.019272 0.434691 -0.786357 0.423096 0.460812 -2.156954 -1.363952 -0.199209 -0.405380 -1.694852 0.145530 -1.718433 -0.181249 -0.359499 0.331395 0.082673 -2.433039 0.371539
wb_dma_ch_rf/wire_ch_done_we 2.231251 1.041933 -1.178286 -1.823585 0.559686 -0.335137 -2.246314 1.489326 -0.394163 -0.195660 -1.271501 0.746963 -1.153545 -0.325573 0.287362 -0.430630 -1.049238 -1.229343 0.013566 0.189588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.204196 0.449553 -1.111634 -2.652836 -0.855357 -0.135647 -0.194096 3.668948 -1.662456 -0.586336 -1.159469 -0.404204 0.502779 3.104266 -0.517064 -0.420829 1.946603 -0.060221 0.245168 -1.156291
wb_dma_wb_slv/wire_wb_ack_o -2.188838 3.501487 -1.345683 1.590755 1.881227 -0.740472 0.956090 -1.034735 -2.375108 -0.696189 -1.039480 -0.501826 0.567298 -2.339105 -0.070511 -0.402239 -0.527166 -0.508802 -2.160805 0.366028
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.857337 0.906016 1.192719 -0.975541 -0.426556 2.102195 1.947949 -2.533647 0.871124 -0.064050 1.686805 0.541942 0.023938 -3.391284 -1.441749 -0.468445 3.416311 -0.045640 -0.090969 -2.853618
wb_dma_de/reg_ld_desc_sel -0.551602 -0.857666 0.028795 -3.172323 2.115563 -2.352937 -1.489649 4.989167 0.435418 4.492248 -5.196474 0.053169 -2.940578 0.626105 -0.158673 0.139663 -0.663131 -3.585567 -2.573255 -5.086463
wb_dma_wb_mast/assign_2_mast_pt_out -2.009301 3.666867 -1.180781 1.393335 1.854553 -0.815450 0.888855 -1.152755 -2.210886 -0.900073 -0.877082 -0.496592 0.520475 -2.160537 -0.143330 -0.357703 -0.396119 -0.605616 -1.980417 0.413345
wb_dma_de/assign_83_wr_ack 2.926511 0.328191 -1.061334 -0.138368 2.729045 0.348185 -2.287836 1.741575 -0.401335 0.758623 -2.348223 1.602363 0.071782 -3.237534 1.026183 -0.995545 -0.994035 -1.856578 0.146908 0.173625
wb_dma/wire_dma_done_all 4.155224 0.806819 0.028904 -1.332473 1.532069 1.024584 -1.707127 1.911916 -0.356780 1.480446 -3.036013 0.285071 0.265615 -0.727950 -0.153562 0.518915 1.070368 -2.244614 0.347641 -0.457889
assert_wb_dma_rf/input_ch0_am1 -1.001953 0.790281 -0.521367 0.450242 -0.632178 -0.530270 0.412035 -0.562817 -0.430658 -1.642795 -1.151035 -0.404582 -0.691039 -2.295927 1.258261 0.359859 -0.329940 0.848548 -2.326161 0.471602
wb_dma_ch_arb/reg_state -0.703456 0.464348 -1.742330 -2.287959 -2.970913 0.191767 4.363599 1.624947 -0.987291 -1.589063 -0.848448 2.738387 3.391429 -2.391708 -1.681491 -2.184427 4.368748 3.850233 -1.032415 -1.552395
wb_dma_ch_sel/input_ch0_csr -0.607610 0.286938 -0.617781 1.586970 -2.377007 -1.014151 -1.146803 1.293808 -1.750255 1.798341 -4.442035 1.442618 -0.039729 -1.002683 1.781442 0.362938 -3.045598 0.400346 -1.061618 5.163017
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.465849 3.085032 0.399006 -3.953258 -2.373087 -0.655820 -1.079688 -3.098411 1.799327 -1.849422 1.512792 0.044609 -0.091344 1.495904 -1.161829 2.273754 2.358802 0.040847 2.198565 0.545785
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.890979 -4.212443 -0.933577 -0.607647 1.476472 -0.614169 0.247953 4.332152 -0.359786 2.740144 -3.738790 3.525649 2.499176 -0.456788 1.888363 -2.998455 0.326490 0.711871 -0.000802 0.828782
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.167979 2.127728 0.135053 -1.405839 -0.486990 -0.199864 -1.179591 1.915163 -1.246502 -0.694063 -0.992423 -1.572890 1.330501 1.906169 -0.870802 0.410019 1.796546 -2.333477 -0.195375 0.794492
wb_dma_wb_mast -3.123015 5.669399 -3.178222 3.508208 1.924303 -1.065678 1.849954 -2.427506 -5.948103 -0.249530 -2.606214 -0.962226 2.968731 -3.041162 -0.705257 -1.362447 0.043140 0.142380 -3.222416 3.152798
wb_dma_ch_sel/assign_124_valid 3.732341 1.627265 -0.051763 -3.015293 -0.504981 0.434053 -1.709083 1.756350 -0.389350 0.530113 -2.119069 -0.393113 -0.869506 2.053560 -0.906995 1.066306 1.103331 -1.627973 0.239725 -0.471522
wb_dma_de/always_18/stmt_1 -0.340026 2.406535 -1.390982 2.840647 -0.157408 -0.042917 -0.757465 -1.830119 -4.193130 -0.537172 1.910832 -2.926518 4.692347 0.147512 -1.568546 0.540736 2.633235 -2.072942 0.350501 0.486263
wb_dma_ch_rf/wire_ch_csr_dewe 5.005697 1.289461 0.370182 -0.448811 2.641198 3.290751 1.607855 -1.195362 -3.735288 2.375911 -2.696415 4.719210 -0.249084 1.355110 -1.290962 -1.841506 2.068687 2.038040 2.734030 0.903335
wb_dma_ch_pri_enc/input_pri2 2.866605 1.372786 0.687208 -1.693826 -0.125479 1.309128 -0.266944 -2.002685 0.443799 -0.007125 0.440933 1.931332 -0.334802 -0.070056 -0.859195 0.969212 1.959984 0.408468 2.039611 -0.743491
wb_dma_ch_pri_enc/input_pri3 2.937084 1.337248 0.710770 -1.673330 -0.030320 1.332142 -0.301212 -1.947844 0.452401 -0.002510 0.476686 1.969509 -0.336503 -0.062358 -0.878086 0.981338 2.000281 0.389415 2.051706 -0.837117
wb_dma_ch_pri_enc/input_pri0 2.356228 0.339012 0.875400 -0.246293 1.194689 1.147111 0.122080 0.220420 0.932597 0.063142 0.233514 0.975769 -0.420546 -0.258619 -0.508776 1.429941 1.337164 0.051718 1.076846 -2.508468
wb_dma_ch_pri_enc/input_pri1 1.523475 0.811591 -0.408008 -0.515569 1.033358 0.510698 -0.907905 -2.224346 0.482038 -0.828754 1.288676 3.169391 -0.562399 -2.445847 0.360099 -0.634997 -0.243722 0.775064 1.863677 0.012896
wb_dma_wb_if/input_slv_pt_in -2.086316 3.356426 -1.236327 1.546063 1.794174 -0.831328 0.917229 -0.962742 -2.262806 -0.784343 -0.829228 -0.516970 0.613481 -2.049769 -0.086268 -0.494876 -0.518394 -0.542260 -1.959853 0.515765
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.333640 0.844647 -0.041298 -1.790689 -2.045688 -0.636348 -0.013927 -0.239616 0.054158 -1.020031 1.094213 -0.659879 -1.155671 2.982335 -0.730987 0.557840 0.036894 0.605096 0.056983 0.038482
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.472604 1.287934 -1.450905 -3.160901 0.028337 0.230461 -1.070848 1.395899 -1.142509 -1.533069 0.258982 2.553760 -0.178050 0.954655 -0.170381 -1.067867 1.581605 0.723125 1.972184 -0.975072
wb_dma/wire_de_adr1_we -0.241664 0.601770 0.266573 1.425125 -0.000954 -0.711273 0.402105 0.321470 -0.775904 -1.428090 1.211910 -1.158928 2.270366 0.112473 -0.000632 -0.664287 0.779950 -0.717591 -0.238669 1.315249
wb_dma_ch_sel/assign_6_pri1 1.661590 0.808896 -0.363249 -0.524221 1.093344 0.581578 -0.875027 -2.116177 0.528556 -0.850200 1.297098 3.194806 -0.578705 -2.380445 0.317645 -0.539030 -0.199340 0.794822 1.896041 -0.147254
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.343590 0.339498 0.887682 -0.247097 1.190476 1.177423 0.097414 0.239997 0.946927 0.051561 0.226096 0.963222 -0.407390 -0.221628 -0.496143 1.392330 1.327659 0.041744 1.120319 -2.427558
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.932219 -0.792487 -0.232202 2.206720 2.424260 0.858755 0.712910 6.549055 -1.124250 -0.198008 -2.455819 -1.384203 2.991322 -0.586950 0.323967 -0.888835 0.805110 -1.457676 -0.735053 -0.405622
wb_dma_rf/wire_csr -1.783408 1.119561 0.506505 1.936078 -0.583173 -2.112896 -1.027240 -0.272939 -0.715205 1.037421 -0.047287 1.123121 0.065807 -0.809622 0.025410 0.070326 -1.654813 -1.124558 0.980998 1.281685
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.367151 0.818426 -0.036739 -1.714429 -1.983343 -0.633375 -0.004406 -0.242727 0.048926 -0.956299 1.046853 -0.643880 -1.139797 2.832505 -0.716907 0.523382 0.005602 0.622084 0.034548 0.056903
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.435800 2.585252 -0.619309 -2.938111 -1.303161 -1.265851 -1.684209 -3.297897 1.828782 -2.729000 2.464072 1.434431 -0.428276 -0.647622 -0.086100 0.840156 0.361688 0.520359 2.206719 1.021278
wb_dma_ch_sel/always_37/if_1 -2.722488 0.024129 -1.987644 -5.203822 -1.554427 -2.193030 0.949865 1.196196 2.989741 1.781008 -4.341792 -0.255842 -1.317211 -2.360240 -0.814359 -1.153544 -1.782000 0.107550 -3.892167 -0.479925
wb_dma_de/always_6/if_1/cond 5.261665 1.760636 1.430789 -1.869560 1.454334 -0.859690 -3.078444 0.963098 2.422824 -0.731018 -0.802019 -1.193171 0.927994 0.684430 0.418160 1.240365 0.417830 -3.735018 2.119314 2.422849
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.345052 -4.125490 -1.033747 -0.502764 1.264299 -0.696381 0.389779 4.146221 -0.682190 2.655081 -3.638431 3.280625 2.479927 -0.588947 1.870499 -3.238048 0.304877 0.715840 -0.194743 1.024897
wb_dma_ch_rf/always_8/stmt_1 -2.537228 2.521856 -1.073216 -1.999374 0.981527 -3.356361 0.569389 0.719045 2.391056 0.489147 -2.960917 -1.857377 -1.185970 -3.128028 -1.582825 -1.159046 -3.829825 -2.205122 -4.358890 0.445337
wb_dma_ch_sel/assign_108_valid 3.661956 1.714176 -0.046301 -2.985229 -0.492335 0.458089 -1.667913 1.548500 -0.338576 0.639418 -2.113404 -0.343075 -0.985785 1.900399 -0.896991 1.217134 1.097127 -1.576744 0.223009 -0.557254
wb_dma_ch_pri_enc/wire_pri9_out 1.572904 0.813068 -0.343891 -0.514789 1.051579 0.520825 -0.901181 -2.165673 0.496152 -0.836178 1.324261 3.162047 -0.551422 -2.395250 0.366492 -0.598663 -0.249530 0.783088 1.844733 0.014339
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.079111 1.745457 0.418831 -2.133513 -1.089629 2.432914 0.404991 -2.353488 -0.290264 -0.878544 1.037831 0.750111 -1.473150 -1.551497 -0.988233 0.065776 2.464869 0.358955 0.212031 -1.756358
wb_dma_ch_sel/wire_pri2 2.886967 1.293985 0.720084 -1.693546 -0.099587 1.296937 -0.295576 -1.911104 0.441725 -0.040625 0.487418 1.876842 -0.313330 0.004152 -0.839917 0.974744 1.967186 0.367194 1.997478 -0.719473
wb_dma_ch_sel/wire_pri3 2.897613 1.331296 0.731226 -1.659601 0.005609 1.317456 -0.289527 -1.865407 0.491716 -0.001027 0.449191 1.898773 -0.324275 -0.068592 -0.826091 1.020208 1.940328 0.370330 2.002200 -0.878995
wb_dma_ch_sel/wire_pri0 5.014704 0.042489 -0.246669 -1.248943 2.331563 1.585459 -0.136696 4.171920 -0.860040 0.361100 -2.004017 1.240878 1.250126 0.130878 -0.297716 0.324368 3.264798 -0.615799 1.320862 -3.541520
wb_dma_ch_sel/wire_pri1 1.587135 0.789220 -0.434255 -0.538856 1.068188 0.534822 -0.867048 -2.100909 0.462339 -0.819428 1.264105 3.168864 -0.502644 -2.440698 0.365594 -0.590060 -0.223578 0.783657 1.828315 -0.039708
wb_dma_de/always_4/if_1/if_1/cond/expr_1 3.939596 0.910597 -0.054003 -1.258973 1.521843 0.993045 -1.704965 1.808648 -0.473967 1.567941 -3.203237 0.271157 0.238959 -0.994086 -0.136484 0.487543 1.049645 -2.225428 0.165068 -0.432539
wb_dma_rf/input_ptr_set 2.841315 1.348542 0.671759 -1.698112 -0.098543 1.289025 -0.295938 -1.943057 0.450995 -0.006731 0.421420 1.871484 -0.309715 -0.029420 -0.846231 0.927217 1.943071 0.357813 1.994945 -0.739430
wb_dma_rf/always_2/if_1/if_1 0.576167 3.954916 0.541263 -1.165761 0.389633 -3.231104 -1.064807 -1.296410 -1.656641 -0.217832 -2.895226 1.635970 -3.511264 -1.127106 -0.517234 -1.701286 -3.277839 -1.798330 -0.584661 3.108481
wb_dma_de/assign_77_read_hold -1.257690 -0.488436 -1.097551 1.133822 1.128600 -0.791135 -0.611693 -0.243819 0.023092 -0.819884 0.851154 1.322180 -0.223318 -2.380505 1.211905 -1.570524 -2.168267 0.401768 -0.102326 0.766038
wb_dma_pri_enc_sub/input_valid -1.158518 -0.520311 -1.051896 1.139562 1.161336 -0.746127 -0.618278 -0.236057 0.040569 -0.842136 0.886716 1.335481 -0.214414 -2.330234 1.211966 -1.590783 -2.147463 0.401275 -0.053666 0.743751
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.620525 0.808028 -0.401057 -0.569129 1.062967 0.566835 -0.897966 -2.044389 0.463268 -0.828055 1.249125 3.153277 -0.501424 -2.390593 0.346856 -0.590186 -0.171244 0.764458 1.854335 -0.087072
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.584392 -1.286305 -0.784739 -0.442818 2.041263 2.211341 1.496412 6.326336 -1.166398 -0.172742 -2.155395 1.642844 1.857935 0.484369 -0.100467 -0.979344 2.782573 1.138269 1.563600 -2.954942
wb_dma_ch_rf/always_27/stmt_1 2.705392 2.148787 -1.337652 -0.893596 -0.349168 -2.340373 -1.862883 -0.676443 0.862639 -1.117189 -2.560547 0.313631 2.229865 -1.891217 0.718240 2.602502 0.168532 -0.200186 -0.442049 2.037288
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -7.491436 1.429529 -4.307017 3.699238 0.202916 -0.700852 3.601958 2.085604 -6.373018 1.078466 -3.253009 -0.757570 1.284643 -5.400702 -0.649813 -5.831251 -3.110101 1.377586 -3.924437 1.948105
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.595024 3.062309 0.494983 -3.984993 -2.414154 -0.500001 -1.051270 -3.092912 1.808749 -1.887807 1.625640 0.129960 -0.218636 1.679685 -1.220989 2.355849 2.457927 0.108857 2.302819 0.367184
wb_dma_ch_sel/wire_valid -4.459168 1.338330 -3.471828 -0.679589 -2.552899 -2.864785 -0.666682 0.225502 -1.495370 3.617248 -1.045483 1.127647 3.913138 -1.187701 -2.205808 0.233852 0.238211 -0.370538 -0.123646 -1.500456
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.215627 -0.495801 -1.079913 1.138582 1.161983 -0.785137 -0.610512 -0.215361 0.029634 -0.856664 0.888661 1.371809 -0.222662 -2.348826 1.226816 -1.615801 -2.145758 0.443560 -0.095287 0.764969
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.369061 0.336843 0.879200 -0.252536 1.172233 1.148333 0.102884 0.230672 0.946800 0.059782 0.214090 0.990341 -0.403041 -0.250478 -0.501487 1.387040 1.376148 0.061601 1.075438 -2.469110
wb_dma_de/wire_chunk_cnt_is_0_d 2.762550 0.345479 -1.105758 -0.055380 2.722049 0.374037 -2.249215 1.583791 -0.416204 0.819846 -2.431962 1.559636 -0.005261 -3.417253 1.032159 -0.952691 -1.053100 -1.818517 0.016588 0.162387
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.982639 1.739032 0.408537 -2.038850 -1.046983 2.466346 0.505632 -2.284027 -0.327785 -0.892309 1.082980 0.712868 -1.445390 -1.644697 -0.978207 0.045485 2.501989 0.389575 0.089973 -1.849325
wb_dma_ch_sel/assign_109_valid 3.735530 1.625422 -0.115817 -2.952961 -0.414514 0.471890 -1.682461 1.766000 -0.388495 0.610872 -2.149472 -0.406029 -0.881903 1.884652 -0.831307 1.125336 1.153861 -1.635594 0.242862 -0.564683
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.462478 0.791505 -0.373694 -0.489613 1.051556 0.514043 -0.855449 -2.235216 0.467604 -0.800076 1.300436 3.142150 -0.585180 -2.416700 0.358246 -0.630498 -0.290933 0.802532 1.826484 0.040180
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.828788 2.238371 1.724050 -3.127912 -0.203539 -3.121291 -0.133159 3.312077 -0.058368 -5.810514 1.716053 -2.859315 0.067322 5.541563 0.051460 -2.389284 0.883156 -2.348774 0.393557 3.264225
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.556776 -0.263624 -1.483214 -0.572456 -1.030377 -0.152046 1.686902 5.959263 -2.707804 -2.245956 -0.320783 -0.940357 3.176982 3.267298 -0.303586 -2.313530 2.253006 0.976828 0.126728 0.494414
wb_dma_de/assign_75_mast1_dout 1.035103 -0.971122 0.492344 1.195716 1.469714 1.644290 0.924450 -1.033915 -1.648062 0.555674 0.741497 2.067564 -0.225277 1.967844 0.210748 -2.044526 -0.372604 1.735563 1.677786 2.016996
wb_dma/constraint_csr -1.306746 -0.099264 0.315411 1.330564 0.520002 -0.633611 -1.182161 -0.040752 0.755895 1.299988 -1.538485 -1.827340 -0.967485 -1.272840 0.466233 0.616567 -2.658597 -1.974540 -2.013341 1.272133
wb_dma_ch_rf/always_5/if_1 -2.001994 0.271234 -1.040351 0.229689 -0.784078 0.523741 0.552830 -2.160110 -1.303452 -0.339797 -0.366871 -1.635550 0.196168 -1.656039 -0.201417 -0.375858 0.490755 0.208006 -2.367959 0.314766
wb_dma_ch_pri_enc/wire_pri21_out 1.606508 0.813685 -0.396471 -0.542629 1.082422 0.560447 -0.900064 -2.189652 0.461350 -0.859604 1.355693 3.275012 -0.547190 -2.429501 0.342520 -0.627804 -0.215870 0.787961 1.927982 -0.023846
wb_dma_ch_sel/assign_157_req_p0 3.287517 2.290937 0.158658 -1.516473 -0.571132 -0.222578 -1.122823 1.864989 -1.229866 -0.794745 -0.851896 -1.514478 1.395183 1.938925 -0.944809 0.528892 2.046022 -2.211469 -0.053839 0.700661
wb_dma_wb_mast/assign_1/expr_1 -0.424006 -1.882737 -0.894452 3.922783 2.176952 0.742292 2.056800 1.366234 -2.431036 -2.165337 2.354272 2.463157 2.344216 -0.019214 1.473852 -5.025567 -1.865436 2.866898 1.479927 4.057701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.247555 0.546215 -1.168105 -2.776735 -0.951718 -0.187293 -0.223781 3.632405 -1.699790 -0.713747 -1.126590 -0.412491 0.435484 3.347204 -0.580423 -0.451595 1.964346 -0.035042 0.288750 -1.123034
wb_dma_de/reg_mast1_adr -1.191900 0.045186 -1.926482 -1.729620 -2.617935 -2.307580 1.738389 2.465753 1.259653 -1.919095 -1.026188 1.160470 -0.131347 0.556170 -0.413982 1.626840 0.013773 3.875345 -1.249181 -2.462536
wb_dma_ch_pri_enc/wire_pri17_out 1.654009 0.799079 -0.341766 -0.555764 1.043011 0.574286 -0.899458 -2.134653 0.499384 -0.833422 1.295143 3.144683 -0.534644 -2.308598 0.345146 -0.547723 -0.193610 0.772469 1.907664 -0.052284
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.650047 2.066506 0.264575 -1.588051 -0.314352 -0.091790 -1.241998 2.085488 -1.088387 -0.716496 -0.883763 -1.378601 1.334052 2.131368 -0.894764 0.533767 2.004575 -2.291918 0.116442 0.547532
wb_dma_ch_sel/input_ch2_csr -0.393538 -0.273750 -2.625975 1.637290 -2.335168 1.677821 -1.440774 -1.427714 -3.525142 1.719847 -3.024325 -1.836466 1.866814 -0.258215 0.933661 1.218198 -0.880757 0.564190 -1.753828 4.161843
wb_dma_ch_rf/assign_13_ch_txsz_we 2.547846 1.037418 0.827145 -0.835026 1.858151 -0.284551 -0.839287 0.319139 2.251275 1.340861 -2.042057 -0.816983 2.913128 -3.753317 -0.368964 1.051812 2.835923 -3.343908 0.586845 -0.689359
wb_dma_ch_sel/assign_130_req_p0 2.879627 -0.788470 -0.304511 2.124811 2.342118 0.986361 0.787623 6.368449 -1.207274 -0.084401 -2.495855 -1.221614 3.001636 -0.751718 0.300130 -0.934969 0.981662 -1.343319 -0.730474 -0.520259
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.726877 0.421326 -1.731684 -2.170769 -2.886746 0.171573 4.514824 1.783942 -0.924338 -1.707686 -0.646963 2.791226 3.535285 -2.470186 -1.701014 -2.253942 4.493248 3.949175 -1.047119 -1.783137
wb_dma_ch_sel/assign_106_valid 3.736497 1.589488 -0.113892 -2.929522 -0.384459 0.397970 -1.712992 1.858344 -0.436773 0.596981 -2.217694 -0.379929 -0.770698 1.880290 -0.842741 1.054511 1.147412 -1.640106 0.205932 -0.494464
wb_dma_ch_pri_enc/wire_pri28_out 1.454159 0.764570 -0.408382 -0.417938 1.131403 0.482574 -0.874047 -2.093227 0.526632 -0.831466 1.291359 3.139558 -0.556551 -2.478444 0.395174 -0.636233 -0.317559 0.757807 1.768809 -0.082265
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.433841 0.360310 0.880779 -0.259146 1.235843 1.199598 0.102508 0.228002 0.937784 0.063957 0.219213 0.998361 -0.399400 -0.230389 -0.533391 1.433965 1.355003 0.076776 1.142810 -2.530481
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.805024 1.294732 -1.492680 -3.219358 0.163606 0.361003 -1.096285 1.586202 -1.196149 -1.453437 0.092923 2.738720 -0.069424 0.781443 -0.180867 -1.037167 1.748744 0.687898 2.065127 -1.224840
wb_dma_ch_rf/always_11/if_1/if_1 3.635561 -0.531576 -1.351347 -0.075935 3.450313 0.830823 -0.735870 3.934488 -0.849871 -0.441520 -1.158610 2.514621 1.040869 -2.217754 0.911842 -1.256523 1.122219 -0.183959 1.199720 -2.783395
wb_dma_wb_if/wire_slv_adr -4.365984 0.225651 -0.854952 -1.660175 -2.607179 -3.339764 -0.143524 0.703342 -0.970377 -0.414878 -1.990992 -0.577166 0.799800 -1.572159 2.243954 -5.490539 -2.440906 -1.268029 -1.487594 7.512689
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.492278 -1.691405 -1.337519 -0.448961 1.081885 0.925144 -1.525389 0.124958 -0.824619 2.255250 -0.092896 0.845927 -0.403263 3.057375 -0.248706 -0.459853 -1.889256 0.404670 0.374917 -0.030491
wb_dma_ch_sel/input_ch1_csr -0.658047 -0.461857 -2.678164 1.729809 -2.460928 1.689103 -1.296941 -1.534425 -3.511252 1.806351 -2.941443 -1.857231 2.033110 -0.223144 0.949185 1.164496 -0.871496 0.713877 -1.708286 4.251822
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.289088 -0.527643 -1.097411 1.145630 1.140083 -0.782569 -0.608088 -0.209149 -0.003910 -0.860491 0.868772 1.356630 -0.185106 -2.421595 1.203881 -1.629705 -2.212219 0.418306 -0.122705 0.773660
wb_dma/wire_pt1_sel_i 0.561608 -2.082128 -0.231763 1.912022 1.113028 2.124778 2.522182 1.325346 -1.930201 -0.052672 0.433657 2.246972 0.563459 1.897493 0.376895 -3.161696 -0.732217 3.341533 1.696068 2.309557
wb_dma_ch_sel/always_47/case_1/stmt_1 1.063041 -1.376382 -0.658410 -0.584436 -1.025902 -0.764457 -0.683179 0.490255 1.819834 -0.404869 -1.048312 0.457867 1.110590 -0.300552 1.133851 2.741324 0.720545 1.432745 -0.059965 -0.914500
wb_dma/wire_pt1_sel_o -3.282805 1.048717 -2.642712 2.195166 -1.971419 0.551540 -0.322661 -0.194032 -3.351260 0.395821 -1.787205 -0.529524 0.138095 -6.114778 -0.134003 -2.536498 -1.108137 0.168497 -3.031657 0.798539
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.998278 -0.005418 -0.205272 -1.216647 2.330364 1.613383 -0.130422 4.181869 -0.820696 0.347283 -1.969173 1.202197 1.209314 0.157530 -0.260636 0.391632 3.300482 -0.635758 1.324393 -3.592510
wb_dma_ch_pri_enc/inst_u16 1.437685 0.770138 -0.424213 -0.503478 1.016806 0.452808 -0.914018 -2.178554 0.465338 -0.828346 1.291809 3.156588 -0.534559 -2.436159 0.403875 -0.639133 -0.335491 0.762836 1.819868 0.058678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.637398 0.827400 -0.372948 -0.585780 1.028044 0.534579 -0.925560 -2.206337 0.495844 -0.852596 1.291989 3.243663 -0.540874 -2.362703 0.326654 -0.587338 -0.169708 0.790504 1.949191 -0.031189
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.916293 -0.251970 1.114540 2.338454 0.651819 -0.841790 1.895613 -0.091786 0.431869 -0.510626 1.906217 -1.140576 3.612005 -1.676704 -0.526482 -1.077512 1.909728 -1.110193 -0.319530 0.064993
wb_dma_ch_sel/always_48/case_1 -0.718765 0.406150 -1.705386 -2.027830 -2.724966 0.078174 4.457405 1.808458 -0.786375 -1.617478 -0.839642 2.871320 3.530123 -2.655009 -1.619015 -2.196446 4.262951 3.917078 -1.073715 -1.639319
wb_dma_ch_sel/input_ch7_csr -2.653695 0.272842 -2.676581 1.091864 -2.168405 1.467867 0.005466 -1.545797 -3.683041 2.286205 -2.838643 -1.383966 1.722583 -2.501539 -0.217479 -0.273191 0.204635 0.201616 -2.997777 1.858392
assert_wb_dma_rf/input_ch0_txsz -0.293006 1.003957 0.086475 0.738484 0.176856 -0.403057 -0.645512 -2.042397 0.888304 -1.477377 0.402935 -1.704114 1.093586 -2.831057 0.675070 -0.286727 0.676512 -1.010808 -1.417253 1.488259
assert_wb_dma_rf -1.113524 1.562261 -0.622026 0.858554 -0.308819 -0.862655 -0.183770 -1.983930 0.236949 -2.622286 -1.033969 -1.814602 0.528967 -4.599721 1.687391 -0.318101 0.239545 -0.138609 -3.521583 1.910207
wb_dma_ch_rf/reg_ch_am0_r 0.482489 -1.609904 -1.302655 -0.450527 1.076321 0.850761 -1.442212 0.095682 -0.808009 2.233730 -0.175016 0.830519 -0.408472 2.837732 -0.279908 -0.434824 -1.869915 0.400178 0.311390 -0.045081
wb_dma_ch_rf/always_4/if_1 -4.555019 1.475857 -0.464432 1.918599 -2.106302 1.226740 0.112381 -3.851485 -2.460139 2.393471 -1.942152 -1.247353 -0.763609 -5.018754 -0.324064 -0.073087 0.208713 -1.181302 -3.274139 0.709253
wb_dma_de/always_4/if_1/if_1/stmt_1 4.299851 0.863366 0.046304 -1.337125 1.614271 1.015667 -1.720239 2.116352 -0.370302 1.381109 -3.061564 0.263077 0.241141 -0.607065 -0.109413 0.492111 1.114028 -2.293684 0.428192 -0.472495
wb_dma_de/always_14/stmt_1/expr_1 3.750205 1.234701 -1.463969 -3.186035 0.198847 0.334504 -1.116052 1.489233 -1.089303 -1.518953 0.217143 2.757576 -0.152438 0.794053 -0.133525 -0.990911 1.632841 0.730256 2.106136 -1.176794
wb_dma_de/wire_use_ed 4.901844 -2.280132 0.241611 -3.839130 0.745759 3.315605 -0.376462 1.237981 -3.891674 5.757478 -5.514430 4.587502 -1.103581 4.840379 0.268114 -2.669458 1.844111 0.795371 2.513181 2.082983
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.881129 3.481083 -0.592066 -0.826211 0.255202 -4.595177 0.396387 0.493502 1.061441 0.224666 -1.619212 0.615064 -0.552653 -2.698346 -1.639644 -1.439531 -3.256097 -1.647805 -1.679948 0.668343
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.672204 0.861899 -0.377313 -0.589638 1.085133 0.540874 -0.912631 -2.177843 0.493820 -0.898926 1.355497 3.255028 -0.560677 -2.398276 0.360236 -0.632888 -0.160384 0.768992 1.962486 0.009470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.231427 0.408393 -1.134381 -2.645935 -0.850731 -0.199390 -0.254826 3.707031 -1.647856 -0.649619 -1.154970 -0.400592 0.527841 3.189499 -0.489101 -0.477286 1.933788 -0.079002 0.249009 -1.049146
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.883001 1.310304 0.708240 -1.670620 -0.032575 1.340566 -0.304507 -1.933328 0.474600 -0.043051 0.465044 1.929567 -0.358256 -0.051104 -0.856926 0.959203 1.921588 0.379103 2.042019 -0.804496
wb_dma_ch_sel/input_nd_i 4.948911 -0.016252 -0.205126 -1.218583 2.294475 1.624451 -0.103963 4.198378 -0.829386 0.362396 -1.971615 1.216632 1.209752 0.201845 -0.261895 0.355777 3.282207 -0.581617 1.282209 -3.534648
assert_wb_dma_ch_sel/input_req_i 2.390954 0.334381 0.875480 -0.258582 1.189092 1.199649 0.154088 0.293987 0.947334 0.098314 0.200172 0.964394 -0.435933 -0.236409 -0.537135 1.464969 1.371709 0.047417 1.082272 -2.551751
wb_dma_ch_rf/reg_ch_rl -1.379252 0.669909 0.368468 -0.472710 -1.477317 -1.164799 -1.220801 -0.234037 0.897401 0.289085 -0.348940 -2.484443 -2.179848 1.773151 -0.336359 1.269931 -2.565344 -1.393053 -1.845307 1.214922
wb_dma_de/reg_paused -1.766152 1.242890 0.598947 2.028348 -0.565881 -2.335014 -1.165269 -0.339652 -0.684618 1.123916 0.017838 1.296096 0.038690 -0.749228 -0.007154 0.085049 -1.804562 -1.239590 1.210921 1.367850
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.904546 0.305715 -1.012732 -0.155383 2.710189 0.320160 -2.287559 1.803113 -0.405035 0.692045 -2.238426 1.523981 0.067027 -3.050024 1.025250 -1.018510 -1.021450 -1.873424 0.176930 0.159776
wb_dma_wb_if/wire_mast_drdy 2.913628 2.942389 -2.789875 -1.160413 0.060410 0.806115 -2.027345 -0.790297 -4.213523 -0.822860 1.311457 0.483574 2.170733 0.718196 -1.661414 0.274224 3.145610 -0.695819 2.413304 -1.921638
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.065957 1.144249 0.865670 -1.964324 -0.763962 0.549850 0.098915 0.069911 0.990071 -0.941861 1.309495 0.336982 -1.579070 2.659327 -1.232508 1.979698 1.378947 0.653295 1.119985 -2.491557
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 3.035267 1.379078 0.708304 -1.709824 -0.022659 1.344838 -0.309614 -1.878275 0.462170 -0.025183 0.445113 1.973640 -0.350075 -0.082925 -0.869201 1.016692 2.023214 0.391614 2.099276 -0.851225
wb_dma_ch_sel/assign_100_valid/expr_1 -1.652037 -0.809895 -2.835081 -2.970482 -3.823248 -0.438321 -1.526077 0.551712 -1.448787 1.815818 -1.985667 -3.775770 4.585262 -0.081653 -0.508283 1.144524 4.379357 -1.990328 -1.835422 -0.895877
wb_dma_wb_if/inst_u1 -5.005822 1.531155 -2.337555 1.178903 -1.047076 -1.164933 1.038315 -1.549471 -3.674036 0.653723 -1.975438 -1.122200 0.922323 -4.252190 -0.399185 -3.066393 -0.334625 -0.073580 -2.920166 1.044814
wb_dma_wb_if/inst_u0 -3.270501 5.782298 -3.321715 3.481963 1.848994 -1.139868 1.874180 -2.638325 -6.176344 -0.165345 -2.677570 -0.841484 3.043985 -3.098858 -0.672538 -1.531762 0.015176 0.245949 -3.269320 3.384251
wb_dma_ch_sel -3.429326 2.239228 -2.230547 0.258785 -1.659532 -1.354969 0.517046 -0.505327 -1.992114 2.359478 -2.849476 -0.420486 1.202223 -2.513859 -1.862598 -0.784854 -1.791992 -0.659911 -2.908410 1.393974
wb_dma_rf/input_de_csr_we 4.905762 1.212186 0.322339 -0.460193 2.541052 3.328400 1.673640 -1.188801 -3.789129 2.295523 -2.598521 4.612453 -0.109790 1.419316 -1.277699 -1.946031 2.115466 2.083907 2.680698 1.007644
wb_dma_rf/wire_ch0_adr0 -0.478887 -2.540130 -1.362518 -5.153101 -4.111371 0.109758 -2.186245 1.018931 -0.982866 2.409351 -2.010137 -1.326693 -0.796622 5.441777 0.756461 -0.734519 0.263013 -0.415127 -0.721518 2.341516
wb_dma_rf/wire_ch0_adr1 -0.176117 1.630368 0.358225 1.799812 0.229626 -0.929542 -0.408517 -1.782492 0.215913 -2.732347 1.359094 -2.543029 3.104733 -2.848403 0.674938 -0.876460 1.467736 -1.711800 -1.571725 2.720269
wb_dma_de/always_9/stmt_1/expr_1 1.556399 -0.431488 -0.719607 0.297223 1.680404 -0.143770 -1.398987 3.926216 -0.895431 1.527753 -3.590647 -1.505593 0.672841 -0.746332 0.650575 -0.391962 -0.607495 -2.599566 -1.615156 0.130238
wb_dma_ch_sel/always_42/case_1/cond 0.217609 2.500315 -0.951279 -0.603074 0.479198 0.232035 -0.482128 -1.984204 -1.296372 1.660115 -2.970844 1.899837 -2.908705 -2.225822 -0.830897 0.264867 -2.264348 0.327932 -1.444503 0.235396
wb_dma_wb_slv/input_wb_cyc_i -2.413916 1.451618 -1.530280 2.614521 -0.557697 0.180573 2.431286 2.875720 -5.207032 -1.474322 -1.841196 -2.622816 0.650451 -1.209150 -0.392065 -4.174621 -1.033841 0.336742 -2.504293 2.953480
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.077922 1.743377 0.425036 -1.972547 -0.954655 2.388082 0.426756 -2.281180 -0.301313 -0.882262 1.030671 0.805785 -1.357324 -1.694565 -0.956246 -0.006415 2.400270 0.316577 0.188082 -1.698991
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.387995 1.721226 1.723145 -0.013921 0.823864 1.278819 2.368939 -4.106854 0.521369 2.407664 -0.670277 2.716738 0.082911 -2.453201 -2.254625 0.478250 2.106874 0.708923 1.106115 -1.156016
wb_dma_de/reg_tsz_cnt 1.222210 0.445926 -0.262037 0.311580 2.902864 -0.969343 -1.408743 0.125569 2.163805 0.629461 -1.205757 0.428525 2.625868 -5.912876 0.747388 -0.557679 0.610181 -2.890671 0.381955 0.052201
wb_dma_ch_sel/reg_ndr 5.071628 0.003286 -0.186679 -1.264614 2.343588 1.628654 -0.127723 4.243110 -0.805125 0.361312 -1.993512 1.259096 1.240577 0.180793 -0.293472 0.365895 3.274543 -0.648630 1.358777 -3.533927
wb_dma_de/assign_83_wr_ack/expr_1 3.041139 0.320901 -0.968517 -0.116943 2.844321 0.348425 -2.266704 1.767540 -0.347746 0.635851 -2.167909 1.662611 -0.007128 -3.038504 1.025301 -0.996471 -1.018522 -1.835426 0.338917 0.095691
wb_dma_de/reg_de_txsz_we 4.858757 -0.105949 1.758075 -0.037256 3.067005 0.151133 -1.931434 4.230236 1.590446 0.171601 -1.178701 -0.915751 -0.394051 1.816935 0.408613 0.771018 -0.563052 -3.259112 1.046750 -0.339021
wb_dma_ch_rf/reg_pointer_sr -2.033849 0.353417 -0.917437 0.476916 -0.688560 0.521128 0.443187 -2.148679 -1.268580 -0.221575 -0.298173 -1.601698 0.034728 -1.659119 -0.210915 -0.293619 0.318163 0.100565 -2.295847 0.314230
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.344748 0.360043 0.871463 -0.210830 1.227141 1.176906 0.152448 0.254265 0.952598 0.067505 0.215063 0.970142 -0.434914 -0.268983 -0.500955 1.450224 1.326918 0.037426 1.069591 -2.537244
wb_dma_rf/input_de_adr1_we -0.267361 0.537961 0.272478 1.367648 -0.028190 -0.687957 0.394902 0.392750 -0.804221 -1.357671 1.215111 -1.161106 2.179286 0.208356 0.032296 -0.655908 0.753551 -0.711745 -0.273492 1.274470
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.581889 -4.532568 -1.208583 -1.681638 1.184409 -0.199458 0.241216 4.106822 0.161900 3.657663 -4.717812 4.185583 0.759035 -0.926197 1.831315 -2.748762 -0.270560 1.324441 0.020180 -0.041733
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.539175 0.775351 -0.455177 -0.576420 0.981358 0.489574 -0.883296 -2.095016 0.409121 -0.828258 1.243776 3.189368 -0.494233 -2.395867 0.392614 -0.725938 -0.256284 0.793721 1.824721 0.062811
wb_dma_ch_sel/always_43/case_1/cond 1.575259 0.568204 -0.271934 0.083449 2.936837 -0.921908 -1.478783 0.100383 2.173479 0.552028 -1.227075 0.572056 2.743175 -5.901070 0.723382 -0.404435 0.872323 -2.904727 0.593723 -0.049586
wb_dma_ch_rf/reg_ch_adr0_r -3.649561 -0.990725 -2.095642 -5.646900 -4.582473 -0.108635 -0.704484 0.509885 -1.674710 1.930069 -2.147656 -1.288218 -2.376202 2.358248 -0.248285 -1.911551 0.432474 -0.126834 -3.491174 -0.334743
wb_dma_ch_pri_enc/input_valid -1.158786 -0.460597 -1.027219 1.145895 1.218339 -0.735430 -0.622132 -0.313529 0.067661 -0.851812 0.942350 1.416240 -0.265818 -2.362876 1.180052 -1.547339 -2.173333 0.418784 -0.001561 0.697614
wb_dma_ch_pri_enc/reg_pri_out1 1.669529 0.822008 -0.322829 -0.565662 1.073944 0.565484 -0.891265 -2.117224 0.511846 -0.863707 1.323229 3.208041 -0.581089 -2.332674 0.312750 -0.533920 -0.170046 0.774964 1.929603 -0.131754
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.223641 1.959664 -1.674876 1.584871 -0.213971 0.674992 -1.216248 -2.540582 -3.523427 0.853359 0.933032 -1.898148 2.525716 0.037568 -1.626820 1.284705 1.873803 -1.393426 0.673320 -0.729138
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.330214 0.827585 -0.041740 -1.813203 -2.104414 -0.654469 -0.032707 -0.207792 0.102609 -1.066067 1.166350 -0.654901 -1.220319 3.011765 -0.778701 0.580684 0.038475 0.661319 0.082393 0.036304
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.720640 1.323529 0.163253 0.634269 0.242272 0.288536 1.171897 -2.083810 -1.295693 1.664865 -1.805753 1.046650 -1.150117 -0.561374 -1.005499 -0.045525 -0.952322 0.831534 -0.682007 0.859036
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.626335 0.442591 0.329679 -0.025670 0.758570 1.524428 1.349012 -2.778208 0.992192 -0.920964 2.602070 1.904589 -0.175250 -5.557241 -0.334947 -1.834971 1.612298 0.265032 0.052406 -2.327792
wb_dma_ch_sel/input_req_i 1.898831 4.111072 0.656964 -3.123976 -1.912644 -0.222003 0.180475 -4.898383 0.535098 -0.095002 -0.313126 1.135230 -1.306617 1.059099 -2.122464 2.213748 1.328272 0.918562 1.533964 1.185698
wb_dma_rf/assign_4_dma_abort/expr_1 3.687567 1.266792 -1.410798 -3.091143 0.213002 0.286585 -1.107528 1.407714 -1.104082 -1.577944 0.306597 2.773552 -0.198641 0.823871 -0.108756 -1.140381 1.534035 0.732711 2.155168 -0.961641
wb_dma_rf/always_1/case_1/stmt_8 -0.130383 -1.379502 0.867232 -2.356205 -0.348941 -1.605116 -1.652567 2.393543 -0.099506 1.789337 -3.659135 0.057260 -2.475328 0.198350 2.319726 -0.372896 -0.271083 -2.206234 -0.613182 0.092062
wb_dma_ch_rf/wire_ptr_inv 0.509422 -0.432284 1.728104 0.762158 1.796876 0.901146 1.703053 -0.167149 2.123825 0.869142 0.860643 0.890294 1.039873 -2.169699 -1.011591 0.901158 2.482045 -0.290271 0.869114 -3.641552
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.364051 0.265343 -0.996144 -0.950401 0.560248 -0.637311 -1.586764 -0.740133 -0.504490 -1.362519 1.312064 2.416055 0.477296 -0.504322 0.965472 -2.606436 -1.061434 0.069538 2.071357 2.795067
wb_dma_ch_sel/assign_138_req_p0 3.414125 2.097632 0.190079 -1.547759 -0.433944 -0.123978 -1.230077 2.007715 -1.078368 -0.732152 -0.897143 -1.510575 1.246383 2.102673 -0.886679 0.569127 1.873440 -2.297127 -0.024726 0.574332
wb_dma_rf/always_1/case_1/stmt_1 -1.622793 1.124233 0.521669 1.873203 -0.542931 -2.075457 -1.084215 -0.289585 -0.732151 1.048231 -0.025780 1.186773 0.076510 -0.727001 -0.001751 0.074576 -1.606201 -1.133203 1.060826 1.290177
wb_dma_rf/always_1/case_1/stmt_6 -4.471223 -1.095736 -0.152265 -1.233667 0.596905 -3.939592 2.487907 3.088225 -0.256222 -0.753752 -1.429353 -2.576993 -1.092467 0.043980 0.192259 -3.539979 -3.005523 -1.398992 -1.999605 0.789375
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.437217 -0.129842 -1.577098 -0.507593 -1.101613 -0.158466 1.766742 5.799898 -2.853297 -2.277223 -0.355513 -0.999702 3.239629 3.107047 -0.313857 -2.391927 2.160627 1.025789 0.051751 0.636144
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.361768 0.392472 0.859308 -0.275070 1.191234 1.152672 0.112241 0.209139 0.942750 0.073401 0.226775 0.975508 -0.418284 -0.247064 -0.488129 1.396620 1.331185 0.073957 1.084027 -2.463281
wb_dma_ch_sel/always_43/case_1 0.991524 0.541605 -0.324273 0.243087 2.752739 -1.043267 -1.422964 -0.095645 2.196077 0.538973 -1.202710 0.344019 2.655068 -6.147557 0.775873 -0.474973 0.624080 -2.881718 0.278618 0.066037
wb_dma_ch_sel/assign_9_pri2 2.829715 1.334276 0.704093 -1.686374 -0.080869 1.323577 -0.308157 -1.957956 0.457695 -0.026552 0.463998 1.908052 -0.333054 -0.037444 -0.854259 0.958057 1.968888 0.365139 1.999676 -0.708779
wb_dma_pri_enc_sub/always_1/case_1 1.659219 0.763383 -0.347843 -0.535500 1.099001 0.545568 -0.921385 -2.047515 0.522788 -0.872366 1.342747 3.214536 -0.530756 -2.375522 0.395304 -0.608740 -0.199031 0.760892 1.927951 -0.060811
wb_dma_rf/always_2/if_1 0.710262 4.043963 0.415707 -1.276786 0.344042 -3.156141 -1.147648 -1.450349 -1.741768 -0.262484 -2.947285 1.608944 -3.304884 -1.183365 -0.542669 -1.696362 -3.058410 -1.784180 -0.570504 3.198578
wb_dma/wire_dma_abort 3.573834 1.201320 -1.461344 -3.106691 0.117681 0.271288 -1.084121 1.490232 -1.109295 -1.510136 0.256069 2.656337 -0.187033 0.917710 -0.173719 -1.011574 1.561857 0.728077 2.006484 -1.154964
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.667691 3.003907 0.478063 -3.924415 -2.285517 -0.455088 -1.052570 -3.032351 1.815044 -1.859660 1.585765 0.233840 -0.209752 1.492013 -1.202260 2.329117 2.431405 0.128966 2.294789 0.329405
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.960976 1.663548 0.395283 -1.962215 -1.030329 2.369858 0.399581 -2.215515 -0.302369 -0.874323 1.062170 0.700980 -1.397134 -1.572945 -0.899400 0.024786 2.344871 0.332178 0.133785 -1.667909
wb_dma_wb_if/input_wb_stb_i 3.101670 1.083573 0.821715 -1.446883 -0.653057 -1.677049 -0.546471 3.933513 -0.800729 -3.462957 2.372813 -1.767120 1.934860 6.097395 -0.290163 -1.316271 1.389159 -1.500035 1.763351 2.172163
wb_dma_rf/input_de_txsz 3.758172 -0.079817 0.174880 0.110539 2.884964 0.950372 -1.316317 4.066824 0.021600 1.679926 -3.507358 -0.583963 0.205232 -1.081284 0.158927 1.026080 0.577404 -2.622069 -0.599317 -2.298589
wb_dma_ch_pri_enc/wire_pri3_out 1.446729 0.828433 -0.406174 -0.489782 1.019060 0.481239 -0.866073 -2.182571 0.443843 -0.801619 1.261418 3.118032 -0.530544 -2.401174 0.350634 -0.594036 -0.286872 0.776921 1.813734 0.043196
wb_dma_ch_sel/wire_gnt_p1 -1.345718 -0.545929 -1.122192 1.226526 1.228449 -0.795803 -0.637935 -0.305832 0.057676 -0.898177 0.915169 1.426871 -0.270674 -2.540481 1.256206 -1.698297 -2.338484 0.439041 -0.109022 0.774751
wb_dma_ch_sel/wire_gnt_p0 -0.069671 0.942466 -0.759370 -2.841257 -3.837039 0.629882 5.199081 1.835741 -0.853577 -0.937496 -1.608851 1.450138 3.671988 -0.795111 -2.675968 -0.932929 6.035810 3.542737 -1.244914 -2.079768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.631091 -0.165575 -1.542094 -0.608143 -1.139715 -0.162548 1.692169 5.860484 -2.838169 -2.315632 -0.366823 -0.937872 3.274987 3.253375 -0.341339 -2.343986 2.226049 0.986051 0.146144 0.697136
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.334775 0.368842 0.872049 -0.267890 1.180998 1.165039 0.111571 0.228984 0.890423 0.061125 0.221857 0.975248 -0.389331 -0.237001 -0.503084 1.380925 1.337606 0.051518 1.091476 -2.437931
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.526388 1.097281 0.554363 1.843338 -0.539915 -2.063937 -1.081392 -0.189013 -0.684935 0.999045 -0.052005 1.173025 0.072942 -0.713998 0.040983 0.084965 -1.578435 -1.131483 1.036188 1.216039
wb_dma/input_wb0_err_i 3.820234 1.252890 -1.489233 -3.166644 0.198238 0.345005 -1.058943 1.698740 -1.184285 -1.487381 0.098192 2.692169 -0.050703 0.880721 -0.197952 -1.047030 1.753792 0.712042 2.080324 -1.204014
wb_dma_ch_sel/always_44/case_1/stmt_4 -3.528870 2.262099 -0.957009 -0.761021 -0.737480 -0.436282 1.677844 -0.562353 -0.897774 -0.900625 -0.308718 -0.261890 -1.828347 -3.778122 -1.150840 -1.020477 0.352191 0.270349 -3.368094 -3.127580
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.074381 -0.378683 0.729500 -5.367790 -5.906574 -0.044787 -0.116284 -0.342991 -0.172557 -0.236032 0.292366 -1.958686 -0.046515 4.935754 -0.615580 -1.070038 3.046435 -0.429666 0.500481 3.243464
wb_dma_wb_mast/wire_wb_data_o 0.856483 -0.922615 0.430451 1.140077 1.364954 1.475503 0.879887 -0.934724 -1.520687 0.501440 0.678388 1.850040 -0.144839 1.782995 0.226967 -1.885348 -0.388286 1.576554 1.496357 1.892604
wb_dma_de/always_6/if_1/if_1/stmt_1 0.484986 -1.437756 0.115958 2.280337 4.444630 -0.043667 -0.209837 3.320277 1.393653 1.519084 -1.597335 0.458673 1.341929 -4.926069 0.765660 -1.003731 -0.437580 -2.459177 -0.857845 -2.648155
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.183661 -0.492601 -1.040911 1.142549 1.196065 -0.732109 -0.623372 -0.303435 0.073484 -0.887107 0.908090 1.406536 -0.255605 -2.424770 1.215677 -1.601260 -2.189010 0.421921 -0.028612 0.707313
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.407685 0.326439 0.863088 -0.275187 1.200233 1.154071 0.092781 0.275553 0.950358 0.028367 0.248836 0.973452 -0.403162 -0.222650 -0.512033 1.397758 1.343429 0.051394 1.103370 -2.496057
wb_dma_ch_sel/always_38/case_1/cond 3.246593 1.085664 -1.683206 -1.580243 -0.751328 -2.738712 -3.117289 1.233034 1.774501 -2.732880 -0.865320 -0.776944 3.344683 -1.353314 1.662672 2.326704 1.008631 -1.169978 0.142632 1.606206
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.146638 2.388464 0.504898 -2.330703 -0.334200 0.111780 -1.183509 -2.944510 1.762825 -0.871997 0.472211 0.825533 1.007779 -1.332891 -0.484833 1.896047 2.493464 -0.566275 2.288632 0.365312
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.631471 -0.099631 0.105119 0.095690 2.820078 0.908195 -1.303498 4.128807 -0.032834 1.617987 -3.442730 -0.609532 0.231081 -1.050057 0.199182 0.908360 0.558838 -2.557285 -0.671511 -2.154733
wb_dma_de/assign_4_use_ed 4.999335 -2.310892 0.419049 -3.924038 0.762004 3.330841 -0.326417 1.257933 -3.822325 5.641716 -5.438005 4.612812 -1.174728 4.913987 0.299852 -2.635587 2.004319 0.741413 2.612875 2.048089
assert_wb_dma_wb_if/assert_a_wb_stb -2.666490 0.936140 -1.385573 2.188894 -2.188707 1.160163 0.221761 -0.259860 -2.850577 0.950098 -1.733938 -1.109422 -0.274623 -4.468998 -0.637889 -1.516931 -0.436931 0.136520 -2.559041 0.464984
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.721326 -0.064590 0.191869 0.094299 2.879862 0.884683 -1.326663 4.194758 0.085474 1.591796 -3.449345 -0.654681 0.176161 -0.965082 0.202118 0.960490 0.504888 -2.682526 -0.613322 -2.199328
wb_dma_ch_sel/assign_132_req_p0 -0.247499 0.398463 0.372652 -0.251595 -0.839473 1.477114 2.488132 3.109333 -0.774956 -1.166965 0.291415 -1.971973 1.973610 -1.074279 -1.303479 -2.064398 2.970776 -0.896398 -1.508398 -1.091762
wb_dma_ch_rf/always_25/if_1 -0.094643 -0.587694 -1.075161 0.064458 -1.490831 -1.042741 -0.112212 -0.131720 0.953960 -1.846418 -1.910450 0.050821 0.377609 -2.265442 2.163453 2.646800 0.415129 2.199080 -2.202034 -0.365498
wb_dma_de/wire_rd_ack 2.904808 0.359812 -1.024132 -0.257692 2.601151 0.280034 -2.275504 1.787603 -0.441476 0.640791 -2.244909 1.486958 0.136509 -2.894429 1.012240 -1.086774 -0.918106 -1.846230 0.175405 0.315248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.239481 0.458868 -1.142192 -2.797670 -1.001345 -0.174965 -0.238513 3.682042 -1.699093 -0.680607 -1.115969 -0.435421 0.447387 3.320858 -0.570367 -0.408970 2.016509 -0.004746 0.234317 -1.147229
wb_dma/wire_slv0_adr -4.496972 0.292648 -0.934849 -1.737323 -2.577056 -3.480442 -0.431961 0.582937 -0.845412 0.130233 -2.955924 -1.474423 0.744463 -1.997037 2.102949 -5.327559 -2.923217 -2.080619 -2.386639 8.082210
wb_dma_rf/input_dma_busy -2.390292 2.467809 -0.997341 -1.882418 1.100294 -3.355431 0.473232 0.815386 2.434367 0.517329 -2.976901 -1.849564 -1.184408 -3.090410 -1.502336 -1.059981 -3.833265 -2.288998 -4.291686 0.471447
wb_dma_ch_sel/assign_96_valid/expr_1 0.728264 -1.419813 -3.625062 -1.684425 -3.271051 -0.120747 -3.129818 -0.600516 -2.704146 2.671045 -3.496518 -1.955080 3.967265 2.031730 0.852872 1.847582 1.150645 -0.340574 -0.113943 3.353859
wb_dma_ch_sel/always_4/stmt_1 3.402646 1.344762 -1.616965 -1.678380 -0.713100 -2.622212 -3.068434 1.070904 1.684775 -2.843491 -0.698864 -0.743074 3.434476 -1.422227 1.523427 2.320940 1.245235 -1.231789 0.268896 1.587316
wb_dma_rf/wire_pointer2_s -2.112622 0.380183 -1.046435 0.455662 -0.715051 0.489615 0.443117 -2.151300 -1.373953 -0.161113 -0.399378 -1.609046 0.110005 -1.728391 -0.181008 -0.431000 0.277565 0.048469 -2.383345 0.401288
wb_dma_de/reg_chunk_dec 2.883435 0.319123 -1.079753 -0.161565 2.692274 0.278580 -2.291702 1.838347 -0.441511 0.653409 -2.317612 1.519782 0.058819 -3.099769 1.057215 -1.062665 -1.009742 -1.854434 0.157354 0.225743
wb_dma_de/reg_chunk_cnt_is_0_r 4.040812 0.775534 -0.001368 -1.133206 1.613499 1.039167 -1.721441 1.923155 -0.411771 1.580809 -3.151384 0.210398 0.212696 -0.918172 -0.096118 0.561905 1.026402 -2.294963 0.184818 -0.502531
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.211820 -0.506201 -1.055381 1.125460 1.124304 -0.772603 -0.626714 -0.288654 0.036656 -0.868942 0.902046 1.298205 -0.252222 -2.345474 1.201808 -1.548200 -2.152499 0.429126 -0.073275 0.729584
wb_dma/wire_wb0_cyc_o -1.170247 -0.486382 -1.049147 1.113122 1.148608 -0.747855 -0.631729 -0.222441 0.048180 -0.810853 0.825693 1.328550 -0.238758 -2.305862 1.154271 -1.546763 -2.102049 0.378915 -0.064027 0.702204
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.105221 1.716645 0.408303 -2.061491 -1.037401 2.465268 0.457911 -2.300945 -0.310222 -0.851581 1.056106 0.830013 -1.353413 -1.560851 -1.012619 0.066154 2.502064 0.417807 0.254175 -1.767437
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -3.531163 0.293926 -3.667655 -0.991480 -0.876117 -0.615211 1.208998 -0.763191 -1.928112 3.061340 -0.898995 0.936347 3.439228 -0.182562 -2.073888 -1.152915 0.747164 1.548713 -0.787871 -1.023824
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -1.930339 1.019438 -1.002918 -2.036259 -1.813249 1.381879 4.078668 1.300137 -0.919189 0.789383 -1.859203 1.868660 -0.008691 -3.095140 -2.623209 -3.393715 1.577471 1.953443 -2.140926 -1.369655
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.857699 -0.188846 1.131853 2.282493 0.649937 -0.881249 1.800277 -0.088029 0.424535 -0.460117 1.805416 -1.105774 3.520455 -1.639028 -0.539141 -1.074022 1.834982 -1.124624 -0.325660 0.087847
wb_dma_ch_rf/reg_ch_adr1_r -1.858090 -0.122731 1.097357 2.302162 0.575260 -0.869560 1.860176 -0.182580 0.397623 -0.622599 1.912538 -1.186218 3.600604 -1.636151 -0.556770 -1.035699 1.947223 -1.100255 -0.366199 0.137470
wb_dma/input_wb0_cyc_i -0.677703 0.241074 -1.228126 1.601479 2.630775 -0.640811 3.727119 4.980898 -4.749941 -2.704517 -0.425436 -1.357586 2.247581 3.778527 0.575239 -4.597114 -0.646586 1.117979 -0.215992 3.208253
wb_dma_ch_sel/always_8/stmt_1 2.040967 2.564510 0.879175 -0.958577 0.219887 1.529590 0.940237 -3.855740 -0.833947 1.683143 -1.394556 2.823629 -1.471705 -0.483150 -1.830154 0.906612 0.870688 1.178159 1.211188 0.114493
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.959801 2.584238 0.876691 -0.953791 0.142311 1.579295 0.988146 -4.021841 -0.840553 1.673266 -1.390315 2.897454 -1.504394 -0.549242 -1.801032 0.855620 0.872160 1.255422 1.227634 0.163005
wb_dma_wb_slv -5.105432 1.488990 -2.298576 1.398221 -1.127666 -1.367091 0.930026 -1.505829 -3.650728 0.613519 -1.942270 -1.206904 1.111627 -4.351707 -0.308084 -3.073379 -0.482865 -0.172616 -2.885106 1.214028
wb_dma_de/inst_u0 -2.894559 -2.945849 -3.677917 -2.745856 -3.256123 0.657690 -0.854545 0.403226 0.258741 1.742149 -2.425225 -0.734797 0.683465 -0.651761 0.933377 1.224567 0.211218 2.177397 -3.961189 -1.981821
wb_dma_de/inst_u1 -0.446885 -3.363219 -0.467967 0.848944 -0.564161 -0.296178 2.227118 2.456721 2.498993 -0.033515 -0.756775 0.962875 3.233884 -1.638875 0.815659 0.928293 1.563414 2.723845 0.243780 -1.492657
wb_dma_pri_enc_sub/input_pri_in 1.607844 0.803742 -0.361727 -0.507660 1.132671 0.507975 -0.904763 -2.124296 0.539948 -0.856961 1.345080 3.256916 -0.570790 -2.511367 0.404392 -0.638870 -0.300944 0.755418 1.906017 -0.066829
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 4.912392 -0.112576 1.758391 -0.026772 3.094289 0.087974 -2.016768 4.266211 1.566075 0.196131 -1.171805 -0.894222 -0.389320 1.821341 0.443588 0.787426 -0.681678 -3.267256 1.069412 -0.284664
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.050978 1.706048 0.377334 -2.026119 -1.025679 2.307567 0.370619 -2.189911 -0.385670 -0.856026 0.986034 0.732374 -1.352847 -1.501171 -0.952173 -0.028699 2.380992 0.283711 0.182001 -1.598793
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.313386 2.071649 0.170377 -1.409876 -0.340045 -0.128285 -1.203621 1.987849 -1.158592 -0.648190 -1.027006 -1.442989 1.365352 1.836685 -0.821874 0.503881 1.862514 -2.289369 -0.093797 0.577474
wb_dma_ch_sel/assign_101_valid/expr_1 -1.889296 -0.795418 -2.823476 -2.831985 -3.731613 -0.540913 -1.494018 0.589055 -1.484352 1.875045 -2.095777 -3.795543 4.376408 -0.124933 -0.485910 1.061706 4.124197 -1.972607 -2.001884 -0.850839
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.378305 0.348257 0.891823 -0.265134 1.185857 1.144011 0.137477 0.242785 0.935644 0.066378 0.175295 0.990907 -0.424432 -0.231177 -0.499793 1.415601 1.368777 0.063709 1.102983 -2.491146
wb_dma_de/reg_de_adr1_we -0.156433 0.536634 0.260756 1.366713 0.001440 -0.665369 0.327049 0.357642 -0.744259 -1.352976 1.226312 -1.101018 2.161292 0.240264 0.015537 -0.603453 0.776290 -0.710599 -0.194895 1.267683
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.896055 2.339052 -1.589250 -2.067674 -0.740761 -1.929105 -0.961701 -0.689741 0.082948 -2.383341 -1.083686 1.866261 3.071495 -0.529511 0.373488 1.856015 2.387623 1.338506 1.478856 1.247038
wb_dma_ch_sel/always_46/case_1 0.452163 -1.618098 -1.308032 -0.406027 1.098189 0.861744 -1.506761 0.042121 -0.842342 2.242755 -0.104203 0.840330 -0.397411 2.862069 -0.267208 -0.476277 -1.939878 0.370075 0.322004 -0.007865
wb_dma_ch_rf/assign_11_ch_csr_we -2.691229 -1.727004 -4.414602 -2.994356 -0.801806 -0.528244 1.677570 0.154718 -2.565479 2.581065 -3.138186 -1.491962 3.566238 -0.363467 -1.389329 -2.202359 0.704483 1.037459 -1.899199 0.425651
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.075197 0.233035 1.211066 1.076608 1.699813 0.532885 -1.073226 0.178837 1.761056 1.351403 -1.278824 -0.873636 -1.394127 -1.535857 -0.098240 2.077185 -1.279567 -1.912316 -0.899115 -1.247642
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.984366 1.726575 0.334725 -2.002856 -0.998519 2.395118 0.457836 -2.176004 -0.377552 -0.855311 0.967304 0.658214 -1.406008 -1.680676 -0.924681 -0.008561 2.397531 0.279696 0.026790 -1.798193
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.542461 -0.182315 -1.551952 -0.662085 -1.157880 -0.155716 1.731984 5.938422 -2.805463 -2.312569 -0.367803 -0.983050 3.157817 3.323623 -0.327125 -2.390516 2.164902 1.036822 0.113011 0.645268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.303887 0.457553 -1.137927 -2.741920 -0.927857 -0.182157 -0.205474 3.714167 -1.663772 -0.681124 -1.142811 -0.425016 0.523047 3.287335 -0.527452 -0.477989 1.994170 -0.037910 0.259108 -1.102803
wb_dma/wire_de_adr0_we -0.280850 0.869283 -0.034923 -1.810041 -2.088915 -0.646064 -0.044730 -0.243694 0.065973 -1.030833 1.149937 -0.634744 -1.232898 3.033204 -0.768056 0.581262 0.036211 0.621576 0.096900 0.015345
wb_dma_wb_slv/wire_rf_sel -1.327737 5.224176 0.726319 0.926072 2.057526 -3.642746 1.254869 2.047116 -1.898688 -4.287922 1.208562 -2.997325 -0.249477 2.104495 -0.565405 -1.582768 -1.153412 -2.731836 -2.092744 1.238755
assert_wb_dma_wb_if -2.460572 1.231125 -1.273345 2.157843 -2.217783 1.202613 0.103476 -0.274217 -2.820180 0.809806 -1.741112 -1.138407 -0.409322 -4.568777 -0.729050 -1.347018 -0.306268 0.014054 -2.549683 0.232725
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.392538 0.361721 0.911604 -0.232714 1.196633 1.204337 0.115894 0.253029 0.946126 0.067227 0.216307 0.998979 -0.438588 -0.260739 -0.510712 1.452506 1.363027 0.065390 1.074275 -2.561494
wb_dma_ch_sel/assign_120_valid 3.620098 1.611421 -0.090168 -2.891611 -0.413277 0.494190 -1.646327 1.581778 -0.367191 0.644664 -2.102279 -0.275341 -0.914517 1.757762 -0.909511 1.152905 1.140548 -1.546339 0.199911 -0.626253
wb_dma/wire_wb1s_data_o 0.894867 -0.916693 0.433488 1.066883 1.327591 1.460464 0.866949 -0.932160 -1.434612 0.422913 0.654161 1.839047 -0.144702 1.717485 0.193646 -1.857810 -0.314622 1.579070 1.467125 1.797807
wb_dma_de/wire_adr0_cnt_next1 -3.072465 -2.919668 -3.735261 -2.617954 -3.238438 0.419061 -0.807053 0.374953 0.330063 1.598963 -2.476671 -0.746383 0.794502 -0.949532 1.000156 1.171030 0.121838 2.178333 -3.973867 -1.799110
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.482406 0.398129 0.902983 -0.233781 1.239978 1.205537 0.129220 0.220793 0.964101 0.018215 0.248610 1.032759 -0.426171 -0.261175 -0.506173 1.441050 1.373257 0.086927 1.153539 -2.561574
wb_dma/wire_pt0_sel_o 0.841498 -2.152231 -0.185773 1.781068 1.146201 2.152674 2.410046 1.510022 -1.863875 -0.055171 0.423185 2.273520 0.570048 2.102838 0.385185 -3.147520 -0.651621 3.299499 1.767780 2.282439
wb_dma/wire_pt0_sel_i -3.413652 1.262225 -2.642179 2.311245 -2.214110 0.581636 -0.421870 -0.222149 -3.408106 0.489243 -1.900964 -0.662182 -0.069627 -6.459547 -0.242967 -2.491631 -1.086994 0.052206 -3.226949 0.635168
wb_dma_ch_rf/always_11 3.758708 -0.455170 -1.199811 -0.055066 3.492563 0.812510 -0.692967 4.052835 -0.750870 -0.474480 -1.183780 2.385620 1.021681 -2.084414 0.885341 -1.178348 1.098418 -0.339274 1.174175 -2.827427
wb_dma_ch_rf/always_10 3.763955 1.339990 -1.492683 -3.247390 0.122545 0.352553 -1.091233 1.375045 -1.101625 -1.531890 0.221446 2.807909 -0.165097 0.744082 -0.181015 -0.989355 1.687694 0.780038 2.128743 -1.108724
wb_dma_ch_rf/always_17 1.471437 0.595022 -0.294152 0.073629 2.796233 -1.033797 -1.563990 0.104078 2.176057 0.541299 -1.313525 0.356197 2.638719 -5.828879 0.777675 -0.397017 0.755114 -3.031588 0.456489 0.156067
wb_dma_ch_rf/always_19 -1.225626 -0.120475 0.363252 1.293458 0.535755 -0.595845 -1.177008 -0.004069 0.814743 1.282370 -1.475763 -1.800178 -1.026616 -1.218766 0.479761 0.633913 -2.595628 -1.940954 -1.941330 1.210362
wb_dma_ch_rf/input_de_csr_we 4.900953 1.310401 0.376567 -0.438276 2.575317 3.254446 1.674806 -1.084676 -3.913746 2.346007 -2.727718 4.526661 -0.172369 1.571998 -1.307721 -1.942198 2.032454 1.995245 2.649760 1.084500
wb_dma_ch_sel/assign_147_req_p0 3.092763 2.119085 0.170116 -1.467860 -0.535755 -0.173450 -1.184914 1.675925 -1.126903 -0.685778 -0.859307 -1.457167 1.172894 1.868277 -0.869143 0.483382 1.750134 -2.170294 -0.096401 0.749250
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.553321 -0.167276 -1.541122 -0.431852 -1.033545 -0.175024 1.756876 5.953496 -2.776051 -2.343423 -0.338993 -1.001898 3.264861 3.127465 -0.310987 -2.389074 2.162256 0.974254 0.111079 0.700873
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.003175 -0.162835 0.436152 -0.480889 0.856346 -0.318731 -0.391557 2.508971 0.097755 -0.839988 0.066263 -0.119482 0.343626 1.791529 0.397619 -0.622130 0.177247 -0.731852 0.942588 0.395367
wb_dma_wb_if/wire_slv_dout -2.774048 0.932825 0.225241 -1.191806 -3.422752 -2.354804 -0.838332 -2.279205 -4.137399 0.624295 -0.141414 -3.334716 2.829645 1.922298 -0.488450 -5.258315 0.667419 -3.743875 1.603995 8.415614
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.383867 2.802479 -0.519028 -0.111292 -0.310649 -3.169462 -3.540312 0.040065 0.259835 -0.049194 -0.645373 0.759720 0.105867 -2.009310 0.514075 0.515232 -1.997050 -2.831028 1.364802 2.149210
wb_dma/wire_pointer 0.281624 1.782913 1.772939 0.120426 0.888930 1.289229 2.464532 -4.285836 0.429639 2.548898 -0.734988 2.760370 -0.004218 -2.423654 -2.297391 0.411364 1.961066 0.796104 1.098736 -1.067181
wb_dma_de/assign_75_mast1_dout/expr_1 0.874232 -0.883668 0.471790 1.192062 1.380580 1.524457 0.913983 -1.004999 -1.482271 0.434296 0.705083 1.874483 -0.201223 1.728480 0.190908 -1.900523 -0.389673 1.623090 1.499066 1.899950
wb_dma/wire_ch3_csr -0.584929 -0.358775 -2.926450 1.651382 -2.525855 1.695638 -1.535382 -1.689536 -3.818609 1.947245 -3.078270 -1.848696 2.101394 -0.112298 0.898950 1.280978 -0.881285 0.749882 -1.721753 4.384651
wb_dma_ch_rf/assign_27_ptr_inv 0.406623 -0.439020 1.775185 0.868434 1.786489 0.908550 1.735046 -0.227024 2.176620 0.889591 0.884168 0.848542 1.060230 -2.210958 -1.050169 0.946972 2.430673 -0.341452 0.848369 -3.625165
wb_dma_de/reg_adr1_inc -0.228319 0.548518 0.263568 1.392212 -0.006935 -0.651839 0.382861 0.360185 -0.802373 -1.400376 1.211128 -1.119014 2.203275 0.178306 0.013643 -0.668035 0.774520 -0.698287 -0.220895 1.291605
wb_dma_ch_sel/input_ch6_csr -2.658532 0.216988 -2.510765 1.110511 -2.169208 1.425683 -0.033930 -1.347621 -3.302064 2.035223 -2.581012 -1.404459 1.672833 -2.593003 -0.083277 -0.108918 0.244537 0.133749 -2.986672 1.607855
wb_dma_de/input_mast0_err 3.693370 1.247209 -1.579648 -3.184863 0.111492 0.280033 -1.105285 1.598866 -1.248449 -1.480617 0.146783 2.724464 -0.067257 0.812346 -0.140308 -1.128037 1.668650 0.731624 2.006284 -1.067092
wb_dma_de/assign_68_de_txsz/expr_1 3.950617 0.962889 0.003805 -0.510573 2.550401 -0.218647 -2.144627 2.948206 1.316780 0.724790 -3.276090 -1.539074 1.448206 -2.179614 0.490727 1.847413 1.094878 -3.383651 -0.240930 -1.067756
wb_dma/wire_ch2_csr -0.708941 -0.283349 -2.860522 1.723226 -2.494771 1.594470 -1.497863 -1.588620 -3.547960 1.783376 -3.130316 -1.934008 1.987223 -0.451932 1.011408 1.259846 -1.031973 0.651365 -1.953476 4.409240
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.686501 0.836564 -0.310648 -0.495521 1.127202 0.566743 -0.909657 -2.211374 0.531791 -0.810979 1.263588 3.238559 -0.571597 -2.453535 0.348685 -0.548574 -0.230814 0.747133 1.918390 -0.060783
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.344548 0.366577 0.860499 -0.269926 1.207463 1.187709 0.104465 0.207670 0.935786 0.062695 0.205408 0.994474 -0.417691 -0.259813 -0.525361 1.422751 1.329158 0.060953 1.081606 -2.492202
wb_dma_rf/input_ndnr 3.438491 0.211198 0.562254 -1.544105 1.651674 1.452718 1.089023 1.417475 0.024963 0.989175 -0.854947 1.984005 2.572836 -1.526184 -1.129275 -0.526737 4.810042 -0.574492 2.023910 -2.989528
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.381157 0.390951 0.908445 -0.233377 1.200398 1.164697 0.129732 0.260900 0.951195 0.081783 0.191818 0.973762 -0.419929 -0.241142 -0.507224 1.468614 1.381555 0.068901 1.080084 -2.566740
wb_dma_de/always_19/stmt_1 -1.549456 0.109075 -1.969070 -1.712272 -2.790013 -2.381068 1.798434 2.217987 1.265070 -1.879378 -1.098351 1.050171 -0.301374 0.406285 -0.413589 1.617726 -0.142221 3.855439 -1.515824 -2.390343
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.136421 0.604466 0.354978 -0.646876 -0.104678 -0.569490 -2.103807 -0.440282 0.172977 0.817452 -1.075217 -0.850932 -0.240187 0.570131 0.203100 -0.415750 -1.559741 -2.263863 0.039216 3.374970
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.986977 -4.355428 0.056733 -2.640350 -0.477074 0.340699 -2.159178 -0.840119 0.395500 3.487836 -1.145807 3.204704 1.755205 3.062857 1.329551 -3.288517 -0.424257 -0.092810 2.582873 5.681291
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.299032 2.152199 0.239143 -1.435440 -0.444885 -0.230666 -1.215635 2.021347 -1.112955 -0.807559 -0.808719 -1.587563 1.321731 2.099353 -0.867745 0.468391 1.836139 -2.332085 -0.047781 0.765903
wb_dma_de/assign_78_mast0_go/expr_1 -1.222143 -0.516442 -1.054046 1.114853 1.140788 -0.761537 -0.622769 -0.236614 0.016706 -0.847655 0.861984 1.296585 -0.206747 -2.280113 1.159754 -1.555239 -2.133201 0.415387 -0.062178 0.730849
wb_dma/assign_6_pt1_sel_i 0.644775 -2.216224 -0.187007 1.893193 1.162745 2.190065 2.538610 1.406748 -1.916456 -0.019836 0.431497 2.332593 0.494419 2.064767 0.401365 -3.325188 -0.789671 3.396677 1.743810 2.400563
wb_dma/wire_mast1_adr -1.160293 -0.055494 -1.903285 -1.846820 -2.780426 -2.236169 1.801849 2.434504 1.343700 -1.907359 -1.063784 1.063153 -0.123259 0.702997 -0.410852 1.720820 0.091946 3.926011 -1.284153 -2.496123
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.229791 -0.473136 -1.078413 1.111696 1.131168 -0.786289 -0.621582 -0.239105 0.047960 -0.836725 0.876037 1.324831 -0.232590 -2.321155 1.191648 -1.540025 -2.124205 0.403561 -0.069142 0.735506
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.834363 1.330567 -1.456359 -3.197335 0.237479 0.298196 -1.160649 1.386258 -1.130593 -1.556601 0.264295 2.866880 -0.106672 0.764353 -0.090873 -1.150051 1.565947 0.709044 2.230122 -0.915204
wb_dma_wb_slv/input_wb_stb_i 3.225521 1.082731 0.828800 -1.463802 -0.632633 -1.675885 -0.553654 3.982911 -0.846146 -3.479550 2.415807 -1.782812 2.011777 6.272902 -0.301227 -1.323328 1.433022 -1.533633 1.793927 2.225482
wb_dma_de/reg_adr1_cnt -0.790791 -2.683230 -0.224668 2.106424 -0.520548 -0.990487 2.540895 2.610492 1.826026 -1.345466 0.333356 -0.111096 5.255500 -1.741355 0.817329 0.379430 2.240288 1.929893 -0.107642 -0.311783
wb_dma_ch_sel/always_42/case_1/stmt_4 2.011909 2.527886 0.864555 -0.994914 0.115512 1.591815 0.943014 -3.951969 -0.801583 1.646183 -1.344318 2.832745 -1.451684 -0.522747 -1.783436 0.870780 0.917062 1.261098 1.242695 0.117747
wb_dma_ch_sel/always_42/case_1/stmt_2 1.559907 0.818109 -0.303635 -0.531970 1.043584 0.567569 -0.852236 -2.276228 0.526022 -0.815589 1.348930 3.132946 -0.613869 -2.362427 0.302539 -0.558604 -0.249155 0.759910 1.894283 -0.009179
wb_dma_ch_sel/always_42/case_1/stmt_3 2.911616 1.370677 0.705503 -1.769705 -0.093349 1.338485 -0.295658 -1.934306 0.455047 -0.017823 0.454572 1.910877 -0.319202 -0.009945 -0.860484 0.971086 2.014114 0.392185 2.032455 -0.789847
wb_dma_ch_sel/always_42/case_1/stmt_1 0.275775 -0.953064 0.042122 -0.458196 -1.562755 2.912060 0.252350 3.017299 -2.345411 2.110698 -3.779354 -0.464473 -2.945999 1.567589 0.697578 -1.605862 -1.948996 0.001998 -1.988648 2.741016
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.570367 1.456760 -0.527682 1.843844 -2.087574 1.180596 0.139939 -3.883699 -2.492786 2.442893 -2.093309 -1.193335 -0.733533 -5.147207 -0.354026 -0.211307 0.138368 -1.210741 -3.323337 0.882128
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.598134 -1.392499 0.530979 -1.210904 -2.576760 -0.206823 0.591078 6.440760 -0.412243 -1.985512 0.417394 -2.886849 3.506693 6.473507 -0.267119 -2.610547 0.782621 -0.963006 0.793844 5.026307
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.274589 -0.509473 -1.055226 1.106064 1.128240 -0.778259 -0.591196 -0.246971 0.048791 -0.836047 0.848117 1.326113 -0.235789 -2.362550 1.185829 -1.574738 -2.178323 0.390848 -0.106526 0.720442
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.932255 -5.224494 -0.451458 -1.907676 -0.453842 0.880911 -0.799182 1.182737 0.132587 2.853982 -1.350799 3.664329 2.108837 2.976125 1.504606 -4.377602 -0.884768 1.381899 2.832885 5.898480
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.642023 0.179578 0.642461 -1.637107 1.687742 1.490866 1.099994 1.497440 0.139186 0.970342 -0.813736 2.048311 2.599409 -1.387140 -1.133311 -0.532686 4.906646 -0.597792 2.144851 -2.973933
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.021855 1.756885 0.347532 -2.016965 -1.017105 2.314366 0.352881 -2.239184 -0.315159 -0.870588 0.995518 0.717898 -1.375906 -1.564519 -0.945177 0.012423 2.351185 0.304441 0.140062 -1.649013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.344632 -1.654916 -1.679392 -0.212786 0.889623 1.099916 1.383383 6.186024 -2.042665 -0.187433 -2.387059 0.725851 2.282852 0.686832 0.392240 -2.305322 1.495246 1.193777 0.507055 -0.593305
wb_dma/wire_txsz 1.385630 0.498748 -0.228908 0.162688 2.907410 -0.934567 -1.436610 0.097102 2.225225 0.624412 -1.268803 0.472391 2.672216 -5.935531 0.721979 -0.441592 0.798982 -2.910359 0.462811 -0.075730
wb_dma_de/always_14/stmt_1 3.590877 1.198415 -1.478669 -3.060414 0.207727 0.268680 -1.093326 1.504682 -1.107369 -1.529828 0.270123 2.666969 -0.100130 0.785506 -0.116746 -1.136221 1.508883 0.721237 2.025411 -0.966892
wb_dma_wb_slv/reg_rf_ack 3.157998 1.032414 0.801603 -1.494179 -0.620460 -1.683180 -0.555663 4.042679 -0.814559 -3.468263 2.309041 -1.785981 1.959030 6.169586 -0.284129 -1.399606 1.390508 -1.466234 1.775555 2.233515
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 3.461405 1.124386 -1.731848 -1.536234 -0.574588 -2.697394 -3.212549 1.224296 1.891500 -2.765270 -0.975244 -0.663492 3.502966 -1.709843 1.697515 2.535965 1.079539 -1.210338 0.162559 1.498587
wb_dma/wire_de_csr_we 4.763161 1.277562 0.272220 -0.446285 2.530727 3.192144 1.671147 -1.020277 -3.842073 2.334376 -2.720995 4.463243 -0.097561 1.394385 -1.272058 -1.937785 2.063720 1.991131 2.561233 0.993494
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.507707 -0.112525 -1.513558 -0.541161 -1.136267 -0.233089 1.708008 5.841956 -2.764371 -2.337158 -0.276532 -1.053477 3.254440 3.245419 -0.351060 -2.282560 2.193023 0.932989 0.071648 0.649742
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.425787 5.162277 0.615291 0.838512 1.999932 -3.840411 1.191393 2.283736 -1.845388 -3.967848 1.130201 -2.807661 -0.057529 2.164671 -0.694812 -1.709916 -1.212378 -2.856283 -1.951078 1.281433
wb_dma/wire_ch1_txsz -0.696343 0.468708 -1.188698 -0.275451 -0.043731 -0.568968 -1.009994 -2.390518 -0.363241 -0.892945 1.156890 2.239360 -0.145579 -2.167533 0.840593 -1.973133 -1.576014 0.711361 0.849939 2.392740
wb_dma_rf/inst_u9 3.815993 1.218852 -1.527881 -3.235689 0.170687 0.323587 -1.156250 1.587290 -1.155737 -1.539775 0.192062 2.784023 -0.071836 0.861052 -0.110696 -1.122007 1.647077 0.756071 2.156327 -1.056665
wb_dma_rf/inst_u8 3.714729 1.242941 -1.525207 -3.279260 0.056143 0.175542 -1.119561 1.691223 -1.167562 -1.576611 0.229454 2.589860 -0.091181 1.107669 -0.156584 -1.123889 1.619137 0.702725 2.039336 -1.017334
wb_dma_rf/inst_u7 -2.750259 0.190050 -2.793412 1.041008 -2.299500 1.607055 -0.077651 -1.582001 -3.642872 2.352980 -2.744577 -1.439775 1.750597 -2.318794 -0.252602 -0.086517 0.267126 0.342986 -3.028172 1.700704
wb_dma_rf/inst_u6 -2.429577 0.515260 -2.445389 1.107002 -2.191276 1.506597 -0.072859 -1.696719 -3.269655 1.877408 -2.374321 -1.477725 1.590343 -2.397661 -0.249266 0.078823 0.245200 0.199983 -2.846627 1.708495
wb_dma_rf/inst_u5 -2.442321 0.263888 -2.532693 0.896929 -2.138256 1.548844 -0.237739 -1.495508 -3.394715 2.314821 -2.699013 -1.451900 1.616164 -2.237272 -0.219425 -0.030033 0.310044 -0.020904 -2.883989 1.588916
wb_dma_rf/inst_u4 -2.570429 0.492812 -2.727074 1.058507 -2.204524 1.576167 -0.123910 -1.660858 -3.369877 2.081966 -2.665129 -1.422671 1.650146 -2.641088 -0.243476 0.115932 0.220405 0.271142 -3.020897 1.518968
wb_dma_rf/inst_u3 -2.739009 0.415670 -2.682666 1.038110 -2.127926 1.517311 -0.030012 -1.625642 -3.621128 2.270739 -2.627275 -1.410531 1.681415 -2.364573 -0.363463 -0.251359 0.152001 0.146184 -2.986434 1.695410
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.345069 0.390021 -1.113997 -2.658133 -0.839717 -0.151018 -0.207916 3.827579 -1.653622 -0.670951 -1.130548 -0.413952 0.481443 3.313756 -0.509415 -0.467368 1.961950 -0.072020 0.312540 -1.174474
wb_dma_rf/inst_u1 -2.604963 0.273382 -2.645254 0.997723 -2.272185 1.601494 -0.009439 -1.515205 -3.505625 2.191825 -2.641593 -1.496396 1.624070 -2.180555 -0.306177 -0.076733 0.249077 0.318760 -3.028497 1.642318
wb_dma_rf/inst_u0 -4.574437 1.608637 -1.690723 0.292876 -1.871464 -1.626557 0.838333 -0.513146 -2.241268 1.696871 -3.533788 -1.617609 0.865320 -4.392549 -0.426325 -1.846067 -1.553431 -1.368886 -3.653224 2.334677
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.599579 -4.243049 -1.075953 -0.558662 1.336039 -0.511301 0.517546 4.327203 -0.572277 2.701458 -3.638581 3.509888 2.635647 -0.542025 1.785080 -3.093942 0.569283 0.944696 -0.084214 0.584004
wb_dma_inc30r/assign_2_out -1.206036 -4.743908 -0.796344 0.934184 -0.211260 -1.169620 1.123106 3.915730 2.880778 0.863881 -2.774363 0.627063 2.398769 -2.399505 2.671811 1.700172 0.349164 2.141222 -0.756915 -1.952248
wb_dma/wire_mast1_din 0.768074 -0.883347 0.412031 1.075254 1.303630 1.432066 0.941536 -0.939544 -1.456560 0.456611 0.671195 1.797024 -0.153036 1.682773 0.189468 -1.889166 -0.360845 1.591825 1.417179 1.862143
wb_dma_ch_sel/assign_2_pri0 4.794053 0.024222 -0.242304 -1.208942 2.280191 1.575137 -0.064066 4.146636 -0.850165 0.408623 -2.051838 1.159741 1.252608 0.068937 -0.293299 0.290156 3.212640 -0.601009 1.210899 -3.493058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.851952 -0.087546 -1.480939 -0.675964 -1.118282 -0.208503 1.691122 6.038873 -2.773222 -2.488588 -0.211064 -0.984934 3.268580 3.520343 -0.357381 -2.314501 2.321567 0.961363 0.300829 0.639113
wb_dma_rf/input_de_adr0_we -0.310385 0.849659 -0.006231 -1.807282 -2.101255 -0.627902 0.003171 -0.252215 0.089489 -1.033886 1.161083 -0.637653 -1.218057 3.035254 -0.778496 0.590922 0.060606 0.621073 0.117219 0.027967
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.078606 1.759158 0.419094 -2.099580 -1.054575 2.487803 0.455243 -2.287061 -0.319310 -0.907971 1.039380 0.781956 -1.422732 -1.645673 -0.978785 -0.002067 2.498343 0.339460 0.136591 -1.750500
wb_dma_wb_mast/always_1/if_1/stmt_1 -2.957643 2.899907 -0.891901 1.283608 -1.226878 -0.428926 1.330332 -1.696137 -3.476325 1.169662 -3.040962 -0.410010 -0.770043 -1.005861 -0.392074 -1.009023 -0.546954 0.712761 -3.551113 2.951058
wb_dma_ch_sel/always_48/case_1/cond 1.609495 0.791398 -0.324057 -0.500502 1.130098 0.529958 -0.850213 -2.141816 0.543838 -0.839946 1.364196 3.207298 -0.570188 -2.403140 0.353720 -0.596471 -0.249850 0.793955 1.886269 -0.129543
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.560609 -0.186420 -1.498046 -0.600356 -1.089175 -0.130362 1.745889 5.882890 -2.783693 -2.306808 -0.269995 -0.976642 3.168909 3.348687 -0.343993 -2.372824 2.203581 1.029647 0.145994 0.595047
wb_dma_rf/input_wb_rf_we -2.059257 -1.138164 -3.254781 -2.979668 0.246718 -0.731138 1.427200 -3.212355 -1.683044 -1.250885 -3.015832 -3.804658 1.376400 -2.741066 0.470063 -3.045314 0.631780 0.587147 -5.227017 2.237859
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.606752 0.835164 -0.374454 -0.586323 1.024258 0.561536 -0.875784 -2.138462 0.466418 -0.801454 1.277915 3.179940 -0.549410 -2.348179 0.292083 -0.603020 -0.136844 0.756189 1.857980 -0.078397
wb_dma/assign_7_pt0_sel_i -3.201948 0.844564 -2.573496 2.367481 -1.633443 0.503658 -0.484301 -0.041567 -3.062262 0.333791 -1.536906 -0.294112 -0.093994 -6.278563 0.066246 -2.574994 -1.463148 0.174715 -2.839548 0.635134
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.550374 -0.411213 1.748827 0.781622 1.860940 0.909273 1.646988 -0.260287 2.167908 0.894197 0.917318 0.894844 0.971423 -2.125422 -1.034943 0.956010 2.426488 -0.327609 0.913047 -3.605137
wb_dma_wb_mast/wire_mast_pt_out -2.074829 3.513075 -1.207257 1.393789 1.728682 -0.818236 0.947673 -1.098455 -2.201995 -0.833351 -0.929069 -0.492673 0.592057 -2.222750 -0.052301 -0.470413 -0.451890 -0.553080 -2.033573 0.470232
assert_wb_dma_ch_arb/input_state 2.734070 -0.358967 -1.038928 -1.001420 1.178583 0.454973 -0.251279 4.032429 -1.718946 0.259430 -2.148360 0.231572 1.649523 0.526517 0.229035 -1.042759 1.952685 -0.724263 0.323264 -1.104594
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.385025 0.346259 0.879188 -0.241940 1.218519 1.165680 0.110149 0.269366 0.917526 0.041315 0.205346 0.952842 -0.422961 -0.224235 -0.479571 1.396686 1.360269 0.039450 1.091437 -2.507147
wb_dma_de/always_8/stmt_1/expr_1 3.052124 0.392557 -1.023148 -0.169832 2.756426 0.376776 -2.311345 1.745002 -0.395207 0.708226 -2.293795 1.624567 -0.000312 -3.103753 0.980449 -0.962125 -0.959447 -1.873009 0.258279 0.159870
wb_dma/wire_ch0_csr 0.450874 1.052141 -1.857352 -0.143009 -2.216111 -0.526580 -0.554409 1.228432 -0.798820 2.089078 -5.017406 2.167721 0.693518 -1.280036 0.389749 0.347187 -2.827987 1.402705 -1.596105 4.540779
wb_dma_de/assign_69_de_adr0/expr_1 -4.041097 -0.695971 -2.033944 -5.447449 -4.699574 -0.283221 -0.651320 0.320850 -1.657872 1.707165 -1.995600 -1.578505 -2.465954 2.149356 -0.261864 -1.819541 0.304624 -0.236569 -3.699032 -0.269326
wb_dma_wb_slv/wire_pt_sel -7.501282 1.355656 -4.224782 3.566879 -0.050120 -0.654967 3.529667 2.070551 -6.406147 1.035379 -3.256701 -0.813686 1.075612 -5.592755 -0.623752 -5.973927 -3.167931 1.337720 -3.864001 2.068504
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.222654 3.203135 -0.181384 0.847510 0.263610 -1.808691 -1.980263 -0.758022 -2.152250 2.244988 -2.567569 2.886930 -2.095260 -1.059920 -0.693950 -0.185914 -3.253107 -1.308764 0.742436 2.027665
wb_dma_ch_sel/wire_de_start 1.088462 2.043146 -0.929613 0.598669 -1.302219 -4.510729 -3.675961 0.713428 1.138492 -1.713289 -0.531243 0.368048 3.147860 -2.121126 1.519510 2.388905 -0.560679 -1.941155 1.055834 2.451533
wb_dma_wb_mast/assign_3_mast_drdy 2.746077 2.837889 -2.833172 -1.002389 0.106888 0.919851 -1.948503 -1.081676 -4.222188 -0.736588 1.368832 0.573220 2.140745 0.425371 -1.618833 0.197359 3.085681 -0.567028 2.365958 -1.956751
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.017559 0.836825 -0.015542 -1.284902 1.528563 1.054628 -1.610527 1.928009 -0.477380 1.512716 -3.180391 0.280686 0.281201 -0.881579 -0.157252 0.508635 1.126497 -2.215763 0.221445 -0.504569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.368099 0.481199 -1.063787 -2.713895 -0.857691 -0.193091 -0.267992 3.673366 -1.590870 -0.739035 -1.049752 -0.386305 0.446776 3.366205 -0.501611 -0.414041 1.905037 -0.060595 0.344450 -1.066956
wb_dma_de/always_5/stmt_1 4.096841 0.889509 -0.047576 -1.400235 1.431261 1.142114 -1.571085 1.784589 -0.504771 1.518624 -3.085490 0.351057 0.340037 -0.846585 -0.222558 0.531081 1.314751 -2.107706 0.325307 -0.554464
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.194640 -0.477146 -1.103098 1.094266 1.120045 -0.749386 -0.636641 -0.204776 0.022223 -0.853653 0.867511 1.364925 -0.229876 -2.298473 1.207277 -1.584992 -2.146155 0.424250 -0.080444 0.721828
wb_dma_de/input_mast1_err 3.512111 1.277896 -1.525928 -3.115229 0.133673 0.328679 -1.025304 1.430371 -1.173769 -1.415389 0.100238 2.694946 -0.139619 0.685556 -0.167600 -0.991576 1.619533 0.767203 1.942822 -1.153002
wb_dma_de/reg_mast0_adr -0.476455 2.417422 -1.425122 2.781973 -0.191714 -0.102596 -0.802825 -2.039472 -4.152365 -0.486562 1.957980 -2.865456 4.617867 0.112130 -1.552978 0.498566 2.458171 -2.086701 0.365654 0.627814
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.513522 2.117775 0.661119 -3.443624 -2.096407 0.669933 -0.276598 -2.101090 0.528176 -0.997388 1.538594 1.250517 -1.488582 2.898459 -1.601534 1.527360 1.942006 0.977373 2.049553 -0.736058
wb_dma_ch_rf/assign_15_ch_am0_we 0.482316 -1.593736 -1.340471 -0.471205 1.085449 0.907084 -1.490198 0.060250 -0.819784 2.243270 -0.142742 0.833168 -0.379216 2.937555 -0.285500 -0.460489 -1.904205 0.374219 0.328417 -0.008596
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.919061 1.296741 0.688618 -1.697761 -0.046569 1.334077 -0.302056 -1.857625 0.463319 0.002828 0.427923 1.889020 -0.305056 -0.019504 -0.841307 0.953629 1.975397 0.369172 2.009435 -0.795477
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.370525 0.372317 0.893904 -0.230162 1.198518 1.149195 0.154459 0.265814 0.922741 0.074679 0.161502 0.947222 -0.405174 -0.250267 -0.517360 1.422658 1.349573 0.049039 1.081064 -2.500790
wb_dma_rf/inst_u2 -3.025543 -0.069506 -3.172830 1.038645 -2.464093 2.237826 -0.156054 -3.042581 -4.100087 1.997854 -2.720736 -2.267786 1.642385 -2.994503 -0.105238 -0.133609 0.605097 0.366216 -4.086737 1.923184
wb_dma_ch_rf/wire_ch_adr1_dewe -0.186355 0.575718 0.285501 1.336169 -0.027508 -0.672421 0.355778 0.361141 -0.791742 -1.422640 1.235678 -1.130640 2.210028 0.231648 -0.028739 -0.615547 0.798349 -0.767359 -0.228153 1.236260
wb_dma_ch_rf/always_17/if_1 1.260566 0.478776 -0.282548 0.149818 2.790398 -0.986673 -1.414255 0.101846 2.074404 0.595684 -1.291789 0.415568 2.624930 -5.826753 0.727496 -0.566207 0.721735 -2.863968 0.409596 0.125563
wb_dma_de/assign_71_de_csr 1.921945 2.591266 0.851454 -0.926571 0.140874 1.486805 0.961358 -3.870931 -0.930058 1.757418 -1.519458 2.809301 -1.493196 -0.517729 -1.818056 0.816277 0.765495 1.197346 1.122514 0.207461
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.338154 -0.488560 -1.115974 1.113246 1.081373 -0.787153 -0.612366 -0.254304 -0.035172 -0.822768 0.807050 1.257167 -0.190938 -2.318740 1.201605 -1.617758 -2.173828 0.415212 -0.147488 0.753347
wb_dma_ch_sel/always_42/case_1 -0.623576 -0.286251 -0.667627 -0.039066 -1.235712 2.368885 0.448366 1.381723 -3.039014 2.249044 -4.169715 0.943926 -3.738242 0.256878 0.655695 -2.438782 -3.730541 0.921834 -2.325711 3.826723
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.895285 4.205891 0.658784 -3.285434 -2.108217 -0.261172 0.162677 -4.943445 0.443872 -0.128424 -0.269473 1.195393 -1.357606 1.196988 -2.160095 2.121946 1.368110 0.961413 1.553703 1.300049
wb_dma_ch_sel/always_6/stmt_1 2.779985 3.159511 0.472080 -4.047683 -2.410450 -0.514362 -1.123326 -3.142778 1.803958 -1.940112 1.666903 0.202284 -0.194279 1.724622 -1.231593 2.383490 2.492965 0.145828 2.386533 0.413166
wb_dma_ch_rf/reg_ch_chk_sz_r 2.995705 0.322083 -1.039242 -0.209519 2.695247 0.353562 -2.248513 1.777095 -0.392207 0.625728 -2.202022 1.623431 0.041251 -3.057337 0.997448 -1.005949 -0.912686 -1.824673 0.243439 0.137931
wb_dma_ch_sel/always_3/stmt_1 3.318852 0.158239 0.497724 -1.491340 1.596824 1.433467 1.135399 1.524103 -0.029073 1.078186 -0.996539 1.934835 2.695110 -1.591611 -1.123305 -0.545724 4.786292 -0.625661 1.900093 -2.972598
wb_dma/wire_pointer2_s -1.971967 0.384687 -0.904923 0.582250 -0.617131 0.531977 0.393674 -2.195997 -1.278908 -0.175490 -0.306031 -1.499440 0.007157 -1.742606 -0.174834 -0.264315 0.257533 0.075955 -2.216749 0.346441
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.563400 0.762683 -0.344926 -0.481948 1.081257 0.540819 -0.897941 -2.171836 0.518626 -0.876765 1.369892 3.180961 -0.592165 -2.356228 0.384591 -0.593818 -0.272480 0.777430 1.891751 -0.019123
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -4.963221 3.388827 -1.027916 2.910609 1.920893 -1.802496 1.572662 -0.192875 -1.956465 0.700206 -0.307453 -0.468995 0.414564 -2.018555 -0.760101 -0.425000 -1.868917 -0.906311 -2.047438 -0.758849
wb_dma_ch_rf/input_de_txsz 3.560886 -0.106997 0.108233 0.117220 2.785364 0.939430 -1.269233 3.996011 -0.016431 1.636797 -3.425765 -0.555022 0.266706 -1.103376 0.181323 0.921817 0.583896 -2.529637 -0.684640 -2.177858
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.849878 1.699480 0.380812 -1.946774 -1.022379 2.303020 0.477959 -2.271781 -0.342039 -0.777118 0.957092 0.700334 -1.361672 -1.655419 -0.954613 -0.005057 2.352277 0.297072 0.078348 -1.642519
wb_dma_wb_if/input_pt_sel_i -2.919844 -0.029217 -2.517645 2.750181 -1.825715 1.657029 1.220595 0.168903 -3.844493 0.589699 -2.155261 0.399438 0.209550 -4.723595 -0.012330 -3.916725 -1.400107 2.159512 -2.489584 2.473502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.263179 0.535414 -1.128350 -2.744617 -0.925587 -0.212121 -0.273203 3.681535 -1.709426 -0.703289 -1.144543 -0.382452 0.463532 3.256012 -0.551924 -0.497092 1.968280 -0.042487 0.268464 -1.012375
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.979431 1.344732 0.730637 -1.698815 -0.080679 1.344990 -0.281737 -2.017690 0.503284 -0.037038 0.527746 1.973180 -0.364384 -0.062063 -0.862349 1.023800 1.996131 0.436643 2.089760 -0.777422
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.298918 3.052865 -0.867849 0.048500 -0.221678 1.863068 -1.405604 -4.322718 -2.821785 0.803974 1.422624 -0.095831 2.099785 -0.240539 -2.381765 2.190385 3.604323 -1.004984 2.463686 -1.559259
wb_dma/wire_mast0_go -1.280868 -0.554265 -1.110297 1.139045 1.115555 -0.782047 -0.584565 -0.227914 -0.025530 -0.860208 0.851956 1.329154 -0.187450 -2.354837 1.235408 -1.661506 -2.171906 0.428917 -0.138934 0.803204
wb_dma_ch_rf/always_1/stmt_1 -1.617171 0.718066 0.304519 -0.428236 -1.506533 -1.298199 -1.186214 -0.310675 0.903890 0.311779 -0.408519 -2.456978 -2.242097 1.689881 -0.314327 1.244769 -2.646938 -1.323852 -1.905007 1.242110
wb_dma_ch_rf/always_10/if_1 3.688596 1.237792 -1.533699 -3.084192 0.263465 0.321597 -1.073679 1.654210 -1.240548 -1.427944 0.046644 2.734353 -0.024361 0.688763 -0.134593 -1.101792 1.647069 0.688420 2.010277 -1.121571
wb_dma_ch_sel/assign_165_req_p1 -1.260532 -0.484449 -1.102051 1.082052 1.075694 -0.789215 -0.615700 -0.228391 -0.014154 -0.818194 0.868563 1.309554 -0.198755 -2.308643 1.165371 -1.573915 -2.153062 0.396459 -0.104167 0.724881
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.017997 0.379126 -0.983079 -0.236308 2.631250 0.353106 -2.249661 1.719511 -0.398792 0.687364 -2.267026 1.529973 0.077397 -2.987749 0.958717 -0.940386 -0.846456 -1.848244 0.249971 0.151514
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.416468 0.370816 0.888417 -0.245433 1.205644 1.196764 0.101847 0.225611 0.930190 0.066449 0.207679 1.012523 -0.442232 -0.229706 -0.531814 1.435651 1.369041 0.041951 1.074438 -2.517441
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.648084 2.949525 0.486282 -3.935266 -2.313075 -0.481328 -1.043791 -2.987091 1.792321 -1.817508 1.605395 0.200805 -0.170971 1.620808 -1.219035 2.303169 2.435285 0.150249 2.275078 0.306605
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.863040 1.360742 0.658954 -1.702499 -0.070814 1.330662 -0.263627 -1.967920 0.436661 0.015429 0.445971 1.901902 -0.336200 -0.081411 -0.869196 0.995599 1.978759 0.398360 1.997320 -0.778755
wb_dma_ch_sel/always_2/stmt_1 4.889198 -0.010248 -0.236251 -1.195956 2.289594 1.599733 -0.082820 4.143808 -0.840888 0.372117 -2.038556 1.180927 1.215041 0.087564 -0.272839 0.358573 3.250876 -0.645059 1.250797 -3.519476
wb_dma_ch_sel/assign_115_valid 3.540053 1.604916 -0.103482 -2.923898 -0.478518 0.433139 -1.645769 1.705997 -0.386608 0.620860 -2.118708 -0.488371 -0.872518 1.946021 -0.867014 1.106753 1.117068 -1.625867 0.140398 -0.458525
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.133002 -2.056124 -0.561128 -0.751461 3.618618 -1.479145 -0.916175 0.545019 -0.454333 5.475804 -6.163893 5.097968 -2.472108 -1.795979 1.404710 -0.856767 -2.565437 0.303011 -0.903016 -1.235905
wb_dma/wire_de_txsz 3.969329 0.893454 -0.002642 -0.464170 2.518466 -0.146659 -2.070067 3.024209 1.274882 0.696823 -3.229409 -1.606828 1.486604 -2.181702 0.476122 1.858316 1.202534 -3.357776 -0.204528 -1.159519
wb_dma_wb_slv/input_slv_pt_in -2.076976 3.440754 -1.202711 1.391311 1.778969 -0.864912 0.845574 -1.075498 -2.138684 -0.842989 -0.885617 -0.457792 0.546105 -2.250180 -0.015228 -0.521669 -0.528778 -0.583413 -1.970099 0.564682
assert_wb_dma_ch_sel/input_ch0_csr 2.374888 0.372722 0.884766 -0.236932 1.172391 1.156601 0.112546 0.264631 0.937635 0.050288 0.195957 0.996681 -0.427400 -0.237720 -0.499603 1.391377 1.362196 0.029481 1.060832 -2.483977
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.269479 4.032351 -1.113361 -0.630028 -0.616464 0.550678 -2.097584 -5.271311 -1.520989 -0.051948 1.328574 -1.182262 3.380743 -1.526255 -2.008734 2.901278 3.988896 -1.850816 2.580651 -0.249137
wb_dma_ch_sel/assign_149_req_p0 3.295504 2.183543 0.098155 -1.543491 -0.433450 -0.134647 -1.207418 1.824185 -1.213814 -0.664301 -0.984543 -1.362376 1.332622 1.796624 -0.919413 0.518823 1.930394 -2.244347 -0.067654 0.600017
wb_dma_de/wire_adr0_cnt_next -3.047601 -3.055861 -3.683296 -2.758916 -3.333822 0.481042 -0.867032 0.364637 0.334226 1.704080 -2.370770 -0.765766 0.776160 -0.649553 0.999771 1.069823 0.118681 2.157305 -3.943959 -1.713852
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.583396 -0.100327 -1.371101 1.217927 -0.829771 -2.843118 -1.031134 -0.533135 -3.095011 4.628407 -2.976115 2.634925 3.324314 0.926157 -0.736884 0.026057 0.129793 -0.294947 1.691908 1.670969
wb_dma_ch_rf/always_23/if_1/block_1 -1.745388 -0.197003 1.186024 2.284308 0.665219 -0.804256 1.926514 -0.093674 0.485685 -0.544383 1.893646 -1.050516 3.614806 -1.687010 -0.543826 -1.004344 1.995036 -1.045125 -0.235688 -0.012475
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.969759 1.715095 0.373213 -1.987384 -1.058151 2.404903 0.410970 -2.329646 -0.385810 -0.887599 1.059011 0.711985 -1.370991 -1.595298 -0.950750 -0.000043 2.407520 0.317877 0.168826 -1.609239
wb_dma_rf/wire_ch0_txsz 2.868258 2.217682 0.423302 -0.541743 1.336204 -0.397173 -2.510327 -1.528509 2.250571 -0.902787 -1.356166 -2.499655 2.081586 -4.101410 0.705689 1.084346 1.693712 -3.528065 -0.642275 1.776399
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.238418 0.564483 0.332854 -0.334107 -0.968571 1.428642 2.453104 2.965048 -0.782506 -1.189929 0.340057 -2.006115 1.963872 -0.840672 -1.405916 -1.919645 2.976115 -0.823422 -1.441888 -1.057640
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.655790 4.128185 0.548689 -3.057532 -1.994477 -0.391144 0.116038 -4.747552 0.514550 -0.104658 -0.468063 0.923318 -1.146100 0.858521 -2.044359 2.183767 1.277650 0.785517 1.286400 1.297332
wb_dma_de/always_6/if_1/if_1 1.130273 0.484020 -0.325056 0.214675 2.811049 -1.041973 -1.399477 0.059256 2.161527 0.523580 -1.276956 0.363029 2.710830 -5.935130 0.810351 -0.588370 0.662822 -2.881984 0.342719 0.209489
wb_dma_ch_sel/assign_128_req_p0 2.952862 -0.725122 -0.299295 2.251198 2.598825 0.960000 0.718867 6.360716 -1.268167 -0.053859 -2.597405 -1.213362 3.058928 -0.886835 0.309667 -0.948473 0.931902 -1.504423 -0.787059 -0.508538
wb_dma_de/assign_77_read_hold/expr_1 -1.293209 -0.488635 -1.091682 1.143766 1.117060 -0.794839 -0.576629 -0.268056 -0.011432 -0.824558 0.838620 1.299150 -0.227541 -2.413444 1.172961 -1.590863 -2.172902 0.411147 -0.164738 0.759512
wb_dma_de/wire_de_adr0 -3.710407 -0.939474 -2.048041 -5.611620 -4.667616 -0.144082 -0.702367 0.466034 -1.632709 1.843569 -2.000341 -1.410274 -2.383511 2.378793 -0.213489 -1.894620 0.426676 -0.144526 -3.485152 -0.200952
wb_dma_de/wire_de_adr1 -1.709400 -0.792238 0.932301 0.999155 0.688515 -0.203207 1.586289 -0.435229 1.303376 0.829853 0.710464 -0.017625 1.475693 -1.968341 -0.525308 -0.430922 1.235796 -0.353215 -0.074933 -1.280341
wb_dma_wb_mast/always_4 -1.207497 -0.541052 -1.146929 1.113158 1.178023 -0.794576 -0.607297 -0.186707 0.001792 -0.866063 0.886330 1.398912 -0.192979 -2.368695 1.237711 -1.627856 -2.163571 0.438240 -0.038331 0.718219
wb_dma_wb_mast/always_1 -3.122983 2.922293 -1.007979 1.429316 -1.222870 -0.439514 1.332481 -1.713215 -3.463805 1.069521 -3.069570 -0.481609 -0.575834 -1.637390 -0.276961 -1.025064 -0.437830 0.661074 -3.765550 2.889856
wb_dma_rf/wire_ch3_csr -0.691610 -0.260916 -2.820368 1.681756 -2.488801 1.590167 -1.390294 -1.604804 -3.405929 1.671309 -2.877071 -1.856468 2.041944 -0.445799 0.935010 1.380694 -0.899347 0.710404 -1.788318 4.154784
wb_dma_ch_rf/reg_ptr_valid 0.396369 1.767268 1.782121 0.039378 0.869434 1.256282 2.381097 -4.216254 0.465767 2.383839 -0.669263 2.739352 -0.016116 -2.367553 -2.239326 0.418247 1.920432 0.758866 1.155084 -0.994906
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.547029 0.802046 -0.437317 -0.453154 1.119081 0.518686 -0.929007 -2.175958 0.494268 -0.930703 1.407985 3.269883 -0.565797 -2.521207 0.410658 -0.706802 -0.338704 0.794249 1.935547 0.057192
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.539641 -0.197278 -1.504545 -0.499908 -1.037189 -0.171468 1.762575 5.844999 -2.744532 -2.302405 -0.284449 -0.913636 3.157147 3.246243 -0.328723 -2.328902 2.109786 1.035910 0.145677 0.566587
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.590729 -0.134283 -1.519368 -0.589268 -1.044204 -0.225594 1.701502 5.984701 -2.734948 -2.333567 -0.411982 -1.019483 3.297870 3.178493 -0.357397 -2.312039 2.251318 0.944789 0.117023 0.602584
wb_dma_ch_sel/always_9/stmt_1 2.891377 1.328711 0.704812 -1.698515 -0.060284 1.324317 -0.302181 -1.861734 0.461879 -0.029958 0.448613 1.889137 -0.321113 -0.008839 -0.863705 0.997267 1.998541 0.356142 2.001381 -0.790488
wb_dma_rf/assign_6_csr_we/expr_1 2.147600 3.266587 0.141896 -2.983601 1.223654 -1.595058 -0.408481 -1.090272 -0.720693 -0.957008 -3.294994 0.530233 -4.049664 -0.724738 -0.518576 -1.611269 -2.418816 -1.161269 -1.793977 2.008954
wb_dma_ch_sel/assign_154_req_p0 3.324275 2.228640 0.178512 -1.517532 -0.514583 -0.186520 -1.162361 1.862053 -1.237985 -0.777917 -0.877684 -1.479768 1.357285 1.982967 -0.923258 0.476259 1.978080 -2.250952 -0.038545 0.657551
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 4.944802 -0.126016 1.772754 -0.041078 3.125709 0.112665 -1.971321 4.329569 1.575555 0.131675 -1.166460 -0.865950 -0.360958 1.819244 0.410277 0.729527 -0.613604 -3.258148 1.104586 -0.298425
wb_dma/wire_ch5_csr -2.832613 0.318648 -2.647514 0.971378 -2.384102 1.509295 0.050165 -1.611037 -3.405337 2.187110 -2.780258 -1.572311 1.687579 -2.754239 -0.239089 -0.077548 0.344170 0.128017 -3.198920 1.671030
wb_dma_ch_pri_enc/wire_pri10_out 1.350554 0.737267 -0.392815 -0.394459 1.130760 0.465780 -0.845022 -2.120579 0.487987 -0.846542 1.277178 3.077704 -0.561640 -2.515909 0.393230 -0.653939 -0.368731 0.763093 1.754412 -0.033071
wb_dma_ch_rf/assign_20_ch_done_we 2.409412 1.121079 -1.152652 -1.853453 0.636011 -0.232699 -2.206526 1.336868 -0.365216 -0.146176 -1.334819 0.959189 -1.134199 -0.467698 0.246959 -0.384504 -0.930632 -1.174853 0.101143 0.099274
wb_dma_wb_mast/input_wb_ack_i -3.496700 6.171779 -3.370149 2.526863 2.220796 -1.415238 0.703435 -3.681865 -6.131225 0.290537 -2.606110 -1.084257 1.657016 -3.166966 -0.626205 -1.127897 -0.166751 -0.682891 -3.173470 2.465529
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.988711 0.483160 -0.213758 0.368202 2.862304 -0.996710 -1.295568 -0.058745 2.137493 0.643368 -1.207624 0.413281 2.626547 -6.055882 0.712511 -0.544574 0.629323 -2.891636 0.298989 0.047568
wb_dma_rf/input_dma_rest -0.521898 1.330924 0.250933 0.555053 0.272848 0.322909 1.197139 -2.091994 -1.261716 1.710670 -1.854260 1.128441 -1.226733 -0.352087 -1.050968 0.001686 -0.929413 0.878762 -0.590613 0.809303
wb_dma_ch_sel/always_5/stmt_1 1.367638 1.476613 -1.227223 -0.474054 -1.125837 -3.825239 -4.096168 0.584590 1.764051 -0.490183 -1.632480 1.264426 1.252768 -2.401768 1.603702 2.936869 -1.258971 -1.390567 1.300381 1.282349
wb_dma_ch_sel/always_40/case_1 0.128618 1.809770 1.655905 0.076337 0.704448 1.171662 2.420711 -4.235543 0.322673 2.420613 -0.834739 2.574155 -0.040014 -2.391627 -2.251769 0.404609 1.871767 0.788895 0.904027 -0.892664
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.798002 -0.714628 0.890244 1.032063 0.652185 -0.236124 1.602165 -0.560018 1.266935 0.779111 0.705358 -0.041677 1.411204 -2.051621 -0.569346 -0.403607 1.187654 -0.353446 -0.142224 -1.242302
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.036394 0.447508 -1.174283 -2.650469 -0.963518 -0.205694 -0.153555 3.602253 -1.701585 -0.625627 -1.130149 -0.421738 0.456768 3.202890 -0.534898 -0.500468 1.904483 0.040677 0.147953 -1.112729
wb_dma/wire_de_csr 2.000388 2.495062 0.885085 -0.924898 0.196026 1.524877 0.990225 -3.818720 -0.865449 1.712420 -1.461304 2.846114 -1.507260 -0.528024 -1.781964 0.839500 0.814075 1.184050 1.135862 0.077796
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.667498 -0.026759 -1.383658 1.392428 -0.886190 -2.831392 -0.785921 -0.513383 -3.017015 4.559660 -3.046855 2.742427 3.435965 0.428292 -0.784184 0.037190 0.176563 -0.195795 1.566749 1.539193
wb_dma_ch_sel/always_37/if_1/if_1 -2.888278 0.021215 -2.022207 -5.262719 -1.654057 -2.324036 0.922486 1.173595 3.071785 1.769072 -4.402988 -0.365334 -1.273034 -2.474180 -0.786487 -1.314022 -1.927875 0.016247 -3.991054 -0.146149
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.309941 -0.546995 -1.121971 1.163691 1.106844 -0.792960 -0.609119 -0.244581 0.023572 -0.861449 0.886449 1.332250 -0.235335 -2.414295 1.223759 -1.607073 -2.222667 0.404834 -0.129646 0.769038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.974605 1.322117 0.716629 -1.684239 -0.042846 1.362839 -0.308037 -1.887927 0.509865 -0.038240 0.500216 1.960382 -0.330161 0.009745 -0.830753 1.009227 2.016287 0.386293 2.087186 -0.831354
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.681967 3.049872 0.458761 -3.907138 -2.269791 -0.473026 -1.061396 -3.094658 1.806770 -1.810821 1.546516 0.219630 -0.122153 1.452534 -1.197382 2.323243 2.490741 0.084378 2.300381 0.332139
wb_dma_ch_rf/always_10/if_1/if_1 3.563533 1.252184 -1.461541 -3.209390 0.056200 0.248249 -1.099463 1.552641 -1.128734 -1.512571 0.222562 2.606828 -0.142826 0.959351 -0.154603 -1.024679 1.589615 0.731593 1.988154 -1.069648
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.649510 0.819513 -0.306620 -0.531559 1.084569 0.547913 -0.892691 -2.169865 0.538161 -0.847028 1.325363 3.202106 -0.556857 -2.428295 0.346313 -0.552693 -0.204292 0.768442 1.953138 -0.023274
wb_dma_ch_sel/input_ch3_adr0 -3.528997 2.230950 -0.963388 -0.763781 -0.770418 -0.450129 1.701547 -0.588420 -0.895064 -0.903723 -0.308075 -0.163216 -1.839885 -3.787090 -1.152485 -0.998014 0.311960 0.322027 -3.360957 -3.096889
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.994104 4.178939 0.571718 -3.193953 -1.949603 -0.306200 0.042075 -4.773184 0.518199 -0.156147 -0.359472 1.135577 -1.212439 1.044900 -2.081472 2.175589 1.313826 0.814106 1.527103 1.306245
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.964276 1.313540 0.710191 -1.651162 0.014656 1.361867 -0.302405 -1.829218 0.504616 -0.028888 0.455518 1.923755 -0.332786 -0.060854 -0.825521 1.028858 1.958980 0.370644 2.041895 -0.853512
wb_dma_de/wire_de_txsz 3.765653 0.854494 -0.096187 -0.490300 2.463340 -0.101082 -2.027217 2.954831 1.225690 0.829170 -3.378211 -1.600007 1.488578 -2.370364 0.451921 1.915157 1.197672 -3.299027 -0.425265 -1.271505
wb_dma_rf/input_de_adr1 -1.772423 -0.801928 0.944992 1.043073 0.701062 -0.190415 1.673292 -0.531455 1.347450 0.856364 0.723310 0.054247 1.518534 -2.083183 -0.589222 -0.422789 1.252322 -0.346626 -0.077245 -1.375796
wb_dma_rf/input_de_adr0 -4.402041 0.003629 -2.135686 -4.493863 -2.721651 -1.379951 -1.540712 0.194052 -1.629999 1.673774 -2.260640 -1.371361 -4.488583 1.406187 0.279970 -1.085385 -1.687168 -0.721042 -4.084203 -1.602949
wb_dma_de/always_2/if_1 -2.675790 -1.662995 -2.507376 -5.863256 -5.248632 -1.152539 -1.357426 0.871756 -0.208677 1.220554 -2.933757 -0.921319 -1.391797 1.741856 0.789381 0.473994 1.007276 0.865058 -3.451694 -0.925705
wb_dma_ch_sel/assign_102_valid 3.739972 1.668298 -0.120705 -3.006820 -0.426928 0.530159 -1.629862 1.593363 -0.389196 0.620150 -2.194185 -0.246022 -0.895195 1.756613 -0.908884 1.129482 1.219850 -1.566089 0.276669 -0.614294
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.767463 -1.824223 -4.504333 -3.294327 -0.749735 -0.579606 2.315550 0.126481 -2.853392 1.867554 -2.213594 -0.553925 3.683733 0.136819 -1.208912 -2.668820 1.427973 2.064094 -1.027042 -0.252442
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.137047 1.725272 0.452740 -2.043138 -0.980859 2.440012 0.444171 -2.246680 -0.282796 -0.881386 1.086518 0.833855 -1.367258 -1.593809 -0.981299 0.003111 2.478709 0.363831 0.270236 -1.771852
wb_dma_wb_mast/assign_4_mast_err 3.810006 1.239036 -1.391445 -3.138525 0.156105 0.373981 -1.036787 1.605955 -1.133460 -1.477672 0.203711 2.659516 -0.063935 0.931209 -0.198042 -0.984579 1.760803 0.709034 2.120002 -1.205127
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.570851 2.109246 0.663605 -3.434019 -2.096950 0.678988 -0.284789 -2.098636 0.553921 -0.981283 1.547510 1.228384 -1.497650 2.884683 -1.630810 1.580896 2.008299 1.000408 2.032088 -0.883146
wb_dma_ch_rf/always_2/if_1 0.319488 1.703209 1.804566 0.113002 0.871029 1.316447 2.505618 -4.222098 0.465864 2.497843 -0.688602 2.738244 0.026262 -2.399549 -2.335818 0.436684 2.019021 0.781251 1.103022 -1.068206
wb_dma/input_wb1_err_i 3.624334 1.299077 -1.529305 -3.191846 0.034820 0.356183 -1.082455 1.310175 -1.218132 -1.439586 0.160871 2.711642 -0.091596 0.722421 -0.211194 -0.972403 1.731225 0.777962 1.983464 -1.137972
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.223774 0.514295 0.386199 -0.315106 -1.046854 1.475771 2.511880 2.932370 -0.787042 -1.254292 0.389047 -2.059359 2.022847 -0.909719 -1.395505 -1.911492 3.068099 -0.831232 -1.458917 -1.029126
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.081461 2.090189 0.203368 -1.370932 -0.484633 -0.228915 -1.220917 1.761665 -1.045959 -0.701109 -0.890301 -1.524565 1.217868 1.852542 -0.824371 0.530399 1.729934 -2.262144 -0.159328 0.759407
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.362067 0.486768 -1.116133 -2.772092 -0.903940 -0.201000 -0.243714 3.793910 -1.694056 -0.643850 -1.164380 -0.437489 0.516330 3.365620 -0.512926 -0.518739 1.968819 -0.133760 0.299221 -1.032049
wb_dma_ch_sel/assign_121_valid 3.569543 1.640689 -0.054328 -2.876474 -0.458319 0.442940 -1.628497 1.668269 -0.363017 0.605876 -2.099041 -0.410756 -0.900849 1.885253 -0.851940 1.163354 1.107484 -1.565199 0.200748 -0.604821
wb_dma_ch_sel/assign_4_pri1 1.138374 -0.168005 -0.150398 0.971192 2.427412 0.407707 -0.483633 -0.014200 1.004592 -0.783365 1.144638 2.334998 -0.678808 -2.618951 0.685122 -0.120137 -0.846426 0.482625 1.015348 -1.779421
wb_dma_de/always_2/if_1/cond 0.818530 -0.416215 -0.752020 -2.391663 -3.000734 -1.463912 -0.740087 0.209921 1.817072 -1.419250 0.032615 -0.204686 0.004663 2.537919 0.380563 3.264750 0.779370 1.976876 0.058611 -0.810014
wb_dma_ch_rf/reg_ch_csr_r -3.970595 0.934889 -3.014870 0.157522 -1.265407 -1.965981 0.188047 -0.448908 -2.130258 3.978620 -0.898529 2.321422 3.378474 -0.399731 -2.105974 -0.765507 -0.160517 0.753980 0.395046 -0.565669
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.756892 0.779966 -0.344452 -0.585476 1.087622 0.591862 -0.850343 -2.017855 0.496387 -0.818420 1.254237 3.211031 -0.531680 -2.320385 0.338392 -0.528720 -0.087347 0.759849 1.930734 -0.167701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.476906 -0.113989 -1.517319 -0.694057 -1.209979 -0.201590 1.691329 5.755330 -2.747644 -2.316810 -0.335551 -0.939801 3.134508 3.265762 -0.387751 -2.340572 2.150346 1.011379 0.079047 0.682844
wb_dma_wb_if/wire_slv_we -2.141654 -1.325659 -3.080217 -3.061944 0.183349 -0.945485 1.994165 -3.265459 -1.642135 -1.852779 -2.260245 -2.837214 1.362294 -2.492464 0.717746 -3.351510 1.110754 1.480168 -4.340303 1.777312
wb_dma_de/assign_70_de_adr1 -1.749194 -0.768195 0.876256 1.005201 0.630009 -0.197118 1.595832 -0.433818 1.247674 0.817586 0.657292 -0.021068 1.444103 -1.921412 -0.517648 -0.416016 1.158870 -0.302768 -0.147165 -1.225318
wb_dma_ch_sel/always_38/case_1/stmt_4 2.875435 1.332624 0.692998 -1.657482 -0.018039 1.310421 -0.286973 -1.870854 0.459877 -0.006261 0.432985 1.921461 -0.315584 -0.103072 -0.807600 0.964992 1.944738 0.396024 1.993240 -0.758344
wb_dma_ch_sel/reg_ch_sel_r -2.884049 0.026871 -2.134919 -5.295619 -1.787476 -2.328182 0.965372 1.272844 2.779243 1.917654 -4.688791 -0.240552 -1.207683 -2.402885 -0.755065 -1.304907 -1.799145 0.163301 -4.035554 -0.142671
wb_dma_ch_sel/always_38/case_1/stmt_1 1.819106 2.568090 0.177113 -0.163211 -2.147791 -3.875988 -2.997128 0.687040 1.165714 -0.755230 -1.369021 -0.693987 3.149903 -0.399438 0.422417 3.727657 1.126598 -2.333873 1.058991 1.784294
wb_dma_ch_sel/always_38/case_1/stmt_3 2.838898 1.343585 0.684353 -1.649596 -0.045421 1.311674 -0.257124 -1.923827 0.458082 -0.013649 0.452389 1.911042 -0.354442 -0.089691 -0.826520 0.959207 1.932898 0.373066 1.978679 -0.810590
wb_dma_ch_sel/always_38/case_1/stmt_2 1.550395 0.816642 -0.362392 -0.495974 1.056188 0.526322 -0.876193 -2.175839 0.469134 -0.806261 1.309688 3.144760 -0.545577 -2.360341 0.316673 -0.581395 -0.221120 0.781544 1.850706 -0.016093
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.393301 -0.508372 -1.063685 1.156473 1.108550 -0.832236 -0.584520 -0.278469 0.033936 -0.831173 0.829606 1.252126 -0.229596 -2.422100 1.194911 -1.615668 -2.235086 0.408989 -0.172689 0.774374
wb_dma_ch_pri_enc/wire_pri30_out 1.546957 0.722810 -0.373457 -0.418386 1.185376 0.496613 -0.862587 -2.028216 0.483952 -0.877921 1.308370 3.130833 -0.551805 -2.462729 0.412937 -0.595920 -0.323782 0.787103 1.820632 -0.140869
wb_dma_ch_sel/reg_ch_sel_d -0.830703 0.528436 -1.713329 -2.080234 -2.787886 0.125300 4.531143 1.511268 -0.843121 -1.678268 -0.732670 2.940966 3.283289 -2.694110 -1.667727 -2.170878 4.226493 4.026438 -1.047759 -1.789032
wb_dma_ch_rf/assign_14_ch_adr0_we -3.810848 -0.829066 -1.944620 -5.593578 -4.648746 -0.237155 -0.644868 0.439413 -1.564088 1.791076 -2.077065 -1.362720 -2.504061 2.194898 -0.188656 -1.798204 0.385479 -0.174116 -3.532150 -0.367178
wb_dma_rf/wire_ch1_csr -0.629885 -0.285758 -2.698575 1.760856 -2.444270 1.703298 -1.361960 -1.606902 -3.541167 1.843035 -3.187408 -1.866998 1.850925 -0.482198 0.958512 1.302168 -1.063148 0.675394 -1.937388 4.390819
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.910486 -3.258370 -0.186790 -1.097484 -3.761903 0.598720 1.215078 -0.928969 3.095869 0.353475 0.547691 -1.406927 4.891749 -0.468236 0.134620 1.804749 3.951402 1.630226 -0.112573 0.581923
wb_dma_rf/wire_pause_req -1.720021 4.733693 -1.150651 -1.394218 0.764978 -3.857472 0.105422 -0.267551 -0.398943 1.195037 -3.053255 1.960062 -2.366855 -2.483101 -2.283867 -1.697934 -4.412828 -1.191350 -1.795646 1.025565
wb_dma_ch_sel/assign_95_valid 1.224841 -2.397698 -4.123758 -2.263258 -3.286737 -0.302211 -4.303297 1.121050 -1.859497 1.287771 -2.128586 -2.818558 4.942874 2.027394 1.713681 1.655831 1.804077 -1.102469 0.259826 2.584090
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.583532 -0.400241 1.732670 0.741586 1.830742 0.958446 1.679755 -0.237193 2.151034 0.857502 0.870508 0.901607 0.984149 -2.122322 -1.049318 0.994001 2.498012 -0.283954 0.913456 -3.702216
wb_dma_ch_rf/reg_ch_stop 3.613801 1.215747 -1.481460 -3.179321 0.063758 0.233578 -1.072968 1.652422 -1.176857 -1.507805 0.185750 2.557423 -0.080226 0.974579 -0.138814 -1.077925 1.601276 0.706872 1.996509 -1.018042
wb_dma_ch_sel/assign_146_req_p0 3.337877 2.153508 0.186817 -1.555356 -0.439168 -0.178884 -1.222466 1.901436 -1.146426 -0.729470 -0.927707 -1.451066 1.223908 1.977249 -0.887687 0.498078 1.872882 -2.299738 -0.064688 0.684048
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.209031 0.596613 0.241058 1.390651 0.011197 -0.662193 0.384730 0.316253 -0.807182 -1.363407 1.152188 -1.092835 2.208010 0.110619 -0.001909 -0.640294 0.774750 -0.718503 -0.240430 1.295449
wb_dma_de/input_dma_abort 3.679024 1.266199 -1.474554 -3.222653 0.064893 0.275630 -1.115304 1.486334 -1.115065 -1.551630 0.213328 2.688362 -0.160428 0.958092 -0.158077 -1.059948 1.588148 0.735699 2.064327 -0.996359
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.712316 0.832928 -0.347816 -0.536714 1.131697 0.583928 -0.905509 -2.265415 0.500734 -0.856543 1.344985 3.289155 -0.569492 -2.461458 0.307248 -0.583450 -0.173674 0.811624 1.972292 -0.097448
wb_dma_de/input_adr1 -0.133919 0.545899 0.232502 1.272798 -0.009389 -0.651795 0.331869 0.332222 -0.743646 -1.339719 1.171999 -1.063172 2.103477 0.182301 0.017014 -0.615207 0.774727 -0.726033 -0.194778 1.237326
wb_dma_de/input_adr0 -3.618097 1.439031 -0.290940 -5.884445 -6.512417 -0.370000 1.487683 -0.768387 -0.969702 -0.848017 -0.062615 -2.067021 -1.639377 1.317421 -1.684231 -2.023030 3.251827 -0.031499 -2.767225 0.143834
wb_dma_ch_arb/reg_next_state -0.708769 0.543138 -1.750049 -2.178234 -2.891310 0.185583 4.590478 1.687802 -1.012130 -1.622992 -0.799063 2.882410 3.607429 -2.552541 -1.780928 -2.358166 4.468220 3.940853 -1.007339 -1.552315
wb_dma_wb_mast/input_wb_err_i 3.686506 1.185172 -1.421604 -3.062943 0.279307 0.264487 -1.066012 1.629640 -1.111218 -1.531416 0.216847 2.706875 -0.096832 0.794640 -0.079635 -1.102919 1.563784 0.673471 2.058551 -1.081773
wb_dma_wb_if/wire_wbs_data_o 0.869996 -0.920846 0.418454 1.084545 1.347190 1.440985 0.865893 -1.004336 -1.474353 0.510507 0.660363 1.894547 -0.177632 1.784100 0.196416 -1.905788 -0.365474 1.585005 1.492816 1.878515
wb_dma_de/assign_73_dma_busy -0.438923 2.603548 -0.016804 -1.841724 2.116093 -2.022056 0.738455 0.938184 3.285673 0.495851 -2.610555 -1.303679 -1.728245 -3.234670 -1.900113 0.283553 -2.595962 -2.148833 -3.465907 -1.840044
wb_dma_de/always_22/if_1 -2.249697 1.476257 -1.629010 -0.510661 0.473133 -4.408279 0.312641 -0.161367 -1.020867 3.690019 -3.209033 1.956802 2.179050 0.195319 -2.111259 -0.940345 -1.743677 -0.629522 -0.210233 0.931747
wb_dma_rf/wire_ch2_csr -0.404442 -0.258925 -2.815629 1.653572 -2.376444 1.686811 -1.570144 -1.661032 -3.535765 1.871690 -3.147615 -1.858994 2.074198 -0.297654 0.971226 1.339350 -0.927835 0.624671 -1.701481 4.462470
wb_dma_de/input_de_start 0.897429 1.985744 -0.817035 0.879642 -1.145797 -4.553980 -3.722900 0.655663 1.216243 -1.566469 -0.531699 0.360438 3.045501 -2.278214 1.545910 2.465686 -0.797440 -2.068243 1.040718 2.474732
wb_dma_pri_enc_sub/always_3/if_1 1.733538 0.787372 -0.350079 -0.491267 1.189008 0.578617 -0.909977 -2.061104 0.583139 -0.886578 1.365831 3.258022 -0.564455 -2.413001 0.351684 -0.562469 -0.227133 0.790452 1.956118 -0.178121
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.850319 -0.306439 0.848394 0.829995 1.423229 -0.956159 -1.605396 2.507964 0.946883 0.399217 -1.391856 -1.927148 -0.711181 0.599696 0.845304 0.004593 -2.496364 -2.703494 -0.951267 1.704471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.437887 -0.073629 -1.587419 -0.547071 -1.122963 -0.217253 1.692891 5.644836 -2.872676 -2.185819 -0.399818 -0.911882 3.165587 3.034215 -0.374508 -2.306318 2.150006 0.949351 0.067047 0.643100
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.139183 0.543824 0.286037 -0.304655 -0.944816 1.448075 2.510518 2.936503 -0.848002 -1.244619 0.352671 -1.827931 2.096078 -1.055320 -1.372919 -2.071263 3.087240 -0.787596 -1.375810 -0.947967
wb_dma_ch_rf/always_25/if_1/if_1 -0.233199 -0.513671 -1.136879 0.013445 -1.573020 -1.263518 -0.242532 -0.125083 0.894977 -1.891841 -2.056982 -0.074845 0.371586 -2.343327 2.242571 2.668223 0.280441 2.061175 -2.328624 -0.143427
wb_dma_ch_sel/assign_98_valid/expr_1 -1.622539 -0.936803 -2.954714 -2.945668 -3.691165 -0.345709 -1.581763 0.469091 -1.549716 2.035862 -2.140867 -3.639978 4.552555 -0.054802 -0.552895 1.167371 4.264930 -1.912037 -1.821532 -0.899275
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -4.101294 1.166397 -2.852685 0.310896 -1.368424 -1.954946 -0.198552 -0.531457 -1.655665 4.625267 -1.748012 1.181611 3.068862 -0.740678 -2.364508 -0.303519 -1.011770 -0.232620 -0.648966 0.007014
wb_dma_ch_sel/reg_pointer 0.118088 1.694203 1.771673 0.088136 0.781574 1.248134 2.512546 -4.202076 0.451487 2.433625 -0.658060 2.647290 0.049390 -2.458152 -2.281632 0.411972 1.989524 0.783234 1.000039 -1.079894
wb_dma_wb_if/input_wb_err_i 3.591790 1.319763 -1.604161 -3.214758 0.125608 0.257825 -1.119115 1.495096 -1.243428 -1.499892 0.089795 2.746042 -0.065524 0.656052 -0.174236 -1.144356 1.569269 0.731964 1.987062 -1.059259
wb_dma_rf/input_de_csr 2.188651 2.560132 0.920166 -0.987199 0.245617 1.604611 0.927516 -3.883982 -0.781499 1.637861 -1.337697 2.911331 -1.487800 -0.519832 -1.807995 0.924796 0.900307 1.192972 1.316540 0.074308
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.183035 -0.478580 -1.104852 1.083104 1.108273 -0.751665 -0.615344 -0.189549 -0.016927 -0.850865 0.831263 1.338318 -0.195501 -2.313415 1.158349 -1.593461 -2.104894 0.396845 -0.119892 0.759969
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.015359 0.359236 -0.884892 0.547508 -0.678235 0.579148 0.447580 -2.244324 -1.271276 -0.244494 -0.242890 -1.637999 0.019068 -1.674762 -0.201443 -0.246745 0.331539 0.098774 -2.260629 0.228513
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.551435 0.784967 -0.416722 -0.542185 1.050790 0.546402 -0.873259 -2.023722 0.416928 -0.806755 1.218748 3.115444 -0.516967 -2.329738 0.351265 -0.603607 -0.158735 0.748573 1.819305 -0.063964
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.293696 -0.501612 -1.118054 1.123881 1.114047 -0.774639 -0.576278 -0.258617 -0.004045 -0.822446 0.840324 1.303847 -0.210476 -2.361068 1.211277 -1.602654 -2.167985 0.409779 -0.139038 0.773450
wb_dma_ch_rf/input_de_adr0_we -0.392715 0.834129 -0.026620 -1.799973 -2.086737 -0.649830 -0.017004 -0.269071 0.044704 -1.014275 1.162497 -0.698730 -1.233119 3.059392 -0.787012 0.584141 0.014295 0.667463 0.049183 0.044316
wb_dma_ch_sel/assign_161_req_p1 -1.282591 -0.534948 -1.095165 1.133311 1.118011 -0.800581 -0.590479 -0.227617 0.000619 -0.832704 0.813871 1.274560 -0.209358 -2.341284 1.205024 -1.612907 -2.188133 0.419135 -0.129492 0.744835
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -4.305091 0.779134 -2.928097 0.167380 -1.589731 -1.952862 0.430549 -0.380552 -1.942860 3.973921 -0.719828 2.188638 3.380180 -0.321482 -2.107323 -0.718368 -0.005182 0.847347 0.368872 -0.749013
wb_dma_ch_sel/assign_129_req_p0 2.862582 -0.762193 -0.214726 2.246774 2.470254 0.865465 0.637995 6.316494 -1.036207 -0.123308 -2.454632 -1.344807 2.846092 -0.766034 0.375604 -0.842013 0.682826 -1.525338 -0.792127 -0.402298
wb_dma_de/wire_de_ack 1.790460 4.076503 0.620178 -3.070387 -1.936484 -0.278535 0.170604 -4.784132 0.566826 -0.154194 -0.336295 1.030137 -1.169199 0.931591 -2.033961 2.223024 1.350329 0.836359 1.423311 1.174113
wb_dma_ch_arb -1.263160 0.390417 -1.295788 -1.287233 -2.511348 -0.061211 3.465086 1.885834 -0.184800 -0.709229 -1.765466 1.169024 2.625167 -3.110598 -1.458010 -1.659243 2.505113 2.164239 -2.401631 -0.716687
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.014400 1.705738 0.399308 -2.057734 -1.044555 2.387858 0.395309 -2.183119 -0.316722 -0.932509 1.034035 0.686698 -1.423678 -1.550423 -0.955757 0.022230 2.416227 0.305568 0.145908 -1.708350
wb_dma_pri_enc_sub/always_3/if_1/cond -1.234869 -0.464910 -1.064867 1.142322 1.179973 -0.789358 -0.641922 -0.234809 0.030152 -0.858938 0.868964 1.346794 -0.237737 -2.356311 1.166500 -1.584164 -2.138501 0.411162 -0.093996 0.722464
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.619409 -0.476860 1.869456 0.861698 1.912432 0.933759 1.766687 -0.157420 2.298341 0.884192 0.993349 0.933100 1.142868 -2.222049 -1.088158 1.023927 2.627707 -0.328025 1.036157 -3.864408
wb_dma/wire_de_txsz_we 4.835830 -0.101759 1.720948 -0.041432 3.035595 0.091111 -1.923099 4.196370 1.525748 0.088129 -1.094141 -0.861188 -0.372707 1.856620 0.372630 0.674553 -0.597345 -3.169652 1.113757 -0.292311
wb_dma_ch_pri_enc/wire_pri16_out 1.483654 0.796299 -0.414353 -0.507905 1.030802 0.506507 -0.891315 -2.124061 0.455097 -0.860136 1.302118 3.119816 -0.529551 -2.440679 0.356471 -0.664137 -0.277728 0.761182 1.814798 0.005807
wb_dma_ch_pri_enc 1.604722 0.795576 -0.408176 -0.613771 0.974743 0.549653 -0.868993 -2.106310 0.437487 -0.842899 1.291511 3.111854 -0.526597 -2.311611 0.312097 -0.619121 -0.156165 0.769761 1.844425 -0.019124
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.455580 0.360690 0.903421 -0.265551 1.256453 1.191624 0.125428 0.236619 0.955720 0.042949 0.225145 1.033705 -0.418485 -0.217599 -0.508221 1.451813 1.376521 0.065934 1.129450 -2.524671
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.694848 -0.473263 -1.251838 -0.116531 3.395958 0.786063 -0.708968 3.942768 -0.794234 -0.473819 -1.147526 2.424201 1.009072 -2.097727 0.896389 -1.231073 1.107312 -0.240165 1.172573 -2.752074
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.510306 -0.111528 -1.589061 -0.575606 -1.105852 -0.151863 1.734607 5.787046 -2.833641 -2.270211 -0.428108 -0.942478 3.176331 3.114122 -0.364185 -2.335168 2.197524 1.008947 0.084915 0.616194
wb_dma_ch_pri_enc/wire_pri7_out 1.521716 0.774752 -0.332081 -0.429893 1.095095 0.522801 -0.871337 -2.171358 0.529004 -0.874432 1.366355 3.165086 -0.576552 -2.382319 0.367780 -0.609965 -0.318040 0.764468 1.853178 -0.017618
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.770202 3.088320 0.508557 -3.927162 -2.253179 -0.527697 -1.147061 -3.105212 1.942287 -1.887087 1.647157 0.076060 -0.116648 1.508759 -1.233140 2.490201 2.505734 0.021634 2.361279 0.274015
wb_dma_wb_if/wire_mast_err 3.550670 1.270081 -1.520083 -3.110698 0.130578 0.309987 -1.094790 1.415203 -1.185887 -1.495812 0.188245 2.734514 -0.092705 0.744760 -0.137645 -1.075762 1.594822 0.727663 2.000849 -1.046095
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.274325 0.994050 0.681770 -0.857519 1.724509 -0.297327 -0.730194 0.283328 2.085069 1.474950 -2.193910 -0.820848 3.035733 -3.888060 -0.375166 0.878227 2.829174 -3.302857 0.440262 -0.568946
wb_dma_wb_if/input_wb_cyc_i -2.296200 1.574977 -1.618920 2.587379 -0.366040 0.255217 2.441691 2.802238 -5.263503 -1.385126 -1.931081 -2.544477 0.765511 -1.283931 -0.458399 -4.070046 -0.919678 0.338903 -2.534824 2.738928
wb_dma_ch_sel/assign_97_valid 1.643684 -1.940791 -3.237283 -2.660727 -4.203687 0.126689 -3.545962 1.203575 -2.022910 1.963833 -3.012401 -4.140816 5.253273 3.436830 0.857416 2.836775 3.497181 -1.463443 -0.005925 2.182649
wb_dma/wire_mast0_drdy 0.441353 2.961676 -2.910756 0.175140 -0.274646 0.787356 -2.952716 -3.305748 -3.537735 1.223696 -0.106953 -0.747645 0.902302 -1.801453 -1.593075 1.410896 0.619703 -1.742758 0.092888 -0.883173
wb_dma_ch_pri_enc/wire_pri8_out 1.627806 0.783268 -0.388673 -0.557838 1.073642 0.538949 -0.922332 -2.087651 0.475874 -0.867803 1.321523 3.221009 -0.567306 -2.385388 0.349513 -0.622342 -0.211234 0.795551 1.880758 -0.031798
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.529129 0.729135 -0.416255 -0.484641 1.113240 0.488409 -0.911560 -2.071958 0.467590 -0.921362 1.375745 3.219448 -0.572497 -2.413540 0.411442 -0.712911 -0.343055 0.749571 1.872237 0.031035
wb_dma_wb_if/wire_pt_sel_o -2.927071 0.175250 -2.635589 2.946238 -1.797541 1.648042 1.385706 0.430918 -4.166510 0.391996 -2.103735 0.352351 0.333883 -4.749298 -0.094187 -4.082191 -1.441416 2.230303 -2.466988 2.639178
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.245619 -0.531446 -1.100838 1.134458 1.199272 -0.790509 -0.614842 -0.264901 0.036502 -0.892919 0.897765 1.381476 -0.250880 -2.373420 1.208349 -1.611086 -2.217776 0.413048 -0.062294 0.709178
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.960539 1.758257 0.389251 -2.002206 -1.069302 2.403617 0.452032 -2.297595 -0.369337 -0.840824 0.986713 0.669336 -1.381098 -1.700611 -0.965727 -0.044121 2.432890 0.303871 0.049215 -1.689928
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.623625 0.792391 -0.423241 -0.583475 1.037186 0.524176 -0.898455 -2.067452 0.463448 -0.892613 1.316476 3.206191 -0.509159 -2.346078 0.345189 -0.666092 -0.189386 0.771495 1.936313 0.028998
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.860545 -0.140858 1.185917 2.293833 0.641126 -0.833478 1.962479 -0.194193 0.483667 -0.575763 1.937644 -1.099185 3.616925 -1.759158 -0.598531 -1.004121 2.009374 -1.072619 -0.295700 -0.008006
wb_dma_ch_pri_enc/wire_pri22_out 1.574150 0.785576 -0.392197 -0.491438 1.080094 0.524466 -0.888121 -2.140924 0.518460 -0.845559 1.307035 3.158736 -0.567901 -2.448788 0.375038 -0.582004 -0.208222 0.767449 1.857886 -0.076956
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.884441 1.745801 0.409673 -2.055448 -1.143427 2.407854 0.432917 -2.419758 -0.338789 -0.848481 1.061213 0.683871 -1.443205 -1.618676 -0.988824 -0.017729 2.402764 0.355442 0.081450 -1.650064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.351981 0.437420 -1.165531 -2.706972 -0.844475 -0.113683 -0.272521 3.815709 -1.663797 -0.644195 -1.225201 -0.382196 0.535310 3.164747 -0.516046 -0.436250 2.038660 -0.073133 0.278014 -1.194767
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.379300 2.103079 0.238821 -1.525334 -0.414713 -0.083530 -1.182330 1.769839 -1.031021 -0.631676 -0.890524 -1.313170 1.249977 1.832476 -0.879722 0.600619 1.935642 -2.192863 0.055543 0.480253
wb_dma_ch_sel/assign_135_req_p0 3.368808 2.126126 0.170728 -1.447463 -0.387962 -0.091140 -1.145518 1.938565 -1.162019 -0.748095 -0.944761 -1.451953 1.342016 1.892180 -0.869600 0.505680 1.955559 -2.258471 -0.052451 0.628200
wb_dma_ch_sel/wire_gnt_p0_d 0.038212 1.029348 -0.770272 -2.971451 -3.907319 0.716357 5.032348 1.700844 -0.854706 -0.968029 -1.606544 1.519857 3.539081 -0.819048 -2.629824 -0.829519 6.068243 3.530952 -1.242057 -2.160643
wb_dma_de/assign_20_adr0_cnt_next 0.538000 -1.584054 -1.391158 -0.411515 1.186872 0.927764 -1.512597 0.052642 -0.879813 2.218532 -0.097296 0.840515 -0.330002 2.915896 -0.299484 -0.465539 -1.897041 0.408150 0.346242 -0.019220
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.530722 0.900679 -1.242583 2.206005 -2.098598 1.230160 0.216796 -0.193701 -2.743491 0.952092 -1.674420 -1.023449 -0.362829 -4.420228 -0.675168 -1.484923 -0.369591 0.138551 -2.451547 0.230101
wb_dma_ch_sel/assign_153_req_p0 3.258400 2.111110 0.164786 -1.527518 -0.512684 -0.177907 -1.171165 1.884582 -1.134360 -0.722368 -0.930259 -1.456472 1.186020 1.979192 -0.884514 0.566307 1.866345 -2.232118 -0.077851 0.604741
wb_dma_de/assign_82_rd_ack/expr_1 3.169379 0.375810 -0.986593 -0.150971 2.869006 0.466536 -2.323631 1.787525 -0.292795 0.787093 -2.405682 1.598891 0.002806 -3.239439 0.943330 -0.764717 -0.882031 -1.894166 0.179205 -0.110812
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.495823 1.150637 -1.057645 -1.889881 0.672018 -0.318517 -2.256840 1.542839 -0.304188 -0.251473 -1.250723 0.888740 -1.159715 -0.215437 0.246617 -0.393741 -1.007350 -1.218665 0.188201 0.184681
wb_dma_de/reg_de_csr_we 5.016243 1.168980 0.417835 -0.510238 2.563202 3.314085 1.645327 -0.967619 -3.712214 2.274517 -2.588330 4.592429 -0.151614 1.618363 -1.252701 -1.937668 2.101085 2.035442 2.744523 0.907446
wb_dma/wire_wb0_ack_o -2.317182 3.563375 -1.340034 1.654629 1.884980 -0.826928 1.035480 -1.091723 -2.317643 -0.731539 -0.984113 -0.614197 0.552796 -2.263168 -0.093395 -0.391809 -0.572121 -0.523765 -2.255858 0.353603
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.798206 1.312230 0.718015 -1.670413 -0.086332 1.317707 -0.267470 -1.901501 0.436037 0.003061 0.470154 1.885342 -0.338756 -0.034787 -0.841534 0.954170 1.917364 0.385287 1.984043 -0.750823
wb_dma_ch_pri_enc/wire_pri23_out 1.568896 0.778854 -0.464951 -0.536677 1.050943 0.476739 -0.878749 -2.114960 0.440002 -0.867006 1.326498 3.213401 -0.493123 -2.436812 0.408863 -0.711404 -0.252649 0.812695 1.862428 0.043477
wb_dma_ch_sel/assign_103_valid 3.770285 1.669247 -0.070385 -3.018447 -0.508517 0.485307 -1.653124 1.688929 -0.401450 0.566449 -2.117714 -0.368326 -0.870878 1.969163 -0.903034 1.157214 1.253166 -1.540783 0.293131 -0.628429
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.383997 0.733733 0.331836 -0.530690 -1.484740 -1.231769 -1.221167 -0.204465 0.859892 0.230667 -0.297908 -2.376657 -2.222337 1.871176 -0.309315 1.248083 -2.518120 -1.287075 -1.778460 1.218715
wb_dma_rf/wire_ch1_txsz -0.745669 0.463785 -1.256109 -0.385184 -0.175304 -0.621349 -0.965622 -2.322481 -0.477843 -0.866574 1.040064 2.162836 -0.110362 -2.055359 0.790853 -2.013355 -1.487242 0.706179 0.772149 2.432985
wb_dma_de/always_23/block_1/stmt_13 0.513829 1.218161 -0.835090 -3.035780 -3.914351 -2.979218 -3.132961 -2.796550 3.449545 -1.050641 -1.199843 -1.968121 0.505260 0.288744 0.855124 4.377493 -0.555315 -0.375462 -0.616128 3.055567
wb_dma_de/always_23/block_1/stmt_14 -0.579347 -1.834861 0.443306 -1.453327 3.878870 -1.875261 -1.408268 5.105321 0.639955 5.421679 -5.953357 0.511610 -2.124434 -1.833790 0.562130 -0.450712 -0.913658 -4.247370 -2.555500 -4.951569
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.094209 -0.491515 -0.018896 0.876936 3.302666 0.189273 -0.618714 1.199597 0.962223 1.575144 -1.467826 1.405010 1.424838 -4.834951 0.392137 -1.340374 0.238658 -2.180271 0.097617 -1.146337
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.354538 0.750838 -0.013477 -1.647053 -1.937610 -0.593049 0.014887 -0.178468 0.070018 -0.969422 1.061732 -0.668841 -1.101376 2.825538 -0.723980 0.550586 0.018729 0.588806 0.059807 0.010214
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.143093 0.514301 0.250839 1.308937 0.011887 -0.627613 0.362172 0.331129 -0.724294 -1.355574 1.171958 -1.075188 2.118085 0.186526 -0.003381 -0.570850 0.777650 -0.722936 -0.191900 1.197677
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.169441 0.905517 -0.034645 -1.318072 1.570284 1.113013 -1.712581 1.879748 -0.442149 1.609005 -3.223669 0.308834 0.249268 -0.956537 -0.181024 0.647366 1.172508 -2.243343 0.247096 -0.614012
wb_dma_ch_rf/input_ch_sel -0.965502 4.921467 0.262250 -3.632595 -0.269509 -2.127536 1.595652 -2.729734 1.823856 1.052902 -2.790963 -0.081159 -4.034119 -0.339406 -3.612342 0.415287 -3.232174 -0.358260 -2.979132 0.320430
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.804327 -0.825426 0.934231 1.026598 0.702491 -0.212380 1.674811 -0.471535 1.343253 0.835234 0.750661 -0.024200 1.533555 -2.020685 -0.569116 -0.416076 1.264395 -0.332713 -0.136373 -1.332322
wb_dma_wb_if/wire_wb_addr_o -0.486102 -0.738193 -0.424103 2.037489 -0.254933 0.060852 2.020641 2.663421 -1.208333 -1.762877 0.797618 -0.595443 2.828817 0.434669 0.195292 -2.018206 0.361835 1.118769 -0.033915 1.742638
wb_dma_ch_rf/wire_ch_txsz_we 2.377025 1.021951 0.743400 -0.868630 1.736506 -0.280887 -0.766259 0.227133 2.099299 1.399013 -2.118560 -0.750141 2.888014 -3.776731 -0.390536 0.945723 2.776350 -3.247621 0.521113 -0.597773
wb_dma_de/assign_70_de_adr1/expr_1 -1.815633 -0.786457 0.893704 1.040468 0.664059 -0.224406 1.554477 -0.513087 1.255773 0.849440 0.677329 -0.057288 1.436066 -1.973662 -0.536890 -0.429489 1.128202 -0.383888 -0.193418 -1.197476
wb_dma_ch_sel/assign_116_valid 3.588718 1.659680 -0.146640 -3.067576 -0.616045 0.465363 -1.617344 1.677590 -0.496593 0.626489 -2.202990 -0.404787 -0.782953 1.976762 -0.945512 1.050249 1.226652 -1.574723 0.185533 -0.501138
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.760664 3.055125 0.437624 -3.951667 -2.344325 -0.533491 -1.118243 -3.053464 1.824530 -1.856422 1.549593 0.159215 -0.108575 1.550752 -1.217547 2.386010 2.520164 0.065737 2.290772 0.322314
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.481214 -1.587440 -1.320382 -0.416410 1.077536 0.899061 -1.469323 0.058662 -0.811884 2.179850 -0.125417 0.841445 -0.401360 2.844143 -0.287827 -0.482222 -1.852374 0.359903 0.353773 0.007940
wb_dma_wb_mast/wire_wb_addr_o -0.253509 -0.777826 -0.408954 1.978469 -0.175939 0.099873 1.952649 2.796975 -1.211847 -1.807693 0.876235 -0.551263 2.911585 0.519507 0.201087 -2.002669 0.431567 1.104661 0.079437 1.687080
wb_dma_ch_rf/reg_ch_csr_r2 3.944639 -0.500730 -1.222724 -0.170124 3.475089 0.782999 -0.791311 4.100363 -0.738571 -0.555698 -1.075170 2.515790 1.037729 -1.923603 0.929682 -1.211049 1.119175 -0.278485 1.342617 -2.802436
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.143789 -0.502535 -1.136058 -0.017252 -1.550408 -1.228467 -0.273599 -0.024320 0.810519 -1.774502 -2.032285 -0.033039 0.395145 -2.161027 2.142185 2.478343 0.323236 1.998610 -2.145998 -0.084658
wb_dma_ch_sel/assign_11_pri3 2.377337 0.381576 0.877252 -0.224863 1.202275 1.179839 0.108726 0.242506 0.940795 0.033372 0.217778 1.002652 -0.416397 -0.263850 -0.489802 1.432613 1.353688 0.044300 1.080893 -2.454725
wb_dma_de -3.089152 1.363698 -2.033848 -0.893504 -0.858660 -2.706124 0.131505 -0.908887 -1.097773 2.643040 -2.038912 0.326381 1.887596 -0.887302 -1.869017 -1.165047 -0.977721 -0.682309 -1.454498 0.753284
wb_dma_wb_slv/wire_wb_data_o -5.530654 -2.414303 -0.909331 0.813648 0.487262 -2.410475 2.543294 3.904312 -0.783230 1.453453 -0.600635 -1.749634 0.514323 0.533950 -0.176373 -2.402812 -2.704345 -0.343144 -0.932839 -0.839148
wb_dma_inc30r/always_1/stmt_1 -1.657963 -5.637919 -1.269199 -0.466932 -3.439146 0.499414 1.701840 2.698708 2.821855 0.812708 -1.921750 -0.990825 4.468618 -1.102293 2.177943 1.237216 2.381697 2.854555 -0.932627 0.377334
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.260718 -0.444317 -1.015040 1.120719 1.100433 -0.775681 -0.585343 -0.324013 0.053681 -0.796796 0.847138 1.288368 -0.268990 -2.345175 1.177018 -1.546153 -2.156695 0.385656 -0.104055 0.775673
wb_dma_ch_sel/assign_127_req_p0 4.992780 0.025034 -0.236174 -1.238963 2.322444 1.565888 -0.150094 4.228849 -0.821270 0.317202 -2.001989 1.211854 1.274774 0.181164 -0.290191 0.333508 3.246919 -0.633702 1.350504 -3.507232
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.646061 0.789910 -0.367571 -0.572836 1.013500 0.553625 -0.883428 -2.114938 0.468625 -0.860973 1.318328 3.189523 -0.542612 -2.326635 0.342999 -0.616879 -0.168052 0.773352 1.875316 -0.032158
wb_dma_ch_sel/assign_94_valid 0.860949 2.053091 -0.952095 0.705871 -1.298069 -4.507767 -3.618802 0.537586 1.141788 -1.624185 -0.522302 0.343051 3.072428 -2.261271 1.480344 2.302198 -0.659993 -1.982846 0.985520 2.512592
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.319362 0.540044 -0.278028 -0.000766 2.708710 -1.041844 -1.432439 0.081594 2.189173 0.469648 -1.215572 0.410649 2.866000 -5.833302 0.724318 -0.532863 0.895863 -2.934264 0.512633 0.192559
wb_dma_ch_pri_enc/wire_pri12_out 1.539047 0.768533 -0.409916 -0.479478 1.068040 0.510426 -0.918809 -2.049320 0.429189 -0.879703 1.307556 3.116828 -0.525956 -2.364259 0.392889 -0.692012 -0.297316 0.734099 1.818934 -0.004037
wb_dma_ch_rf/always_20/if_1/block_1 -3.768157 -0.798351 -2.026169 -5.643025 -4.627799 -0.306050 -0.696573 0.502912 -1.660724 1.759770 -2.125324 -1.361836 -2.514877 2.165014 -0.152197 -1.873338 0.431341 -0.224517 -3.508778 -0.372223
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.020633 1.774049 0.419781 -2.047918 -1.041683 2.443429 0.407640 -2.268197 -0.307821 -0.890670 1.006226 0.718698 -1.423400 -1.618530 -0.977017 0.025376 2.424404 0.310859 0.130462 -1.782640
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.220446 0.475055 -1.368382 -1.475310 2.231467 0.948554 -1.128468 1.838535 -1.210340 -0.576694 -0.859679 3.369737 1.057201 -1.955869 0.551696 -1.602909 1.657140 0.047794 2.112238 -1.136956
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.128354 -0.113837 0.357436 1.279082 0.548198 -0.612316 -1.200260 0.016768 0.824318 1.286283 -1.484594 -1.801312 -0.995232 -1.201047 0.428614 0.656568 -2.562524 -1.960209 -1.880481 1.178688
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.830759 2.509206 0.798273 -0.900529 0.128674 1.451883 0.950115 -3.868509 -0.891631 1.626919 -1.353594 2.728525 -1.396698 -0.627232 -1.747290 0.756459 0.792144 1.157599 1.116636 0.260427
wb_dma_wb_if/input_slv_din -5.552461 -2.380911 -0.727121 0.907515 0.490184 -2.401252 2.446043 3.766340 -0.691878 1.442166 -0.418524 -1.731877 0.370708 0.627912 -0.154938 -2.328920 -2.817765 -0.455702 -0.800033 -0.802313
wb_dma_ch_sel/assign_94_valid/expr_1 1.151771 1.897658 -0.835587 0.748331 -1.058822 -4.470938 -3.668370 0.918680 1.219075 -1.650237 -0.525264 0.484674 3.010322 -2.100439 1.588288 2.412973 -0.697565 -1.929316 1.118915 2.244171
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.209176 0.444262 0.826946 -1.176976 0.723276 -0.844238 -2.473584 1.972331 0.296989 -0.019396 -1.032080 -0.887857 0.042188 2.313264 0.598436 -1.012872 -1.336473 -2.984953 1.019138 3.725346
wb_dma_de/always_21 2.521076 2.136896 0.658137 -3.468625 -2.175248 0.697121 -0.267936 -2.227174 0.518668 -1.067725 1.592164 1.317174 -1.489648 2.908170 -1.620134 1.517933 1.969462 1.033017 2.107877 -0.672879
wb_dma_de/always_22 -2.050078 1.357937 -1.491713 -0.442142 0.463086 -4.236620 0.331689 -0.233782 -0.876540 3.392642 -3.077192 1.808656 2.287108 -0.012154 -2.009619 -0.846952 -1.418137 -0.624534 -0.233235 0.907625
wb_dma_de/always_23 -2.076163 1.191416 -1.455736 -0.390333 0.428681 -4.209625 0.529527 0.046998 -0.940679 3.559546 -3.241818 1.823222 2.235654 0.383277 -1.994353 -0.953312 -1.548762 -0.481723 -0.272334 0.984746
wb_dma_ch_pri_enc/wire_pri1_out 1.352386 0.740648 -0.506986 -0.493743 1.002514 0.431357 -0.911825 -2.106223 0.404053 -0.858115 1.291364 3.130850 -0.497859 -2.472120 0.405606 -0.726502 -0.341656 0.781734 1.744075 0.109966
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.221989 -0.511389 -1.036743 1.126571 1.181130 -0.761876 -0.625789 -0.278447 0.056389 -0.866601 0.911413 1.332078 -0.225344 -2.395056 1.199775 -1.581996 -2.172985 0.408670 -0.067387 0.742726
wb_dma_de/assign_78_mast0_go -1.136639 -0.524574 -1.114849 1.080580 1.121295 -0.773858 -0.642802 -0.184473 -0.008094 -0.833911 0.827436 1.329229 -0.205793 -2.300276 1.173983 -1.563716 -2.080872 0.404122 -0.069936 0.715186
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.194718 0.577694 0.254865 1.395810 0.004170 -0.694561 0.408782 0.406028 -0.820076 -1.416512 1.252216 -1.174851 2.271122 0.197242 -0.005946 -0.642053 0.849418 -0.743812 -0.214314 1.293952
wb_dma_de/wire_dma_done 2.983215 1.717247 -1.596971 -2.228758 -0.365680 -1.760966 -2.361808 -0.927025 1.413022 0.163126 -3.699595 1.219589 0.139664 -1.890361 0.723710 2.980348 -0.613644 0.256624 -0.166569 1.107191
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.462569 2.142914 0.152589 -1.621845 -0.455710 -0.085308 -1.219973 1.916660 -1.148991 -0.697086 -0.890018 -1.379467 1.213238 2.026419 -0.941892 0.582808 1.984665 -2.166203 0.024923 0.510921
wb_dma_rf/input_wb_rf_adr -4.676832 0.145133 -1.265184 -1.854678 -2.753910 -3.628587 -0.554928 0.723641 -1.034425 0.252642 -3.069554 -1.552626 1.001526 -1.891633 2.190176 -5.430940 -2.976613 -2.064553 -2.556759 8.223015
wb_dma_wb_if -4.990679 2.054734 -1.825026 2.002447 -0.930456 -0.990519 1.271502 -1.757909 -4.192038 1.308422 -2.908746 -1.152197 0.628432 -3.809812 -0.113008 -2.764583 -0.154195 0.077587 -3.788121 2.058060
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.911739 1.242099 0.309127 -0.439838 2.596453 3.215386 1.647254 -0.922680 -3.847317 2.303899 -2.725835 4.501644 -0.110024 1.443394 -1.237762 -1.938779 2.065724 1.991353 2.585418 0.915574
wb_dma_ch_pri_enc/wire_pri25_out 1.515118 0.842715 -0.376474 -0.539774 0.988455 0.513910 -0.845915 -2.117196 0.452899 -0.797481 1.244291 3.063445 -0.534160 -2.308431 0.319479 -0.595971 -0.179118 0.761161 1.808017 0.036912
wb_dma_wb_mast/reg_mast_cyc -1.202640 -0.488951 -1.058640 1.114395 1.130855 -0.762154 -0.649779 -0.253974 0.031732 -0.845313 0.873240 1.346778 -0.241629 -2.337662 1.176158 -1.570635 -2.134647 0.389567 -0.047319 0.738368
wb_dma_ch_rf/input_wb_rf_we -2.879591 -1.720785 -4.199894 -1.717726 -0.253763 -0.014455 0.882374 -2.764814 -2.207847 0.186609 -2.702687 -3.463349 2.847015 -2.595001 0.507343 -2.154297 0.588818 1.062549 -4.680651 1.921370
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.871236 -0.998607 -2.113285 -5.640386 -4.647061 -0.249382 -0.657776 0.635610 -1.629094 1.877646 -2.183964 -1.325901 -2.438444 2.149956 -0.165394 -1.850645 0.446975 -0.119166 -3.628594 -0.538275
wb_dma_ch_rf/always_20 -3.861987 -0.933735 -1.960284 -5.622859 -4.739189 -0.241676 -0.647488 0.436420 -1.581485 1.839377 -2.008073 -1.411815 -2.496451 2.390820 -0.200204 -1.862139 0.375890 -0.133909 -3.527946 -0.291243
wb_dma_de/always_6/if_1 1.392010 0.454209 -0.168476 0.217019 2.914888 -0.978008 -1.423241 0.186673 2.204758 0.526003 -1.144692 0.427624 2.605921 -5.708455 0.722523 -0.524143 0.686206 -2.944326 0.516070 0.037156
wb_dma_wb_slv/always_4/stmt_1 -2.856660 1.024457 0.429871 -1.011799 -3.445041 -2.283218 -0.796168 -2.175914 -4.170421 0.636531 -0.063499 -3.475684 2.701319 1.916370 -0.530438 -5.189450 0.737390 -3.909575 1.575999 8.284095
wb_dma_de/assign_3_ptr_valid 0.305448 1.740367 1.765932 0.011478 0.769140 1.244431 2.430211 -4.091776 0.410028 2.401211 -0.695483 2.641543 0.059527 -2.293657 -2.274653 0.378162 2.010143 0.732932 1.084278 -1.003356
wb_dma_wb_mast/input_pt_sel -0.488377 -2.548098 -1.317568 2.690302 2.098134 1.373404 1.867872 1.177311 -1.812052 -0.851746 1.163585 3.495401 0.330775 -0.230342 1.465270 -4.646332 -2.701751 3.729437 1.590608 2.945086
wb_dma_ch_pri_enc/wire_pri15_out 1.498370 0.775997 -0.364444 -0.494111 1.071723 0.493170 -0.878005 -2.172751 0.472145 -0.851335 1.300942 3.102015 -0.588438 -2.379583 0.379742 -0.638096 -0.317661 0.717488 1.825653 0.065607
wb_dma_wb_slv/input_wb_we_i 3.038751 -1.784877 -1.161183 0.440591 2.974176 -0.155703 -1.625219 2.673644 -2.951071 -1.657854 3.726202 2.162334 1.277461 7.976494 0.754408 -5.093359 -2.864487 0.833499 3.265071 4.507161
wb_dma_de/reg_tsz_cnt_is_0_r 3.607668 -0.077275 0.062826 0.085906 2.743531 0.954008 -1.209502 4.090611 -0.133620 1.611061 -3.447393 -0.587551 0.327765 -1.064430 0.157487 0.890268 0.693203 -2.494195 -0.684481 -2.256126
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.457874 -4.524981 -0.621042 -1.319850 3.442478 -0.194327 -3.036684 2.241037 0.097133 4.524214 -4.710095 3.847334 -0.638654 -0.410854 3.245889 -1.240200 -1.404631 -0.950412 0.850821 0.262081
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.589745 0.779561 -0.364245 -0.551767 1.050637 0.529981 -0.890658 -2.032744 0.489276 -0.840633 1.275182 3.088698 -0.503984 -2.318486 0.316622 -0.565270 -0.200781 0.732464 1.829366 -0.061433
wb_dma/wire_mast1_drdy 0.031389 0.290655 -2.372402 -0.551019 0.588632 -0.085875 -0.661509 -0.065255 -1.898426 -0.319879 -1.077139 2.405672 0.788075 -3.282351 1.008114 -2.399713 -0.180596 0.705048 0.070467 0.810612
wb_dma_ch_rf/wire_ch_csr_we -2.840549 -1.958395 -4.651055 -2.954687 -0.781686 -0.568213 1.753869 0.400510 -2.286827 2.470816 -2.936363 -1.492394 3.690316 -0.210157 -1.353693 -2.143144 0.460063 1.366123 -1.948172 0.209305
wb_dma_ch_pri_enc/inst_u9 1.720630 0.796997 -0.358313 -0.592121 1.069200 0.567808 -0.894267 -2.067290 0.500381 -0.866617 1.322523 3.201851 -0.555330 -2.347111 0.303499 -0.524649 -0.127097 0.770667 1.903033 -0.131423
wb_dma_ch_rf/assign_8_ch_csr -4.361883 0.875188 -3.034323 -0.791486 -1.201153 -2.257289 1.793928 1.067927 -2.858368 2.031036 -3.200471 -1.620420 1.413103 -1.469525 -1.911062 -2.065482 -2.460295 -0.506162 -2.517397 1.283426
wb_dma_ch_rf/wire_this_ptr_set 2.021385 2.589045 0.852243 -0.996715 0.107747 1.537539 0.926495 -3.929708 -0.887335 1.643871 -1.400715 2.842698 -1.459348 -0.568672 -1.785717 0.840621 0.890485 1.181795 1.207542 0.195001
wb_dma_ch_pri_enc/inst_u5 1.580220 0.766255 -0.320704 -0.460729 1.108433 0.549941 -0.881010 -2.027755 0.532003 -0.855619 1.352543 3.112906 -0.585033 -2.329365 0.379969 -0.594686 -0.287348 0.758652 1.865823 -0.042795
wb_dma_ch_pri_enc/inst_u4 1.420604 0.767120 -0.468498 -0.471884 0.981951 0.458784 -0.864686 -2.071488 0.392916 -0.809150 1.255419 3.080086 -0.486387 -2.400072 0.365877 -0.675913 -0.321831 0.734412 1.755628 0.095329
wb_dma_ch_pri_enc/inst_u7 1.361033 0.789454 -0.422320 -0.513159 0.950488 0.483758 -0.843855 -2.181603 0.433365 -0.814503 1.247744 3.076904 -0.516272 -2.378590 0.360083 -0.638413 -0.293915 0.760418 1.757632 0.112518
wb_dma_ch_pri_enc/inst_u6 1.803577 0.778918 -0.272244 -0.451489 1.267707 0.638586 -0.881131 -2.062420 0.598849 -0.900502 1.428756 3.312285 -0.626292 -2.449883 0.369602 -0.533972 -0.169794 0.796569 2.044701 -0.231596
wb_dma_ch_pri_enc/inst_u1 1.700391 0.820159 -0.399625 -0.637792 0.983780 0.564265 -0.908141 -2.180652 0.435116 -0.891618 1.338332 3.179174 -0.524692 -2.262382 0.312829 -0.614089 -0.135382 0.767974 1.922287 0.028327
wb_dma_ch_pri_enc/inst_u0 1.583214 0.833508 -0.359145 -0.513838 1.077277 0.524445 -0.912159 -2.133333 0.458035 -0.828712 1.284005 3.183944 -0.520196 -2.413514 0.350954 -0.601366 -0.254324 0.741445 1.876107 -0.035241
wb_dma_ch_pri_enc/inst_u3 1.578267 0.850616 -0.340504 -0.573819 0.986086 0.554365 -0.865555 -2.184816 0.498489 -0.816881 1.283059 3.141973 -0.536674 -2.328735 0.310410 -0.582525 -0.149638 0.762198 1.867078 -0.008818
wb_dma_ch_pri_enc/inst_u2 1.514679 0.786665 -0.394280 -0.558091 1.010869 0.500327 -0.872935 -2.047065 0.430167 -0.800577 1.258944 3.076182 -0.502369 -2.358475 0.352835 -0.597557 -0.186947 0.757630 1.776638 -0.062413
wb_dma/wire_de_start 1.180157 1.931347 -0.991185 0.518685 -1.246062 -4.443728 -3.735917 0.759416 1.195213 -1.588246 -0.655438 0.425052 3.165791 -2.155268 1.511026 2.484517 -0.555970 -1.908601 1.066395 2.374794
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.952886 -0.787453 -0.239996 2.079025 2.410507 0.871655 0.736866 6.353329 -1.159508 -0.158585 -2.377184 -1.226326 2.966996 -0.554923 0.300449 -1.015657 0.913729 -1.390581 -0.640360 -0.405405
wb_dma_rf/wire_ch_stop 3.753496 1.337430 -1.494704 -3.139390 0.206679 0.295671 -1.074542 1.555142 -1.188760 -1.517121 0.174326 2.759988 -0.104950 0.836628 -0.167453 -1.080626 1.608419 0.679020 2.078242 -1.098934
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.353654 0.347044 0.866874 -0.285014 1.140917 1.168225 0.105986 0.199433 0.898925 0.072305 0.199462 1.006675 -0.391495 -0.221715 -0.501027 1.366939 1.356229 0.061647 1.066398 -2.437650
wb_dma_ch_rf/input_de_adr0 -4.427596 0.107449 -2.214441 -4.310488 -2.564202 -1.316082 -1.551830 0.117275 -1.697563 1.496637 -2.138093 -1.363169 -4.450748 1.102190 0.297035 -1.165405 -1.758883 -0.739995 -4.181746 -1.670270
wb_dma_ch_rf/input_de_adr1 -1.712344 -0.759513 0.890845 0.998658 0.626210 -0.105759 1.634438 -0.498782 1.277233 0.778244 0.734943 0.044990 1.431693 -1.967540 -0.581869 -0.391638 1.219283 -0.266451 -0.078452 -1.327851
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.292602 -0.500073 -1.088615 1.177546 1.133408 -0.812629 -0.620077 -0.293289 0.002393 -0.842857 0.860150 1.297835 -0.251184 -2.407176 1.208562 -1.576778 -2.226485 0.412720 -0.137432 0.773970
wb_dma_wb_if/input_wbs_data_i -3.125058 3.117130 -0.966944 1.419485 -1.220820 -0.427107 1.468603 -1.950202 -3.723155 1.184792 -3.285882 -0.518997 -0.734888 -1.296682 -0.441543 -1.065550 -0.597027 0.718731 -3.849616 3.207694
wb_dma_de/reg_tsz_dec 1.443001 -0.422953 -0.673684 0.339762 1.720270 -0.177146 -1.444968 3.877913 -0.859879 1.574599 -3.673814 -1.558989 0.623793 -0.821201 0.675070 -0.372804 -0.728130 -2.665985 -1.695564 0.206064
wb_dma_ch_sel/input_ch0_am0 0.466334 -1.657613 -1.337435 -0.421173 1.092709 0.877006 -1.482047 0.056293 -0.834515 2.273329 -0.118366 0.874788 -0.362443 2.930432 -0.297331 -0.472414 -1.894733 0.393345 0.327363 -0.025798
wb_dma_ch_sel/input_ch0_am1 1.162729 -1.271467 -0.705096 -0.609102 -0.961805 -0.759230 -0.736164 0.512407 1.651511 -0.399644 -1.081908 0.440369 1.151492 -0.320796 1.088226 2.621901 0.736238 1.304538 -0.056385 -0.780848
wb_dma_ch_sel/assign_162_req_p1 -1.217115 -0.509711 -1.042742 1.151355 1.153850 -0.758938 -0.621870 -0.300514 0.068875 -0.861766 0.911097 1.348518 -0.241089 -2.333859 1.191261 -1.515217 -2.160089 0.375669 -0.090925 0.750087
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.324802 0.353510 0.892604 -0.236810 1.179645 1.172229 0.145024 0.245489 0.922729 0.051058 0.203626 0.976062 -0.429025 -0.232347 -0.489467 1.433447 1.345750 0.030558 1.076516 -2.497675
wb_dma_rf/wire_ch5_csr -2.653456 0.166723 -2.601187 1.267138 -2.058466 1.629250 -0.080247 -1.666567 -3.357111 2.222926 -2.522936 -1.454594 1.808161 -2.562007 -0.195923 0.176082 0.408957 0.279367 -2.920547 1.304147
wb_dma_ch_rf/wire_ch_am1_we -0.079731 -0.408906 -1.132725 0.082819 -1.497542 -1.165385 -0.271600 -0.237835 0.829598 -1.868454 -1.990155 0.056142 0.375062 -2.382183 2.202598 2.606925 0.273985 2.064541 -2.187580 -0.100097
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.149758 -0.456019 -1.045169 1.094753 1.145049 -0.713053 -0.631302 -0.269775 0.044855 -0.845150 0.866007 1.366143 -0.230486 -2.286511 1.185331 -1.506223 -2.122236 0.400565 -0.034878 0.705736
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.283763 1.767101 1.772814 0.061929 0.848004 1.256061 2.534055 -4.178865 0.490782 2.464522 -0.739317 2.708017 -0.010967 -2.452975 -2.305638 0.506932 2.038212 0.766863 1.030371 -1.149291
wb_dma_inc30r/wire_out -4.036464 -4.330596 -3.449786 -1.500867 -2.743858 1.002187 1.640633 2.022835 0.633488 1.997896 -2.070531 -0.321715 2.694615 -1.737712 0.462325 -0.625579 0.988187 3.031817 -3.376923 -2.094148
wb_dma_ch_pri_enc/reg_pri_out 1.707492 0.858614 -0.349930 -0.559633 1.115945 0.542353 -0.924437 -2.220592 0.499279 -0.914645 1.403567 3.308137 -0.571416 -2.459769 0.366175 -0.615538 -0.227409 0.815700 1.985377 -0.032306
wb_dma/input_wb0_we_i 3.112540 -1.607510 -1.099896 0.315596 2.822380 -0.181714 -1.607092 2.606638 -2.876192 -1.716129 3.681994 2.081122 1.237779 7.895458 0.695595 -4.927516 -2.663633 0.767392 3.269846 4.451139
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.966089 -3.054852 -3.775716 -2.715972 -3.388312 0.736647 -0.768291 0.264127 0.230889 1.771616 -2.431080 -0.717266 0.803584 -0.684296 0.930113 1.316335 0.322227 2.354755 -3.925416 -1.900180
wb_dma_ch_rf/wire_ch_txsz_dewe 4.779867 -0.183008 1.853770 0.115299 3.167337 0.078282 -2.006359 4.316433 1.648178 0.187572 -1.220666 -1.058100 -0.459472 1.761364 0.454158 0.777187 -0.823610 -3.357643 0.980609 -0.279658
wb_dma_de/always_22/if_1/stmt_2 -2.131676 1.370988 -1.466442 -0.281639 0.463160 -3.964915 0.498840 -0.241070 -1.002696 3.441120 -3.076582 1.853496 2.219414 -0.111258 -2.058755 -0.850388 -1.349562 -0.515525 -0.292402 0.734306
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.973626 -0.342878 0.611692 -1.143987 1.430501 -0.358641 -0.988249 4.169610 -0.087487 -1.232944 0.102368 -0.058073 0.992390 3.403340 0.449888 -1.247197 0.699769 -1.394025 2.049101 0.830797
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.632853 0.790383 -0.325090 -0.447063 1.158012 0.537031 -0.909288 -2.169236 0.584064 -0.872387 1.372079 3.249304 -0.618737 -2.409152 0.383766 -0.605950 -0.291623 0.772356 1.964299 -0.031384
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.059936 -0.516253 -1.112529 0.076093 -1.502385 -1.020541 -0.176302 -0.159642 0.871637 -1.854498 -1.935501 0.056522 0.326948 -2.249153 2.187636 2.706691 0.396963 2.171127 -2.159713 -0.331542
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.243610 2.085061 0.217038 -1.441508 -0.433229 -0.216401 -1.217310 1.962627 -1.075919 -0.736621 -0.883336 -1.549979 1.245135 1.988186 -0.845323 0.557258 1.799118 -2.270243 -0.086659 0.638609
wb_dma/wire_de_ack 1.862009 4.226590 0.635651 -3.162735 -1.995015 -0.319051 0.085098 -4.935023 0.591672 -0.189152 -0.193455 1.092330 -1.305234 1.045458 -2.100520 2.303213 1.324709 0.871008 1.522977 1.166894
wb_dma_wb_mast/always_1/if_1 -2.822290 3.084503 -0.862177 1.254974 -1.115929 -0.312028 1.372986 -1.962652 -3.613014 1.259829 -3.141868 -0.253245 -0.903782 -1.037800 -0.518427 -1.028057 -0.665072 0.769840 -3.517199 2.990978
wb_dma_wb_if/wire_wb_cyc_o -1.185977 -0.461336 -1.077363 1.084884 1.109041 -0.744890 -0.620587 -0.243331 0.047421 -0.863332 0.855570 1.289088 -0.244207 -2.308151 1.143211 -1.539410 -2.102494 0.417245 -0.079641 0.714839
wb_dma_ch_sel/assign_143_req_p0 3.135900 2.130650 0.183801 -1.451227 -0.489107 -0.249314 -1.316775 1.748287 -1.119061 -0.572391 -1.016216 -1.570645 1.169891 1.946661 -0.818446 0.478108 1.652733 -2.384979 -0.197498 0.909089
wb_dma_wb_mast/wire_mast_err 3.445656 1.234128 -1.482312 -3.017332 0.154360 0.222561 -1.065583 1.379589 -1.153923 -1.429765 0.183447 2.629051 -0.140546 0.730952 -0.125970 -1.056118 1.499312 0.712154 1.975676 -1.057655
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.288264 0.316420 0.838980 -0.217524 1.195700 1.157216 0.116642 0.256009 0.906974 0.064523 0.179398 0.933033 -0.377971 -0.244456 -0.485075 1.360994 1.326595 0.030946 1.033405 -2.452209
wb_dma/wire_slv0_dout -2.572196 0.799615 0.384536 -1.175640 -3.314856 -2.345195 -1.340406 -1.851041 -3.819179 1.279250 -0.965363 -4.290740 2.705941 2.093370 -0.655697 -4.969701 -0.042586 -4.769491 0.806634 9.028722
wb_dma_ch_sel/reg_am1 1.110971 -1.356529 -0.650030 -0.632683 -1.007287 -0.730993 -0.663673 0.494125 1.798981 -0.457880 -1.032134 0.471166 1.122640 -0.315779 1.081095 2.676363 0.796857 1.400192 -0.048802 -0.883829
wb_dma_ch_sel/input_next_ch 2.976434 1.732394 -1.640164 -2.185975 -0.343373 -1.755339 -2.340863 -1.044964 1.447747 0.192993 -3.794698 1.335657 0.032095 -1.937958 0.758408 3.008982 -0.801478 0.339322 -0.246729 1.226631
wb_dma_de/always_9 1.597693 -0.418850 -0.700099 0.257885 1.707678 -0.176111 -1.433147 3.971039 -0.896222 1.534703 -3.649290 -1.508083 0.646055 -0.702189 0.671776 -0.375676 -0.662556 -2.626361 -1.609071 0.158188
wb_dma_de/always_8 3.122387 0.406353 -1.043854 -0.254386 2.648712 0.350966 -2.331376 1.787822 -0.430424 0.675978 -2.306317 1.559516 0.074943 -2.986826 0.988820 -0.966000 -0.862855 -1.873407 0.247988 0.208365
wb_dma_wb_mast/always_1/if_1/cond -2.826955 2.894168 -0.831856 1.265715 -1.136045 -0.369474 1.387523 -1.769389 -3.361612 1.187217 -3.142093 -0.399267 -0.842989 -1.110939 -0.422998 -0.896367 -0.553736 0.702499 -3.570065 2.887730
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.442986 -0.144078 -1.573769 -0.672574 -1.187640 -0.250420 1.663557 5.830112 -2.796429 -2.269080 -0.446278 -0.905147 3.091695 3.250370 -0.322824 -2.395607 2.039749 1.055778 0.062631 0.806471
wb_dma_rf/always_1/case_1/stmt_12 -3.058040 1.405310 0.701675 2.067538 -1.482195 1.013573 -0.431547 -2.589255 -1.280401 2.966812 -1.489326 0.297424 -1.278867 -3.808481 -0.272166 0.506943 -0.373193 -1.382454 -1.135696 0.420052
wb_dma_rf/always_1/case_1/stmt_13 -1.014432 0.721510 -0.477106 0.527578 -0.566751 -0.478676 0.470191 -0.546424 -0.512832 -1.610830 -1.098739 -0.390132 -0.678828 -2.255884 1.240619 0.311537 -0.271064 0.879042 -2.292442 0.410547
wb_dma_de/always_3 -0.724585 -2.632958 -0.232547 2.069335 -0.559389 -0.951641 2.509656 2.593604 1.699375 -1.417195 0.394183 -0.132064 5.209872 -1.603484 0.771455 0.361517 2.267396 1.953915 -0.117023 -0.254775
wb_dma_de/always_2 -2.586498 -1.746516 -2.495672 -6.096584 -5.330889 -0.926070 -1.480099 0.647216 -0.153197 1.327199 -2.998074 -0.934421 -1.619203 1.851771 0.790833 0.576688 1.005455 0.835811 -3.480214 -1.038242
wb_dma_de/always_5 4.239574 0.838050 -0.000724 -1.321519 1.602737 1.105259 -1.659075 1.996683 -0.469247 1.480494 -3.168591 0.402691 0.295070 -0.814478 -0.168413 0.501823 1.240141 -2.184429 0.359962 -0.592068
wb_dma_de/always_4 2.662317 0.283339 -1.110981 -0.043203 2.656609 0.263035 -2.241351 1.654827 -0.456012 0.701456 -2.273499 1.521225 0.018084 -3.247490 1.053054 -1.084017 -1.101911 -1.782408 0.069396 0.267398
wb_dma_de/always_7 3.603024 -0.150708 0.163145 0.177431 2.870444 0.954692 -1.320250 4.033322 0.031373 1.714355 -3.468480 -0.649507 0.152192 -1.159622 0.222746 0.975372 0.497538 -2.598188 -0.721404 -2.199889
wb_dma_de/always_6 1.130713 0.480356 -0.223465 0.245200 2.866179 -1.002212 -1.313690 0.049308 2.176944 0.593107 -1.242731 0.412767 2.735129 -5.997240 0.693881 -0.604639 0.731808 -2.924330 0.386742 0.089647
wb_dma_ch_sel/input_ch3_txsz 2.942071 1.334751 0.762497 -1.638501 -0.008591 1.356961 -0.261394 -1.887773 0.494222 -0.054209 0.474284 1.906736 -0.361436 -0.038959 -0.848818 1.012605 1.995048 0.368201 2.045582 -0.876088
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.145427 -0.110671 0.389656 1.321697 0.562359 -0.637139 -1.249889 0.000960 0.845197 1.286637 -1.527729 -1.800323 -1.021397 -1.209790 0.454638 0.694153 -2.633289 -2.009515 -1.912031 1.217124
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.226721 -0.521793 -1.083166 1.186781 1.211622 -0.796156 -0.640443 -0.246814 0.047552 -0.877728 0.899827 1.403679 -0.276454 -2.434325 1.233983 -1.625059 -2.235163 0.431675 -0.035932 0.722480
wb_dma_ch_rf/always_11/if_1 3.795789 -0.492969 -1.256267 -0.091715 3.526674 0.837478 -0.767580 4.014726 -0.774796 -0.482137 -1.151213 2.503625 1.014571 -2.144895 0.926764 -1.180858 1.098030 -0.245407 1.216913 -2.877306
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.177284 2.188362 0.195803 -1.390644 -0.448906 -0.145213 -1.126055 1.721696 -1.192946 -0.700820 -0.866730 -1.463515 1.351852 1.797468 -0.918625 0.578121 1.950176 -2.221086 -0.072267 0.602406
wb_dma_ch_sel/always_45/case_1/cond -1.837308 -0.177287 1.141139 2.286532 0.665520 -0.793708 1.988125 -0.162788 0.515124 -0.519476 1.870189 -0.985423 3.598943 -1.875630 -0.559028 -1.045834 2.016811 -0.991309 -0.261740 -0.077282
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.237197 0.575113 0.250329 1.436550 -0.000594 -0.665574 0.393944 0.292128 -0.818552 -1.398569 1.232208 -1.171865 2.264318 0.127848 0.011242 -0.675808 0.756931 -0.712022 -0.239788 1.311587
wb_dma_de/assign_68_de_txsz 3.859211 0.884962 -0.029912 -0.508052 2.499643 -0.206834 -2.074979 2.959522 1.340019 0.709416 -3.226991 -1.485287 1.379324 -2.223093 0.470859 1.837400 1.090865 -3.314053 -0.230796 -1.142757
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.466319 2.964113 0.434732 -3.833644 -2.312733 -0.590742 -1.056813 -3.012859 1.754199 -1.772048 1.549706 0.111619 -0.186174 1.553953 -1.159311 2.215758 2.257623 0.091191 2.163709 0.460537
wb_dma_ch_rf/always_20/if_1 -3.930650 -0.836344 -1.940270 -5.527815 -4.748024 -0.198846 -0.633445 0.265930 -1.597891 1.728446 -1.910317 -1.515803 -2.461844 2.162870 -0.172615 -1.849163 0.441243 -0.192655 -3.527267 -0.226320
wb_dma/input_wb0s_data_i -2.916783 3.065531 -0.904539 1.369533 -1.121939 -0.399237 1.446898 -1.816380 -3.534683 1.169803 -3.119094 -0.461958 -0.723300 -1.065099 -0.504933 -0.938474 -0.571558 0.714078 -3.581666 3.005973
wb_dma_de/reg_dma_done_d 2.173114 3.220021 -0.929776 -1.800124 0.615587 -1.142267 -1.798365 -1.396388 -0.098745 0.264767 -2.584394 0.832651 -0.878898 -1.733391 -0.354848 0.498739 -1.277597 -1.154398 -0.016301 1.932002
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.350326 0.777607 -0.025648 -1.796625 -2.127123 -0.654924 0.007409 -0.219128 0.054221 -1.045170 1.128010 -0.710961 -1.226074 3.089203 -0.740792 0.578000 0.030256 0.632345 0.082695 0.018854
wb_dma_wb_slv/assign_1_rf_sel -1.445060 4.949764 0.694839 0.868775 2.079282 -3.705807 1.238368 2.281266 -1.709120 -4.016953 1.013240 -2.888996 -0.227256 1.958403 -0.575726 -1.643933 -1.279072 -2.762150 -2.140518 1.105158
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.910540 1.297811 0.289567 -0.633132 2.437512 3.143511 1.571394 -1.002998 -3.783069 2.265367 -2.723121 4.488138 -0.021196 1.431345 -1.280878 -1.949624 2.149551 1.918472 2.623398 1.041614
wb_dma_de/always_4/if_1/if_1/cond 3.069976 0.355189 -1.043071 -0.216713 2.693031 0.381142 -2.216555 1.718639 -0.367277 0.653488 -2.205723 1.685026 0.062620 -3.107497 0.948197 -0.996920 -0.864093 -1.736259 0.287507 0.057853
wb_dma_ch_sel/assign_376_gnt_p1 -1.164027 -0.475773 -1.031635 1.137105 1.179074 -0.733587 -0.621025 -0.242154 0.048161 -0.810761 0.814092 1.308464 -0.253818 -2.312245 1.175499 -1.511591 -2.093131 0.383913 -0.057820 0.716627
wb_dma_de/wire_wr_ack 2.801286 0.307876 -1.052975 -0.071716 2.711412 0.349273 -2.190047 1.628665 -0.399462 0.693733 -2.203353 1.642919 -0.007573 -3.236094 1.040651 -1.007918 -1.005335 -1.753649 0.147428 0.101762
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.434637 0.368357 0.908847 -0.275509 1.225029 1.197485 0.135153 0.222600 0.974863 0.037508 0.218008 1.030958 -0.421986 -0.265640 -0.530681 1.464839 1.415491 0.055523 1.103171 -2.552897
wb_dma_ch_arb/always_1 -0.613343 0.446080 -1.661355 -2.050561 -2.814371 0.145857 4.463199 1.644133 -0.853483 -1.531463 -0.840569 2.828700 3.542480 -2.511481 -1.693384 -2.171604 4.347064 3.838408 -0.965625 -1.484360
wb_dma_ch_arb/always_2 -0.767030 0.504415 -1.684045 -2.004199 -2.848623 0.131964 4.435234 1.570752 -1.019779 -1.553128 -0.787406 2.713002 3.524275 -2.515399 -1.687580 -2.299223 4.309406 3.797132 -1.037354 -1.401575
wb_dma/wire_ch0_txsz 4.352997 1.897470 -0.228372 -1.902050 1.259440 -0.019090 -2.462145 0.849386 0.829868 0.718731 -3.158218 -0.713055 1.560791 -2.255169 0.145551 1.531479 1.773763 -3.009071 0.524070 0.402622
wb_dma_de/always_19 -1.071149 0.043387 -1.923061 -1.792742 -2.697843 -2.185068 1.822660 2.510645 1.215036 -1.978349 -0.957429 1.134379 -0.043124 0.690899 -0.434005 1.601368 0.154867 3.913321 -1.186647 -2.461272
wb_dma_de/always_18 -0.376238 2.465601 -1.486672 2.821836 -0.198683 0.006116 -0.838529 -2.086269 -4.244100 -0.414780 1.915684 -2.882436 4.658172 0.095391 -1.669551 0.661523 2.597552 -2.098746 0.380365 0.429888
wb_dma_de/always_15 4.125406 0.824427 -0.018716 -1.224057 1.569080 1.081840 -1.645954 1.969955 -0.471618 1.561457 -3.206388 0.303754 0.287340 -0.940473 -0.124916 0.582633 1.166090 -2.222657 0.262036 -0.578667
wb_dma_de/always_14 3.527401 1.219419 -1.448700 -3.072898 0.142385 0.242429 -1.067100 1.485702 -1.085686 -1.592522 0.321355 2.686936 -0.148499 0.848157 -0.099440 -1.131712 1.458606 0.741252 2.030767 -0.990669
wb_dma_de/always_11 -0.068157 0.572887 0.263030 1.336278 0.007771 -0.674063 0.344307 0.400093 -0.784545 -1.431365 1.209382 -1.072017 2.227921 0.239871 0.018566 -0.617348 0.852753 -0.730693 -0.160062 1.255304
wb_dma_de/always_13 2.794269 1.731824 -1.769604 -2.288095 -0.531886 -1.774545 -2.301958 -1.021703 1.413710 0.073762 -3.748949 1.287134 0.187422 -2.068655 0.727282 3.056459 -0.574617 0.455652 -0.320380 1.034233
wb_dma_de/always_12 2.934250 0.320796 -1.082846 -0.184728 2.685166 0.374749 -2.286559 1.722140 -0.422229 0.788871 -2.361059 1.613735 0.061870 -3.205767 0.985532 -0.991422 -0.972298 -1.853170 0.149376 0.193747
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.112168 2.010516 0.517332 -3.872679 -0.005357 -3.750153 -2.487408 0.773562 0.945114 -4.176109 0.243506 -1.441786 -3.043482 2.557380 1.105043 -3.224070 -3.682108 -2.750235 -0.437811 5.559782
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.293194 2.154190 0.095445 -1.592927 -0.496863 -0.219089 -1.222427 1.912744 -1.176775 -0.650696 -1.031798 -1.453321 1.268137 1.937871 -0.905131 0.466457 1.864858 -2.238695 -0.060880 0.725516
wb_dma_ch_pri_enc/wire_pri13_out 1.691379 0.857202 -0.322169 -0.512368 1.136461 0.567910 -0.862281 -2.224002 0.579962 -0.834942 1.364220 3.244679 -0.577093 -2.407788 0.341328 -0.534377 -0.177800 0.784876 1.921330 -0.098817
wb_dma_de/reg_read_r 3.877439 0.806353 -0.032951 -1.191002 1.536370 1.059871 -1.658725 1.924685 -0.479775 1.627948 -3.262296 0.135287 0.232232 -0.977111 -0.156904 0.566680 1.051549 -2.278481 0.079048 -0.557875
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.266213 0.490648 -1.437123 -1.550540 2.182443 0.966794 -1.118093 1.832614 -1.221410 -0.576452 -0.846309 3.413259 1.110766 -1.888117 0.576045 -1.606792 1.747713 0.091686 2.183276 -1.130413
wb_dma/assign_9_slv0_pt_in -2.073986 3.388959 -1.138867 1.450714 1.779847 -0.721979 0.909874 -1.056395 -2.139475 -0.825726 -0.820925 -0.498638 0.501409 -2.128514 -0.054431 -0.373908 -0.456811 -0.514296 -2.028870 0.385388
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.712240 3.166085 0.485196 -4.048539 -2.431429 -0.547932 -1.140655 -3.272914 1.948479 -1.941025 1.729147 0.114860 -0.157725 1.590251 -1.241545 2.518167 2.521734 0.071015 2.385465 0.370305
wb_dma_ch_rf/always_17/if_1/block_1 1.303660 0.456855 -0.261288 0.222409 2.950708 -0.918718 -1.410721 0.106564 2.193962 0.568944 -1.174637 0.518634 2.706935 -5.989079 0.740382 -0.508362 0.798022 -2.882627 0.489783 0.000095
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.405185 1.326308 -3.486883 -0.699867 -2.704004 -2.741678 -0.488155 0.272193 -1.472786 3.613199 -1.003589 1.196319 3.939147 -1.133041 -2.237524 0.389610 0.434380 -0.157930 0.019573 -1.612808
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.042699 0.846022 -0.027607 -1.264415 1.550405 1.063001 -1.617284 1.987807 -0.457203 1.559343 -3.160838 0.243770 0.306892 -0.859446 -0.166063 0.488184 1.156834 -2.251083 0.215559 -0.528553
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.520606 -1.533800 -1.308910 -0.453009 1.082822 0.887318 -1.439352 0.033285 -0.799697 2.136925 -0.112398 0.808790 -0.367721 2.792874 -0.294902 -0.438336 -1.816921 0.377994 0.334517 -0.020472
wb_dma_ch_pri_enc/wire_pri2_out 1.355397 0.810948 -0.467322 -0.506314 0.964425 0.473316 -0.878487 -2.250394 0.399999 -0.829858 1.268004 3.167629 -0.558196 -2.485891 0.361700 -0.720023 -0.332151 0.804495 1.790154 0.146195
wb_dma_de/always_11/stmt_1 -0.222535 0.510304 0.265356 1.388708 -0.045395 -0.628798 0.434744 0.394857 -0.771448 -1.414258 1.215376 -1.169815 2.202031 0.210261 -0.018034 -0.632388 0.762382 -0.705331 -0.208238 1.271841
wb_dma_ch_rf/wire_ch_adr1_we -1.864282 -0.234786 1.093047 2.326787 0.629545 -0.839047 1.875426 -0.062358 0.424885 -0.538108 1.836068 -1.125840 3.590804 -1.673384 -0.480749 -1.062364 1.896428 -1.070473 -0.358252 0.067573
wb_dma_ch_sel_checker/input_ch_sel 0.583305 0.991871 -0.176434 -1.466459 -1.259052 0.173043 -0.394291 -2.211889 -0.429527 -0.109214 0.287296 0.944144 0.069643 0.199672 -0.345542 -0.442258 0.620594 0.367341 1.000901 1.689878
wb_dma_ch_sel/input_ch1_adr1 -1.757531 -0.770233 0.941518 1.035423 0.673477 -0.180154 1.645625 -0.524864 1.281760 0.828478 0.742884 -0.011641 1.512060 -2.011514 -0.590279 -0.393150 1.260506 -0.341520 -0.132468 -1.287096
wb_dma/wire_slv0_pt_in -2.048889 3.386847 -1.200768 1.385440 1.748525 -0.830067 0.827760 -1.012223 -2.127009 -0.745539 -1.002540 -0.561085 0.477430 -2.154217 -0.050805 -0.230965 -0.464690 -0.572909 -2.128670 0.307394
wb_dma_rf/always_2/if_1/if_1/cond 2.332060 3.310735 0.144547 -3.138742 1.083883 -1.596791 -0.428196 -1.103290 -0.782489 -1.218038 -3.067334 0.573200 -3.965068 -0.480933 -0.508768 -1.758520 -2.238491 -1.108630 -1.630973 2.223109
wb_dma_pri_enc_sub/reg_pri_out_d 1.667710 0.820332 -0.368545 -0.582025 1.072023 0.556433 -0.912939 -2.082190 0.464682 -0.845810 1.310813 3.185728 -0.540584 -2.308017 0.339677 -0.613341 -0.212844 0.734075 1.906999 0.016438
wb_dma_ch_pri_enc/always_4/case_1 1.750211 0.744994 -0.345151 -0.519696 1.167288 0.558727 -0.921275 -1.988160 0.510262 -0.854927 1.320262 3.243433 -0.541685 -2.365596 0.380143 -0.590543 -0.205943 0.768798 1.950609 -0.135972
wb_dma_ch_pri_enc/wire_pri29_out 1.471436 0.781892 -0.389391 -0.465132 1.098381 0.496753 -0.856827 -2.122430 0.482801 -0.809566 1.269542 3.125196 -0.539922 -2.446353 0.401788 -0.649580 -0.325385 0.733525 1.811677 0.015441
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.856092 1.335475 0.672493 -1.711862 -0.107281 1.323170 -0.252304 -1.962162 0.467731 -0.029451 0.445017 1.906704 -0.347005 -0.059682 -0.843497 0.943844 1.941042 0.383093 1.987676 -0.761810
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.423068 0.567759 -0.231465 0.100931 2.831301 -0.998981 -1.426675 0.153981 2.132570 0.534604 -1.187032 0.379014 2.731534 -5.734798 0.701120 -0.581857 0.815967 -2.964605 0.521157 0.192021
wb_dma_de/wire_read_hold -1.260459 -0.469101 -0.993745 1.117386 1.078836 -0.737414 -0.586773 -0.317851 0.075269 -0.796369 0.834125 1.248985 -0.262239 -2.280475 1.136749 -1.495306 -2.139348 0.378311 -0.104531 0.737060
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.746255 -0.166185 1.136522 2.251551 0.672641 -0.815534 1.906873 -0.058390 0.451549 -0.590066 1.866372 -1.099985 3.694886 -1.663460 -0.547067 -1.023534 2.081420 -1.104835 -0.242339 0.023396
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.305053 0.349204 0.854777 -0.225738 1.174155 1.152317 0.105166 0.251511 0.902973 0.060154 0.215931 0.945286 -0.433421 -0.201639 -0.512305 1.406662 1.282934 0.042640 1.048157 -2.410941
wb_dma_ch_rf/wire_sw_pointer 1.426831 2.591897 -1.349085 0.105945 -0.730036 -2.417354 -1.122287 -1.310298 0.075468 -2.486764 -2.916435 -0.027612 1.175438 -3.105468 1.707270 2.477612 -0.352493 0.686498 -2.263798 2.537813
wb_dma/wire_slv0_din -7.666744 -0.072122 1.373591 -1.058278 -1.962846 -5.691761 0.296088 2.206611 -2.291854 3.457283 -5.065681 -0.905515 -3.069457 -2.947719 1.705340 -3.629200 -2.865239 -4.645598 -1.760296 2.150557
wb_dma_ch_rf/input_dma_err 3.663868 1.308973 -1.562916 -3.199941 0.098601 0.261095 -1.116590 1.425040 -1.209071 -1.521493 0.157618 2.755872 -0.080096 0.739623 -0.169414 -1.086967 1.677376 0.745027 2.080344 -1.077173
wb_dma_ch_sel/assign_158_req_p1 -1.121748 -0.472262 -1.033208 1.134367 1.214105 -0.744697 -0.622980 -0.308555 0.088037 -0.892562 0.959402 1.434869 -0.288298 -2.389875 1.203078 -1.578111 -2.165779 0.440195 -0.011828 0.691799
wb_dma_ch_rf/assign_17_ch_am1_we 0.096542 -0.479142 -1.126451 0.009363 -1.496456 -1.035589 -0.228896 -0.216674 0.990097 -1.888213 -1.996062 0.144053 0.442972 -2.403391 2.168878 2.821431 0.535237 2.231545 -2.123079 -0.422538
wb_dma_ch_rf/assign_7_pointer_s -2.018492 0.315086 -1.008031 0.357632 -0.771638 0.490930 0.471133 -2.089428 -1.330581 -0.234466 -0.344283 -1.635909 0.157655 -1.652696 -0.191399 -0.308820 0.427192 0.127618 -2.300036 0.317880
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.509573 0.783717 -0.376482 -0.484894 1.073715 0.485351 -0.912762 -2.116888 0.499838 -0.892323 1.350268 3.123168 -0.570117 -2.387632 0.372569 -0.627342 -0.314873 0.736732 1.818978 0.021578
wb_dma_wb_slv/always_5/stmt_1 3.227666 1.046202 0.808345 -1.504696 -0.682902 -1.692670 -0.551288 4.032572 -0.827094 -3.561599 2.462203 -1.831586 1.977139 6.360428 -0.291946 -1.276838 1.404534 -1.508203 1.818699 2.192479
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.194207 -0.506733 -1.112015 1.148221 1.224906 -0.790721 -0.641046 -0.258812 0.044924 -0.894753 0.927978 1.399900 -0.221365 -2.409852 1.216905 -1.636094 -2.208962 0.441884 -0.037513 0.760265
wb_dma_wb_mast/assign_1 -0.388767 -1.907373 -0.855298 3.848205 2.174491 0.794937 2.072886 1.339408 -2.393608 -2.116132 2.343973 2.459565 2.320114 0.024293 1.400573 -4.950944 -1.769981 2.837698 1.492559 3.961735
wb_dma_ch_sel/input_de_ack 1.762439 4.138278 0.618263 -3.106392 -1.960294 -0.394650 0.047293 -4.885151 0.563039 -0.103181 -0.351299 1.003416 -1.204244 0.966668 -2.061279 2.190576 1.251442 0.770641 1.415971 1.360316
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.621647 -0.146238 -1.509879 -0.550967 -1.019058 -0.102793 1.722695 5.812822 -2.715022 -2.292400 -0.355109 -0.934531 3.176844 3.177036 -0.356494 -2.251221 2.235854 1.008222 0.150278 0.521749
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 5.049288 -0.043451 -0.126570 -1.150435 2.419605 1.652869 -0.121555 4.190969 -0.724109 0.322766 -1.933586 1.250464 1.187752 0.171956 -0.286278 0.390229 3.293101 -0.607052 1.395202 -3.630527
wb_dma_ch_sel/reg_valid_sel 1.120705 1.856447 -0.769322 0.778119 -1.184132 -4.480930 -3.636443 0.745822 1.364905 -1.775367 -0.415753 0.300522 3.086149 -2.120201 1.607154 2.540150 -0.630766 -1.909168 1.085313 2.393004
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.859033 0.394180 -1.022566 -0.087370 2.734379 0.379759 -2.289897 1.564228 -0.362397 0.772324 -2.292066 1.584991 -0.057340 -3.257583 0.995044 -0.913453 -0.990599 -1.841903 0.128329 0.113619
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.301490 -0.461525 -0.024492 0.700263 3.174137 0.225410 -0.631880 1.230700 0.954995 1.399583 -1.341198 1.519842 1.445432 -4.678626 0.369631 -1.322470 0.412155 -2.077414 0.217307 -1.212936
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.156878 0.321813 -1.029558 0.417636 -0.781560 0.475446 0.485693 -2.190621 -1.329973 -0.228751 -0.368021 -1.717836 0.127970 -1.724986 -0.211239 -0.333814 0.363553 0.093541 -2.436930 0.331657
wb_dma_wb_mast/always_4/stmt_1 -1.231033 -0.489433 -1.076667 1.119811 1.119344 -0.796400 -0.596969 -0.254117 -0.002090 -0.827327 0.858757 1.305850 -0.240592 -2.331299 1.202429 -1.562032 -2.177968 0.410774 -0.113707 0.752558
wb_dma_ch_sel/assign_375_gnt_p0 -0.061330 0.996280 -0.791876 -2.899691 -3.821207 0.804516 5.126230 1.658298 -1.001832 -0.806552 -1.667106 1.550893 3.686050 -0.980645 -2.707332 -0.991171 6.144686 3.483248 -1.232333 -2.177810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.305104 -0.505868 -1.029724 1.170568 1.140413 -0.777116 -0.597116 -0.294760 0.027405 -0.789706 0.830395 1.268884 -0.263016 -2.333369 1.173092 -1.568336 -2.201634 0.364483 -0.156337 0.779688
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.692010 -0.241979 -1.541225 -0.572368 -1.044425 -0.099995 1.715683 6.066475 -2.856725 -2.330985 -0.343524 -0.981761 3.322522 3.317758 -0.351574 -2.382115 2.271586 1.007131 0.200547 0.590933
wb_dma/inst_u2 -3.032080 1.241335 -2.129198 -0.984469 -0.941373 -2.498229 0.122835 -0.923733 -1.322308 2.816553 -2.076145 0.474966 1.963208 -0.689438 -1.890575 -1.212216 -0.836476 -0.537506 -1.312901 0.797684
wb_dma/inst_u1 -3.285953 2.274244 -2.003747 0.024427 -1.415405 -1.587332 0.359704 -0.492292 -1.709193 2.287305 -2.808323 -0.417040 0.738964 -2.284041 -1.805151 -0.834391 -2.035031 -0.886928 -2.738726 1.411334
wb_dma/inst_u0 -4.564788 1.116714 -1.959900 0.110715 -2.039520 -1.016518 0.823738 -1.395900 -2.720033 1.420901 -3.144270 -2.317626 1.003943 -4.103800 -0.564439 -2.163673 -1.093463 -1.370401 -3.993333 2.561677
wb_dma/inst_u4 -1.504840 3.093260 -1.899384 3.065271 -0.062360 1.279147 1.603836 0.895235 -4.834071 -1.658788 -0.808169 0.420138 0.516410 -3.481727 -0.280896 -3.452466 -0.187557 1.281739 -2.103933 1.646620
wb_dma_ch_rf/assign_2_ch_adr1 -1.277819 0.953793 0.912695 2.410771 0.835885 -1.125440 0.884986 -1.690753 1.026795 -1.922740 1.778179 -2.514947 4.630902 -4.001763 0.101470 -1.448604 2.581859 -2.108542 -1.533915 1.781465
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.928381 1.724622 0.348878 -2.063757 -1.152633 2.368141 0.408067 -2.336585 -0.360403 -0.903878 1.038748 0.741449 -1.306819 -1.565145 -0.961855 -0.038329 2.407774 0.373031 0.144666 -1.573835
wb_dma_ch_rf/wire_pointer_s -2.161721 0.321573 -0.965524 0.484742 -0.738844 0.527638 0.500000 -2.182856 -1.279994 -0.154193 -0.281956 -1.681673 0.075301 -1.656680 -0.185780 -0.327331 0.292853 0.098467 -2.338594 0.311004
wb_dma_ch_sel/always_40/case_1/stmt_1 0.835974 0.454378 1.537650 -0.561427 0.505796 0.985178 1.384109 -2.295362 1.658515 0.819967 1.121688 1.671073 1.218788 -1.970434 -1.355825 0.478719 3.043736 0.018407 1.692306 -1.897681
wb_dma_ch_sel/always_40/case_1/stmt_2 2.913696 1.346285 0.734067 -1.689306 -0.068890 1.356493 -0.268904 -1.977058 0.463655 -0.024426 0.453777 1.920449 -0.356593 -0.078386 -0.866337 0.995790 2.009614 0.401295 2.014314 -0.830734
wb_dma_ch_sel/always_40/case_1/stmt_3 0.535235 0.973666 -0.166001 -1.442341 -1.284007 0.172425 -0.397045 -2.209508 -0.470578 -0.065180 0.303891 0.970962 0.065711 0.242605 -0.347213 -0.429051 0.616385 0.360430 0.992684 1.720881
wb_dma_ch_sel/always_40/case_1/stmt_4 1.945222 2.545049 0.889331 -0.880707 0.196895 1.506929 0.981643 -3.921789 -0.882413 1.738074 -1.424275 2.831849 -1.528272 -0.539150 -1.796975 0.845821 0.760609 1.188524 1.175095 0.179334
wb_dma_pri_enc_sub 1.552425 0.884638 -0.343012 -0.600335 0.973896 0.515080 -0.896725 -2.248945 0.499197 -0.799025 1.259056 3.182662 -0.549030 -2.366632 0.287962 -0.587166 -0.196057 0.742315 1.856078 0.017162
wb_dma_ch_rf/reg_ch_am1_r -0.235598 -0.554363 -1.149348 0.145347 -1.568395 -1.116390 -0.154614 -0.116823 0.831024 -1.799083 -2.004157 -0.056362 0.384514 -2.253355 2.173984 2.575670 0.329302 2.133889 -2.264915 -0.197603
wb_dma_de/assign_72_dma_err 3.525338 1.237066 -1.443590 -3.073669 0.182447 0.277593 -1.027157 1.501013 -1.116505 -1.476653 0.167590 2.685068 -0.124794 0.754061 -0.138454 -1.021362 1.598952 0.716061 1.977662 -1.129134
wb_dma_de/reg_ptr_adr_low -0.319121 1.876271 -1.658613 1.573046 -0.239378 0.634651 -1.150283 -2.484118 -3.429785 0.849604 0.843604 -1.918922 2.486917 -0.037991 -1.603915 1.247409 1.801938 -1.329481 0.547499 -0.685871
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.125576 1.768566 0.393500 -2.046095 -1.003067 2.381361 0.391914 -2.220356 -0.359409 -0.883138 0.959633 0.763645 -1.401837 -1.579082 -0.954702 -0.008631 2.417409 0.292496 0.190754 -1.699566
wb_dma_de/reg_state -2.381088 1.410234 -1.421414 -0.325361 0.262644 -4.374189 0.385111 -0.315939 -1.104740 3.695626 -3.229976 1.738239 2.220721 0.124025 -2.042982 -0.906148 -1.527191 -0.749648 -0.183485 1.169302
wb_dma_ch_rf/always_26/if_1 1.138409 2.382662 -1.431686 -0.036340 -0.914032 -2.622729 -1.111754 -1.232410 0.302145 -2.581640 -2.985034 -0.278941 1.249381 -3.220493 1.887294 2.472300 -0.358432 0.664150 -2.532333 2.570502
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.200954 -2.054245 -0.648064 -0.833986 3.632034 -1.303489 -0.906669 0.283337 -0.480745 5.552021 -6.228723 5.179525 -2.335243 -2.011665 1.368453 -0.893448 -2.379096 0.347901 -0.891467 -1.163982
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.542526 3.113454 0.390737 -4.004722 -2.513710 -0.613239 -1.109979 -3.230793 1.736872 -1.916782 1.610777 0.081600 -0.097703 1.568385 -1.201073 2.309986 2.411230 0.121914 2.252379 0.586912
wb_dma_ch_sel/assign_113_valid 3.575817 1.680274 -0.147514 -3.015573 -0.578587 0.397432 -1.633160 1.588807 -0.454317 0.575404 -2.155524 -0.359854 -0.900119 1.945175 -0.907186 1.060110 1.166041 -1.587953 0.220325 -0.452897
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.337206 0.840171 -0.015126 -1.790494 -2.024815 -0.638861 -0.033261 -0.236885 0.058605 -1.010853 1.105024 -0.622578 -1.184830 2.954020 -0.736565 0.590353 0.025959 0.618562 0.076809 0.033045
wb_dma_inc30r/always_1 -1.899927 -5.471431 -1.225614 -0.333975 -3.368483 0.462516 1.716156 2.509931 2.616766 1.047924 -1.939598 -1.083887 4.513349 -1.175717 2.012700 1.107635 2.367965 2.609290 -1.017687 0.416439
wb_dma_de/always_23/block_1/case_1/cond -2.134075 1.468273 -1.315243 -0.277375 0.370227 -4.136955 0.541526 -0.381483 -0.963815 3.401203 -2.945660 1.891301 2.162848 0.141757 -2.097336 -0.812147 -1.380558 -0.519495 -0.146273 0.937007
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.946880 -0.817711 -0.276006 2.119686 2.363726 0.845911 0.732946 6.472291 -1.143871 -0.182766 -2.450310 -1.255434 3.030180 -0.595205 0.341902 -0.917306 0.953731 -1.379968 -0.667316 -0.477009
wb_dma_de/always_8/stmt_1/expr_1/expr_1 3.905123 0.776449 -0.037168 -1.191230 1.580178 1.021476 -1.638589 2.001612 -0.505196 1.579088 -3.275563 0.148020 0.285221 -0.932514 -0.101585 0.500294 1.069570 -2.287162 0.096475 -0.476764
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.838959 1.318439 0.686350 -1.739540 -0.172534 1.317480 -0.296886 -1.958953 0.405984 0.025980 0.456644 1.886956 -0.285867 -0.008304 -0.851557 0.954720 1.973805 0.380807 2.007444 -0.710709
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -2.284286 -0.088768 -1.271635 1.417549 0.356353 0.259016 -0.497807 -0.118450 -0.757690 2.740327 -3.788051 -1.492170 -0.400525 -4.131097 0.202139 0.910946 -1.328505 -1.264029 -3.649125 -0.840644
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.679217 0.687031 -0.094014 -1.514052 -1.469105 1.830307 3.504469 3.153619 -1.667022 -2.504660 1.612405 -0.490741 2.850345 0.120866 -1.682908 -2.665455 5.300998 0.898662 0.147874 -2.109131
wb_dma_ch_sel/assign_148_req_p0 3.144764 2.151493 0.162792 -1.544803 -0.536071 -0.243795 -1.181859 1.849067 -1.225111 -0.722956 -0.931927 -1.528456 1.312834 2.014257 -0.867159 0.389026 1.842753 -2.279758 -0.103861 0.865625
wb_dma/wire_ndr 4.930177 0.006763 -0.211006 -1.251967 2.287528 1.615775 -0.118429 4.221739 -0.825767 0.389031 -2.057591 1.213313 1.230706 0.124532 -0.312840 0.352420 3.311255 -0.630616 1.244251 -3.572927
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.836863 1.339955 0.701820 -1.732540 -0.124991 1.288626 -0.320204 -1.917885 0.441667 0.004344 0.466945 1.896815 -0.324918 0.000603 -0.861950 0.923825 1.969178 0.396002 2.017014 -0.726212
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.613953 0.827195 -0.329070 -0.482905 1.088721 0.530846 -0.912608 -2.177492 0.538974 -0.897319 1.350979 3.254154 -0.593489 -2.412899 0.350794 -0.611556 -0.256851 0.766435 1.945316 -0.020172
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.072853 2.462306 0.858900 -0.901032 0.254476 1.551351 0.938583 -3.742269 -0.798840 1.646207 -1.413517 2.827897 -1.469105 -0.526834 -1.751093 0.894577 0.849569 1.183606 1.225332 0.017695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.794974 0.985529 1.214170 -1.000839 -0.387507 2.097539 1.969098 -2.694972 0.813109 -0.040436 1.638005 0.641860 0.159403 -3.534457 -1.470774 -0.472767 3.508519 -0.044774 -0.020805 -2.781544
wb_dma_rf/input_dma_done_all 4.323883 0.879842 0.025511 -1.307149 1.626798 1.136009 -1.737687 2.003895 -0.443317 1.568740 -3.191225 0.353717 0.269741 -0.861023 -0.180856 0.573325 1.192783 -2.265978 0.337010 -0.616612
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.063867 0.299492 -0.927887 0.490917 -0.747638 0.585594 0.456931 -2.251419 -1.295298 -0.235172 -0.236776 -1.690605 0.036684 -1.657287 -0.222613 -0.271008 0.358026 0.086912 -2.334676 0.246206
wb_dma_de/assign_66_dma_done 3.088444 1.818600 -1.606506 -2.352064 -0.381956 -1.782072 -2.433064 -1.015214 1.547948 -0.037631 -3.552716 1.234872 0.195293 -1.952034 0.729597 3.034187 -0.555679 0.221920 -0.100469 1.135974
wb_dma/wire_ch4_csr -2.639118 0.505403 -2.707070 1.155137 -2.157100 1.481873 -0.077166 -1.695495 -3.610129 2.084922 -2.499244 -1.447006 1.822529 -2.552774 -0.301535 -0.127561 0.341889 0.132041 -2.897257 1.638936
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.263031 -0.501173 -1.049344 1.111400 1.133736 -0.788076 -0.599252 -0.277613 0.012430 -0.800823 0.864379 1.280799 -0.249387 -2.315740 1.167957 -1.580925 -2.145899 0.375271 -0.125602 0.778524
wb_dma_ch_sel/input_ch3_csr -0.600072 -0.198770 -2.770138 1.748403 -2.456441 1.740560 -1.373076 -1.844795 -3.526560 1.776355 -3.053532 -1.769546 1.959233 -0.605032 0.923322 1.300438 -0.902879 0.750729 -1.758305 4.272223
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.064077 1.811453 0.388379 -2.051967 -1.011861 2.418372 0.415800 -2.257312 -0.391171 -0.895366 1.022632 0.720518 -1.372248 -1.708213 -0.963137 -0.015368 2.497462 0.291786 0.144942 -1.701298
wb_dma_de/wire_adr1_cnt_next -0.661477 -3.175873 -0.446046 0.829083 -0.637027 -0.420152 2.184055 2.168411 2.641181 -0.118011 -0.687812 0.905161 3.126623 -1.909950 0.799891 1.069876 1.510052 2.726976 0.135092 -1.527766
wb_dma/wire_de_adr0 -3.899404 -0.825871 -2.145860 -5.492889 -4.536324 -0.329132 -0.753396 0.472487 -1.639947 1.826535 -2.118656 -1.434485 -2.577567 2.239893 -0.227448 -1.791387 0.105744 -0.173135 -3.624509 -0.329868
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.687960 0.792719 -0.356194 -0.582302 1.066294 0.582694 -0.859290 -1.962312 0.506988 -0.842025 1.272868 3.086338 -0.514356 -2.284734 0.294715 -0.529522 -0.091557 0.767663 1.868250 -0.179826
wb_dma_de/reg_adr0_cnt -2.502188 -1.834031 -2.534765 -6.118262 -5.395016 -1.067617 -1.530576 0.800152 -0.093847 1.258671 -2.940493 -0.983603 -1.361567 2.044919 0.790257 0.507003 0.998165 0.835035 -3.390126 -0.784619
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.583371 0.763226 -0.383229 -0.538119 1.017374 0.525829 -0.857179 -2.153929 0.457936 -0.837034 1.314706 3.110948 -0.522732 -2.312343 0.352262 -0.606563 -0.215334 0.786537 1.844874 0.013013
wb_dma/wire_am0 0.489123 -1.656096 -1.328213 -0.510173 1.062632 0.904848 -1.497448 0.080882 -0.808331 2.204167 -0.090849 0.812585 -0.348890 2.985906 -0.312789 -0.433855 -1.878124 0.397764 0.316070 -0.047524
wb_dma/wire_am1 1.068940 -1.413728 -0.666960 -0.598796 -1.034452 -0.795233 -0.695876 0.473152 1.880027 -0.448078 -1.055214 0.423173 1.122240 -0.346442 1.171607 2.796297 0.730996 1.461940 -0.089954 -0.853951
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.338125 2.178411 0.199084 -1.419306 -0.364595 -0.172023 -1.195871 1.988644 -1.159152 -0.709242 -0.932472 -1.469082 1.304531 1.899468 -0.888483 0.582871 1.930257 -2.290793 -0.067702 0.569725
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.188937 2.119344 0.118708 -1.494540 -0.496141 -0.146975 -1.180635 1.808198 -1.252414 -0.655424 -0.947440 -1.407270 1.243129 1.879089 -0.872874 0.453452 1.854593 -2.156696 -0.098227 0.738683
wb_dma_ch_rf/always_22/if_1/if_1 0.517559 -1.570173 -1.320486 -0.451591 1.107624 0.874654 -1.468792 0.053370 -0.746368 2.155963 -0.090407 0.819777 -0.367441 2.841550 -0.255521 -0.437575 -1.842500 0.363767 0.299707 -0.037302
wb_dma_de/assign_69_de_adr0 -3.747561 -0.861896 -2.001496 -5.515938 -4.454956 -0.308732 -0.757112 0.444681 -1.552946 1.934421 -2.233289 -1.269356 -2.450965 2.021981 -0.107350 -1.919006 0.249660 -0.282090 -3.535742 -0.203737
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.270463 0.474520 -1.141205 -2.685594 -0.806776 -0.178078 -0.200275 3.672347 -1.638929 -0.681757 -1.121540 -0.390538 0.464222 3.202622 -0.508637 -0.498832 1.929453 -0.061224 0.286357 -1.088858
wb_dma_de/wire_mast0_go -1.337202 -0.486802 -1.116087 1.171227 1.157282 -0.828298 -0.604902 -0.271173 0.002378 -0.826747 0.863407 1.327690 -0.248908 -2.412251 1.215852 -1.602653 -2.198467 0.374114 -0.129265 0.777184
wb_dma_wb_slv/input_slv_din -5.542813 -2.271299 -0.792322 0.974195 0.502461 -2.312575 2.476341 3.616135 -0.743558 1.482952 -0.551249 -1.668449 0.333723 0.342253 -0.159227 -2.310605 -2.769835 -0.383395 -0.977140 -0.784884
wb_dma_de/always_3/if_1/if_1 -0.804369 -2.688263 -0.298869 2.175520 -0.547079 -0.919348 2.579501 2.606154 1.645252 -1.320125 0.300724 -0.072198 5.257256 -1.714686 0.765606 0.229328 2.218415 1.994814 -0.078468 -0.224846
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.906647 1.744414 0.391352 -1.944169 -0.973770 2.352107 0.416405 -2.199978 -0.362774 -0.884851 0.980265 0.653918 -1.402626 -1.670168 -0.939534 -0.030376 2.318954 0.258164 0.043176 -1.658476
wb_dma_ch_sel/always_47/case_1 1.160537 -1.390132 -0.691341 -0.646343 -1.035703 -0.771766 -0.721358 0.554787 1.807080 -0.441206 -1.117851 0.489508 1.182176 -0.266086 1.163608 2.741701 0.789977 1.413918 -0.018670 -0.912654
wb_dma_ch_sel/assign_152_req_p0 3.184503 2.131897 0.196437 -1.486915 -0.481621 -0.167595 -1.176313 1.650569 -1.068039 -0.652857 -0.874964 -1.419340 1.185436 1.795616 -0.860620 0.567146 1.797565 -2.182844 -0.068081 0.680409
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.702734 3.106379 0.506693 -4.024979 -2.324678 -0.526968 -1.049665 -3.134270 1.878216 -1.917785 1.648626 0.148040 -0.201882 1.587845 -1.243093 2.401038 2.489084 0.110873 2.334374 0.290791
wb_dma_de/reg_de_adr0_we -0.309010 0.784951 -0.021598 -1.772650 -2.045655 -0.646534 -0.041812 -0.175205 0.102427 -1.021719 1.143963 -0.679912 -1.161868 3.051839 -0.733290 0.560057 0.013243 0.629280 0.071455 -0.014519
wb_dma_ch_sel/assign_114_valid 3.449165 1.621173 -0.211666 -2.937449 -0.529455 0.439036 -1.571295 1.604175 -0.485511 0.675940 -2.263954 -0.386265 -0.745837 1.732107 -0.921178 1.037090 1.193083 -1.532322 0.087389 -0.492869
wb_dma_ch_rf/assign_4_ch_am1 -0.206682 -0.526464 -1.143571 0.041771 -1.533190 -1.166649 -0.180566 -0.187160 0.905568 -1.896070 -1.996755 -0.044640 0.359258 -2.388510 2.214103 2.578007 0.335092 2.106615 -2.319438 -0.186381
wb_dma_de/wire_dma_done_all 4.052971 0.924254 -0.104725 -1.312580 1.506063 1.133265 -1.667452 1.834895 -0.516024 1.604146 -3.250622 0.334227 0.300327 -1.015822 -0.213791 0.593657 1.244070 -2.201072 0.236675 -0.571867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.619920 -0.190915 -1.496807 -0.627350 -1.071910 -0.215627 1.685362 5.959736 -2.761181 -2.347044 -0.313345 -0.987044 3.180846 3.356743 -0.308482 -2.398735 2.139943 0.938515 0.167901 0.781260
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.907644 2.034660 -1.020614 0.651304 -1.259332 -4.592094 -3.625850 0.690774 1.070112 -1.650731 -0.546598 0.424245 3.169143 -2.224247 1.517441 2.190073 -0.677233 -1.942844 1.000470 2.636696
wb_dma_wb_slv/input_wb_data_i -2.573385 0.850545 0.314364 -1.108576 -3.514776 -2.006208 -0.881819 -2.272268 -4.428513 0.701490 -0.014210 -3.359908 2.833447 2.274812 -0.527797 -5.335915 0.844044 -3.711224 1.768013 8.585874
wb_dma_de/input_nd 4.930735 -0.013590 -0.243712 -1.240844 2.319319 1.646610 -0.075095 4.139375 -0.860266 0.388759 -2.066513 1.251080 1.243525 0.095742 -0.292488 0.339236 3.299539 -0.602681 1.298046 -3.606175
wb_dma_ch_sel/assign_126_ch_sel -2.503079 0.320644 -1.835423 -4.529234 -1.446006 -2.702269 0.929427 1.639756 2.382459 1.147131 -3.887365 -0.632995 0.243679 -2.174584 -0.657117 -1.558523 -1.183659 -0.499367 -4.088234 0.415763
wb_dma/wire_mast1_err 3.662331 1.237304 -1.536846 -3.247941 0.067339 0.172773 -1.158583 1.636364 -1.195507 -1.576154 0.250340 2.604834 -0.102817 1.045839 -0.144539 -1.116334 1.567839 0.681705 2.067271 -0.920497
wb_dma_de/wire_ptr_valid 0.200626 1.695064 1.705758 0.074919 0.826886 1.186021 2.432991 -4.123473 0.462323 2.394900 -0.675121 2.647370 0.157454 -2.504490 -2.258976 0.438702 1.996218 0.732720 1.028514 -1.114547
wb_dma/wire_ch_sel -1.161929 4.792665 0.321821 -3.344811 -0.172804 -2.192565 1.427120 -2.724232 2.059719 1.171120 -2.606318 -0.070607 -4.011683 -0.606732 -3.482293 0.580625 -3.508589 -0.534984 -2.870046 0.230070
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.677636 1.031039 1.176057 -1.097795 -0.404381 2.031775 1.837072 -2.601196 0.796954 -0.039448 1.576100 0.609125 0.041089 -3.377103 -1.403330 -0.434363 3.386692 -0.131054 -0.002346 -2.715560
wb_dma_de/always_12/stmt_1/expr_1 3.024340 0.308570 -0.997211 -0.192662 2.702597 0.297355 -2.318665 1.851969 -0.384052 0.653061 -2.262748 1.520074 0.059591 -2.987397 1.024295 -1.017088 -0.982717 -1.910542 0.226833 0.254704
wb_dma/wire_dma_req 1.834318 4.165081 0.641504 -3.185115 -2.062421 -0.312446 0.135969 -4.826917 0.586348 -0.240426 -0.253048 1.077694 -1.306529 1.113279 -2.083508 2.210557 1.339075 0.910991 1.455563 1.239879
wb_dma_ch_sel/assign_136_req_p0 3.374799 2.163031 0.288230 -1.480369 -0.428399 -0.237516 -1.225348 1.881367 -1.057202 -0.802432 -0.735852 -1.509467 1.238925 2.159840 -0.881102 0.515595 1.826252 -2.308392 0.067757 0.743561
wb_dma_ch_rf/assign_5_sw_pointer 1.410595 2.619264 -1.359896 -0.008119 -0.771756 -2.464909 -1.210243 -1.425283 0.144447 -2.561294 -2.904219 -0.134115 1.046501 -3.198786 1.743047 2.524062 -0.434298 0.603711 -2.350661 2.591934
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.900236 1.362178 0.676814 -1.706696 -0.106082 1.326612 -0.315788 -2.012912 0.473906 -0.006303 0.463610 1.967780 -0.313424 -0.054977 -0.829284 0.973534 1.944782 0.401566 2.029979 -0.750384
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.156890 -0.565260 -1.210750 -0.015746 -1.643559 -1.204119 -0.239882 -0.092146 0.837302 -1.906099 -2.146556 -0.074796 0.509203 -2.294151 2.251135 2.640225 0.398707 2.131338 -2.346081 -0.059646
wb_dma_ch_sel/assign_97_valid/expr_1 1.687620 -1.673976 -3.175028 -2.673392 -4.169090 0.136086 -3.476660 0.958195 -2.096395 1.800878 -2.868984 -4.103909 5.405724 3.222830 0.746656 2.750640 3.664963 -1.555712 -0.021855 2.250201
wb_dma_de/always_9/stmt_1 1.463720 -0.477213 -0.648073 0.336875 1.743751 -0.131062 -1.413355 3.833825 -0.861025 1.531563 -3.588344 -1.482595 0.621069 -0.767223 0.683459 -0.389687 -0.698608 -2.608237 -1.602597 0.125258
wb_dma_de/input_pause_req -1.588894 4.776483 -0.990169 -1.376818 0.790151 -4.034636 -0.036434 -0.227867 -0.350426 1.188257 -3.063083 1.971693 -2.397855 -2.394037 -2.233084 -1.628061 -4.503920 -1.372762 -1.656270 1.220277
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.712570 3.022161 0.441950 -3.972776 -2.359241 -0.525465 -1.092258 -3.013723 1.811386 -1.904740 1.624421 0.143018 -0.146027 1.652063 -1.180752 2.343823 2.470968 0.105663 2.315300 0.441231
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.201778 2.553172 0.887261 -1.005606 0.193538 1.610946 0.957480 -3.856975 -0.855240 1.677082 -1.414850 2.924222 -1.467615 -0.520714 -1.806043 0.863506 0.963076 1.232172 1.311104 0.067505
wb_dma_de/wire_dma_busy -0.479580 2.586454 0.034135 -1.828895 2.251408 -2.194556 0.754723 0.926442 3.426501 0.454874 -2.491393 -1.166129 -1.814546 -3.227152 -1.934555 0.206957 -2.782520 -2.178885 -3.325491 -1.853629
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.926204 1.299864 0.672936 -1.701746 -0.068002 1.309947 -0.306021 -1.884343 0.436723 -0.061338 0.459589 1.920453 -0.332160 0.002780 -0.861891 0.965381 1.954376 0.405583 2.053339 -0.752274
wb_dma_ch_pri_enc/always_2/if_1 1.596467 0.797961 -0.360686 -0.498090 1.151876 0.560529 -0.858648 -2.130091 0.522026 -0.867575 1.352807 3.198310 -0.561571 -2.430593 0.348078 -0.624485 -0.226769 0.781067 1.867228 -0.090575
wb_dma_de/always_6/if_1/stmt_1 1.882058 0.198162 0.858982 0.381083 2.904134 -0.463263 -0.495672 2.278408 2.612830 1.479465 -2.464188 -1.701550 2.773925 -4.025422 -0.095653 1.465265 2.197099 -3.650109 -0.480062 -2.222751
wb_dma_ch_rf/input_de_txsz_we 4.691014 -0.142971 1.746478 -0.017455 3.002213 0.009623 -1.981814 4.278656 1.522627 0.189168 -1.232754 -0.991273 -0.400226 1.800071 0.429978 0.674903 -0.755165 -3.286053 0.960376 -0.179391
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.230832 -0.503792 -1.101569 1.110030 1.130705 -0.771873 -0.641410 -0.229909 0.032595 -0.898175 0.881569 1.348056 -0.191887 -2.327670 1.201422 -1.601486 -2.160015 0.442340 -0.064530 0.737304
wb_dma_wb_if/input_wb_addr_i -4.847559 1.881447 -1.532470 -0.457189 -0.943920 -2.821750 0.395023 -0.314089 -2.208582 -0.299246 -2.169474 -0.752156 1.390484 -1.588916 2.048809 -4.406513 -1.889106 -1.089394 -2.247485 6.594997
wb_dma_ch_sel/always_7/stmt_1 2.887872 1.330673 0.729175 -1.653841 -0.046325 1.343510 -0.293370 -1.909996 0.467308 -0.020424 0.488566 1.931025 -0.326853 -0.032534 -0.857693 0.977278 1.932774 0.387066 2.014045 -0.786651
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.851721 1.451791 -3.653325 -0.639766 -2.580999 -3.139731 -0.616104 0.204249 -1.453686 3.747337 -1.436386 1.163341 3.729767 -1.644159 -2.152109 0.335437 -0.041122 -0.334338 -0.459086 -1.562544
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.027209 0.742585 -0.665536 0.365161 3.602782 2.551772 0.980648 -1.148795 -3.646514 1.429735 -1.807954 5.803087 -0.311181 -0.599334 -0.205679 -3.280031 0.230265 2.394329 2.695470 1.455985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.479934 -0.091942 -1.568973 -0.639239 -1.165635 -0.178066 1.741039 5.800626 -2.820336 -2.274444 -0.362141 -1.003137 3.158267 3.211137 -0.396041 -2.296472 2.217737 0.999877 0.087926 0.548764
wb_dma_ch_rf/always_4/if_1/block_1 -4.377228 1.332707 -0.432016 1.659430 -2.088594 1.083874 0.077003 -3.720604 -2.205841 2.243866 -1.936806 -1.266303 -0.770537 -4.866138 -0.284738 -0.111821 0.163720 -1.132925 -3.263363 0.740046
wb_dma_de/reg_dma_abort_r 3.715420 1.278857 -1.420395 -3.083238 0.240066 0.312401 -1.071354 1.381361 -1.087575 -1.546828 0.314787 2.821655 -0.173293 0.731478 -0.155210 -1.006434 1.597829 0.745541 2.131735 -1.142159
wb_dma_ch_sel/input_ch2_txsz 2.848384 1.345550 0.682992 -1.694164 -0.065487 1.330220 -0.249212 -1.983598 0.490246 -0.014656 0.481691 1.905651 -0.343850 -0.075057 -0.865865 0.983134 1.982340 0.399940 2.025622 -0.813739
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.135104 -0.478862 -1.041687 1.136504 1.200800 -0.723815 -0.606815 -0.320270 0.096731 -0.854345 0.935928 1.369216 -0.264479 -2.337270 1.165492 -1.554961 -2.146885 0.412428 -0.037198 0.671772
wb_dma_ch_sel/input_ch5_csr -2.565181 0.322824 -2.614622 1.056308 -2.095840 1.674068 -0.056684 -1.726795 -3.438846 2.212768 -2.547011 -1.386027 1.602457 -2.379646 -0.280889 0.005418 0.252293 0.274587 -2.925576 1.519276
wb_dma_ch_sel/assign_150_req_p0 3.338937 2.192609 0.146961 -1.528138 -0.477975 -0.152378 -1.202839 1.947404 -1.205488 -0.673561 -1.023251 -1.490540 1.366518 1.885114 -0.874270 0.532753 1.977743 -2.305638 -0.131491 0.604798
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.216918 -0.464319 -1.028397 1.170938 1.162915 -0.721744 -0.583825 -0.339131 0.093648 -0.842630 0.892393 1.305642 -0.234380 -2.334492 1.182109 -1.528594 -2.162036 0.380020 -0.082756 0.710498
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.367892 0.791087 -0.056398 -1.732946 -2.037747 -0.661644 0.015958 -0.204264 0.020577 -1.032248 1.118230 -0.626287 -1.132773 2.912074 -0.725121 0.526113 0.015656 0.631938 0.077515 0.021819
wb_dma_ch_sel/assign_155_req_p0 3.230632 2.212631 0.228796 -1.496870 -0.535488 -0.262387 -1.151084 1.821361 -1.117427 -0.781542 -0.816506 -1.550844 1.272838 2.014428 -0.914899 0.516423 1.840136 -2.301616 -0.079018 0.764153
wb_dma_ch_sel/always_43/case_1/stmt_4 2.907593 1.301341 0.704995 -1.693351 -0.022974 1.325141 -0.302848 -1.861217 0.473252 0.000701 0.465495 1.895665 -0.316503 -0.026828 -0.846077 0.986938 1.943393 0.358547 2.001419 -0.792835
wb_dma_ch_sel/always_43/case_1/stmt_3 2.855359 1.309879 0.722117 -1.670758 -0.085275 1.317230 -0.289932 -1.968434 0.469974 -0.007232 0.500533 1.941806 -0.329000 -0.080834 -0.867846 0.961403 1.944997 0.416140 1.999603 -0.752525
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.704282 0.461950 -1.223872 -0.291070 -0.124321 -0.618265 -0.991695 -2.343075 -0.445562 -0.903641 1.068552 2.160338 -0.111543 -2.092266 0.820820 -2.001497 -1.537344 0.720059 0.824058 2.417254
wb_dma_ch_sel/always_43/case_1/stmt_1 4.133336 1.821789 -0.144645 -1.755676 1.227446 -0.078918 -2.510578 0.715793 0.970853 0.715916 -3.069915 -0.823472 1.455546 -2.186767 0.176327 1.532388 1.529294 -3.118499 0.456747 0.610174
wb_dma_de/always_19/stmt_1/expr_1 -1.510960 0.014954 -2.034751 -1.631615 -2.792904 -2.328576 1.864763 2.323459 1.208453 -1.889929 -1.145394 1.061830 -0.182678 0.352285 -0.405751 1.560155 -0.127619 3.930058 -1.462218 -2.333927
wb_dma_ch_rf/wire_ch_err_we 3.741120 1.286879 -1.496269 -3.256334 0.161323 0.295838 -1.059661 1.518370 -1.154882 -1.513168 0.167342 2.762245 -0.147972 0.836129 -0.192066 -1.057598 1.692494 0.742419 2.100952 -1.176002
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.755397 2.446405 -0.635097 -2.129652 0.922338 -2.687488 1.484401 0.572444 1.943195 -0.688631 -1.415763 -0.609056 -1.233571 -2.083439 -1.588668 -1.393728 -2.210278 -0.738227 -2.793982 -0.637708
wb_dma_rf/wire_ch1_adr1 -1.757143 -0.768128 0.888730 1.030052 0.625686 -0.180398 1.586317 -0.497784 1.280270 0.792408 0.701879 -0.014132 1.438485 -1.986583 -0.553126 -0.404741 1.224038 -0.342451 -0.130192 -1.250242
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.377099 -1.254167 -0.752478 -0.027552 0.617377 1.378857 -1.299144 -1.707723 -5.208241 5.660719 -2.085627 0.954028 2.146535 3.185913 -0.944938 -2.248937 1.419930 -1.953434 1.154176 2.259331
assert_wb_dma_wb_if/input_pt_sel_i -2.456441 0.904760 -1.213685 2.108825 -2.173478 1.190377 0.165853 -0.107044 -2.718564 0.917494 -1.681774 -1.154759 -0.337234 -4.235151 -0.674426 -1.396630 -0.359854 0.065800 -2.428645 0.234862
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.652708 -0.750035 -1.779966 -1.872219 -1.190530 0.502680 1.465301 5.621288 -2.011812 -1.020203 -1.430240 0.021502 1.085892 3.193107 -0.351666 -1.670480 1.515442 1.844321 0.290548 -0.741065
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.165735 -0.520473 -1.033177 1.107670 1.190813 -0.742059 -0.610811 -0.238400 0.072763 -0.847403 0.915507 1.367994 -0.249760 -2.339080 1.182089 -1.530563 -2.120989 0.406944 -0.043628 0.717312
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.989311 1.346187 0.741547 -1.694514 -0.043741 1.350234 -0.329816 -1.897267 0.506133 -0.034837 0.492066 1.956781 -0.361955 -0.008639 -0.831112 0.988010 1.982389 0.395034 2.094245 -0.794997
wb_dma_rf/input_paused -1.651135 1.212505 0.505782 1.837568 -0.549812 -2.199509 -1.148377 -0.224762 -0.706190 1.052956 -0.065154 1.171192 0.054707 -0.676650 -0.030554 0.084126 -1.693333 -1.219749 1.063031 1.300723
wb_dma/wire_mast0_adr -0.344665 2.562248 -1.448703 2.834297 -0.172748 -0.058033 -0.798504 -2.033121 -4.290678 -0.501923 1.983165 -2.956921 4.770240 0.116799 -1.703068 0.632754 2.655284 -2.147786 0.399166 0.434344
wb_dma_ch_pri_enc/inst_u8 1.546127 0.792728 -0.410783 -0.601046 0.991138 0.540455 -0.867937 -2.091737 0.433102 -0.836838 1.311024 3.167267 -0.497495 -2.308549 0.333193 -0.632900 -0.196507 0.776026 1.861099 -0.000466
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.263607 2.184954 0.282230 -1.503636 -0.479483 -0.236995 -1.260535 1.764928 -0.998582 -0.779552 -0.800209 -1.477399 1.134720 1.987347 -0.898403 0.568378 1.769670 -2.244072 -0.015422 0.719084
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.829073 -0.269267 0.811060 0.867511 1.477005 -0.966421 -1.652169 2.474906 0.966273 0.448416 -1.433761 -1.926139 -0.757060 0.520878 0.845253 0.064433 -2.545463 -2.748471 -1.001735 1.604451
wb_dma_ch_arb/always_2/block_1 -0.688825 0.421520 -1.775790 -2.148628 -2.879766 0.124475 4.513422 1.973558 -0.975715 -1.670910 -0.849524 2.618087 3.614781 -2.457608 -1.653668 -2.244486 4.513573 3.793489 -1.096632 -1.736764
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.391854 0.881601 -0.012754 -1.468190 1.562312 1.126337 -1.680552 2.108495 -0.487928 1.492563 -3.195148 0.345777 0.407739 -0.700742 -0.179317 0.467613 1.340468 -2.246488 0.397651 -0.531047
wb_dma_ch_sel/always_40/case_1/cond 0.182782 1.730219 1.683286 0.038354 0.789898 1.243694 2.429776 -4.144146 0.395565 2.440504 -0.720203 2.636607 0.025326 -2.441390 -2.255845 0.422074 1.985780 0.755537 1.008825 -1.049981
wb_dma_ch_rf/assign_22_ch_err_we 3.505403 1.223405 -1.505960 -3.062716 0.137676 0.299164 -1.058816 1.386056 -1.198672 -1.441648 0.136681 2.701936 -0.111803 0.652289 -0.147577 -1.065771 1.566978 0.768354 1.966731 -1.095446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.567216 -0.143547 -1.523756 -0.621940 -1.132913 -0.174190 1.691079 5.847934 -2.809807 -2.309880 -0.309922 -0.942792 3.198207 3.262868 -0.335940 -2.325537 2.244383 0.982208 0.117236 0.621483
wb_dma_ch_rf/wire_pointer -2.243840 2.551328 2.277917 1.911946 -0.447191 1.882385 1.741890 -5.717266 -0.598101 4.802737 -1.828220 2.578260 -1.044804 -5.086355 -2.214636 0.956766 1.241761 -0.630299 0.164195 -0.535020
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.674464 0.822238 -0.336763 -0.613093 1.034964 0.569911 -0.920934 -2.125345 0.528556 -0.835138 1.306162 3.144095 -0.566862 -2.314496 0.327925 -0.543689 -0.155662 0.753839 1.899613 -0.059321
wb_dma_ch_pri_enc/wire_pri19_out 1.677797 0.833281 -0.364803 -0.568451 1.046793 0.589313 -0.877517 -2.116111 0.484445 -0.806663 1.286518 3.146558 -0.520961 -2.299906 0.267604 -0.533291 -0.121357 0.743159 1.850807 -0.105333
wb_dma_ch_sel/assign_5_pri1 0.949146 -0.177893 -0.207482 0.952893 2.305628 0.363342 -0.436112 -0.017282 0.916101 -0.757279 1.066185 2.244098 -0.657885 -2.619166 0.722091 -0.235973 -0.907669 0.439262 0.877700 -1.683943
wb_dma_rf/inst_u26 3.590534 1.180872 -1.501195 -3.118352 0.121135 0.253095 -1.081494 1.564019 -1.138383 -1.528266 0.238134 2.631347 -0.100369 0.860001 -0.143026 -1.130820 1.555739 0.683640 2.029508 -1.071004
wb_dma_rf/inst_u27 3.727235 1.182597 -1.377527 -3.066945 0.209089 0.350289 -1.103899 1.551147 -1.088673 -1.577983 0.312398 2.724159 -0.090592 0.901516 -0.119858 -1.085413 1.620028 0.719927 2.153478 -1.067917
wb_dma_de/always_23/block_1/case_1/block_10 2.772428 3.082322 0.442896 -3.976248 -2.341867 -0.495722 -1.119036 -3.124158 1.825228 -1.868073 1.619016 0.204631 -0.141740 1.546560 -1.217032 2.383782 2.509766 0.107934 2.368450 0.392779
wb_dma_de/always_23/block_1/case_1/block_11 2.561855 2.139554 0.665066 -3.519281 -2.144462 0.698378 -0.316813 -2.085039 0.549753 -1.046110 1.607686 1.250404 -1.488445 2.985234 -1.582928 1.537096 2.008673 1.005533 2.114577 -0.779624
wb_dma_rf/inst_u22 3.747302 1.238033 -1.504286 -3.120578 0.266669 0.273728 -1.096388 1.590478 -1.142193 -1.542841 0.224274 2.767157 -0.134062 0.834310 -0.115937 -1.138444 1.586799 0.707585 2.089958 -1.080365
wb_dma_rf/inst_u23 3.478096 1.154661 -1.523398 -3.060635 0.147908 0.195194 -1.075233 1.576666 -1.175694 -1.478165 0.130335 2.590520 -0.009968 0.736744 -0.095979 -1.162115 1.566200 0.653119 1.962853 -0.999964
wb_dma_rf/inst_u20 3.519307 1.241416 -1.493887 -3.121754 0.124692 0.245060 -1.061612 1.503031 -1.151414 -1.483265 0.194893 2.621551 -0.144512 0.799361 -0.143120 -1.055327 1.566371 0.720934 1.969314 -1.119246
wb_dma_de/assign_86_de_ack 1.944082 4.199245 0.671862 -3.319475 -2.104609 -0.216527 0.086780 -5.111175 0.569104 -0.189504 -0.182368 1.127865 -1.242666 1.084522 -2.155806 2.265605 1.524372 0.911351 1.642674 1.219676
wb_dma_rf/inst_u28 3.488013 1.237800 -1.521132 -3.080108 0.161764 0.253630 -1.062926 1.374580 -1.185998 -1.464720 0.229628 2.705226 -0.140920 0.661572 -0.136989 -1.114095 1.563429 0.749773 2.014284 -1.073151
wb_dma_rf/inst_u29 3.836784 1.297773 -1.489362 -3.293906 0.117699 0.286465 -1.123415 1.499042 -1.151264 -1.617774 0.326518 2.763819 -0.153777 0.990160 -0.170541 -1.040216 1.648912 0.775304 2.178057 -1.068959
wb_dma_ch_sel/always_1/stmt_1 1.739900 4.200037 0.532331 -3.139701 -1.995330 -0.396422 0.122635 -4.846917 0.411449 -0.112558 -0.457472 1.018412 -1.189440 0.940110 -2.061978 2.111941 1.266719 0.777797 1.340485 1.399223
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.263413 -0.111049 0.331246 1.334921 0.580796 -0.680022 -1.224278 -0.048793 0.837665 1.325476 -1.548229 -1.825070 -1.035307 -1.243512 0.496443 0.670062 -2.706403 -2.016167 -1.994040 1.295976
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.357862 2.218263 0.160981 -1.555222 -0.459251 -0.192236 -1.298907 1.764865 -1.153277 -0.655079 -1.004650 -1.426165 1.210697 1.901987 -0.893285 0.507212 1.801282 -2.314351 -0.040601 0.779996
wb_dma_rf/inst_check_wb_dma_rf -1.277491 1.531535 -0.566793 0.892436 -0.367998 -0.900854 -0.114065 -2.105722 0.479543 -2.777041 -0.960962 -1.916674 0.502906 -4.830678 1.758529 -0.221882 0.339098 -0.089495 -3.681889 1.858808
wb_dma_rf/reg_wb_rf_dout -7.319252 0.838742 1.130700 -0.534019 -2.131166 -6.344347 -0.179419 1.128717 -1.642649 0.752746 -5.076087 -2.207366 -1.949406 -5.290639 3.176983 -3.719802 -2.240103 -4.581433 -3.688430 3.938154
wb_dma/input_dma_req_i 1.803051 4.135718 0.662683 -3.088742 -1.960530 -0.274883 0.236231 -4.815557 0.481274 -0.049367 -0.363652 1.089255 -1.294746 1.097238 -2.164251 2.186703 1.305071 0.910418 1.436718 1.201155
wb_dma_de/input_am1 1.100008 -1.327069 -0.695353 -0.585300 -1.008148 -0.731961 -0.711284 0.499572 1.723497 -0.391891 -1.053317 0.454952 1.108602 -0.296206 1.099843 2.653995 0.700953 1.382190 -0.054595 -0.831602
wb_dma_de/input_am0 0.460051 -1.489483 -1.340202 -0.407711 1.097185 0.833073 -1.458461 0.059705 -0.797920 2.111156 -0.112098 0.785418 -0.356705 2.747855 -0.272248 -0.421518 -1.835111 0.379521 0.264501 -0.020424
wb_dma_ch_sel/reg_next_start 1.152715 1.497042 -1.248027 -0.484970 -1.294838 -3.946924 -4.123587 0.404868 1.770992 -0.478758 -1.669564 1.310112 1.176390 -2.389834 1.638791 2.860967 -1.420323 -1.374877 1.241647 1.507945
wb_dma_ch_sel/input_ch4_csr -2.616353 0.447820 -2.658135 1.050956 -2.210264 1.497061 -0.055093 -1.701124 -3.238131 2.015729 -2.512862 -1.492748 1.832817 -2.778324 -0.300289 0.005167 0.432240 0.173971 -2.997509 1.514184
wb_dma/wire_mast0_dout -3.128134 3.073315 -0.986442 1.538753 -1.298419 -0.455097 1.466737 -1.903587 -3.693766 1.141437 -3.124738 -0.595650 -0.493912 -1.325781 -0.437670 -1.053904 -0.433208 0.682774 -3.778489 3.195481
wb_dma_ch_sel/assign_107_valid 3.485775 1.623280 -0.151505 -2.809287 -0.433756 0.337798 -1.644897 1.649927 -0.453250 0.606696 -2.188373 -0.428747 -0.860506 1.757937 -0.821473 1.046090 0.990072 -1.611900 0.126119 -0.401391
wb_dma/wire_next_ch 2.597396 1.782238 -1.731624 -2.141522 -0.453191 -1.827672 -2.292536 -1.138362 1.334535 0.200504 -3.723427 1.209687 0.133589 -2.137770 0.713871 2.891938 -0.756086 0.347608 -0.368347 1.201535
wb_dma_rf/wire_ch2_txsz 2.958003 1.365337 0.697860 -1.756605 -0.071730 1.328931 -0.325353 -1.949768 0.470253 -0.048646 0.505055 1.967120 -0.337139 0.008938 -0.846710 0.946592 2.025232 0.417936 2.087164 -0.752528
wb_dma_ch_rf/wire_ch_am0 0.492700 -1.444932 -1.311546 -0.416821 1.099975 0.854017 -1.434012 0.031035 -0.849853 2.110608 -0.096442 0.818413 -0.369348 2.778389 -0.326714 -0.434062 -1.805092 0.339693 0.294244 0.017832
wb_dma_ch_rf/wire_ch_am1 0.021086 -0.561514 -1.143302 0.065022 -1.500241 -1.144734 -0.286878 -0.110593 0.997347 -1.866181 -2.093562 0.007122 0.389177 -2.359057 2.272678 2.789820 0.327076 2.154018 -2.252990 -0.304736
wb_dma/wire_ch6_csr -2.647284 0.152744 -2.587257 1.102228 -2.222674 1.586812 -0.037500 -1.342065 -3.416471 2.085787 -2.631469 -1.467098 1.543240 -2.336154 -0.129147 -0.024612 0.153486 0.299995 -3.059262 1.560955
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.585126 0.772391 -0.374727 -0.479308 1.123054 0.551670 -0.891120 -2.069496 0.488683 -0.829229 1.288502 3.123983 -0.577013 -2.365432 0.368323 -0.599699 -0.250084 0.761435 1.866617 -0.067339
wb_dma_de/input_csr 3.148539 -2.883058 -1.330149 -3.998043 -0.510980 2.382811 0.445234 2.874022 -3.986975 3.396728 -4.027791 5.308601 -1.791875 5.232924 0.751723 -4.449096 -0.212452 3.135185 2.473088 2.857536
wb_dma_de/reg_read 2.919254 0.362828 -1.013744 -0.222846 2.623992 0.351796 -2.204390 1.611904 -0.395780 0.694562 -2.206844 1.577270 0.073544 -3.026964 0.948542 -0.974833 -0.888151 -1.785884 0.214990 0.164736
wb_dma/input_wb1_cyc_i -2.208281 0.991356 -1.200460 2.094782 -2.174378 1.245294 0.092341 -0.146055 -2.677377 0.862587 -1.690746 -1.005308 -0.366060 -4.385198 -0.702337 -1.327090 -0.276918 0.059163 -2.364670 0.181465
wb_dma_ch_rf/wire_ch_adr0_we -3.726907 -1.048616 -2.039889 -5.695894 -4.712800 -0.062755 -0.697069 0.488568 -1.611748 1.961687 -1.941848 -1.395844 -2.504831 2.678074 -0.295887 -1.809867 0.408724 -0.060487 -3.438658 -0.426416
wb_dma_ch_sel/assign_140_req_p0 3.193457 2.167742 0.156770 -1.420965 -0.379312 -0.187072 -1.244006 1.819921 -1.133420 -0.572012 -1.057262 -1.509013 1.199885 1.738604 -0.856280 0.546527 1.733580 -2.372067 -0.202526 0.661655
wb_dma_rf/wire_ch3_txsz 2.782341 1.324149 0.659295 -1.706534 -0.138570 1.309367 -0.262798 -1.938808 0.388415 -0.013278 0.445208 1.858382 -0.297119 -0.036900 -0.858950 0.890664 1.917655 0.402359 1.942298 -0.667661
wb_dma_rf/input_wb_rf_din -2.798451 0.954105 0.272292 -1.172905 -3.468651 -2.470968 -1.316071 -1.766010 -3.760626 1.255111 -0.993618 -4.311812 2.750558 1.897475 -0.722896 -4.958445 -0.077305 -4.732397 0.690239 8.861808
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.668375 -0.828184 -1.974365 -5.576120 -4.543494 -0.224287 -0.787665 0.381873 -1.607790 1.842105 -2.104228 -1.295053 -2.480604 2.119220 -0.168122 -1.825433 0.359269 -0.255381 -3.440739 -0.230485
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.147698 0.520918 0.222338 1.340189 0.005319 -0.636701 0.385545 0.383673 -0.804215 -1.349338 1.190130 -1.070923 2.211440 0.208012 0.005628 -0.649843 0.794945 -0.705432 -0.226100 1.248883
wb_dma_pri_enc_sub/reg_pri_out_d1 1.583883 0.844959 -0.386421 -0.578469 1.030764 0.467174 -0.934521 -2.133780 0.440048 -0.875938 1.328915 3.161601 -0.520728 -2.280334 0.373320 -0.678059 -0.225738 0.755754 1.907417 0.090841
wb_dma_ch_rf/always_19/if_1/block_1 -1.224030 -0.115260 0.336440 1.266808 0.485851 -0.645106 -1.174211 -0.065613 0.818418 1.309063 -1.524139 -1.801523 -0.962003 -1.209842 0.437936 0.663245 -2.579063 -1.979377 -1.982319 1.247953
wb_dma_ch_rf/always_2 0.241490 1.646502 1.773576 0.103533 0.800061 1.215941 2.452408 -4.091012 0.373118 2.454512 -0.721234 2.629446 0.035089 -2.240972 -2.292300 0.382269 1.923557 0.709964 1.036792 -0.951599
wb_dma_ch_rf/always_1 -1.547099 0.661107 0.314961 -0.404545 -1.486668 -1.241225 -1.150916 -0.279090 0.887872 0.315884 -0.376072 -2.434801 -2.202205 1.734004 -0.274908 1.198961 -2.609520 -1.331236 -1.868439 1.217856
wb_dma_de/input_mast0_drdy 0.558852 3.004103 -2.972745 0.215443 -0.223176 0.847882 -2.995826 -3.367274 -3.638211 1.269749 -0.084797 -0.753135 0.969453 -1.759224 -1.641265 1.558246 0.751485 -1.692781 0.110480 -1.124971
wb_dma_ch_rf/always_6 -3.861664 0.968608 -2.906413 0.111095 -1.445161 -1.781813 0.308894 -0.644441 -2.170467 3.998106 -0.942918 2.246570 3.424256 -0.407885 -2.135620 -0.607996 0.209306 0.807658 0.412233 -0.681934
wb_dma_ch_rf/always_5 -2.096839 0.359516 -1.078968 0.354496 -0.741953 0.482000 0.500408 -2.217990 -1.365583 -0.263284 -0.417218 -1.658340 0.176475 -1.808527 -0.190642 -0.397294 0.436459 0.085612 -2.413875 0.350564
wb_dma_ch_rf/always_4 -4.479178 1.525966 -0.380167 1.834379 -2.178252 1.220204 -0.030696 -4.054595 -2.448777 2.417302 -1.977994 -1.201027 -0.812249 -5.010218 -0.336568 -0.056513 0.181536 -1.254443 -3.150630 0.982329
wb_dma_ch_rf/always_9 3.740235 1.303427 -1.415097 -3.226987 0.118051 0.247820 -1.113649 1.495447 -1.091011 -1.585513 0.291795 2.696047 -0.132948 0.979265 -0.163161 -1.107888 1.625416 0.716088 2.142484 -1.005476
wb_dma_ch_rf/always_8 -2.315848 2.718036 -1.016466 -2.022405 1.028323 -3.300083 0.466875 0.689069 2.350458 0.456289 -3.096375 -1.811417 -1.313012 -3.211522 -1.551336 -1.059218 -3.781613 -2.252582 -4.392434 0.454462
assert_wb_dma_rf/input_wb_rf_dout -1.214111 1.647527 -0.535544 0.949927 -0.377933 -0.932958 -0.153660 -2.222776 0.455630 -2.815623 -1.038822 -1.997156 0.519170 -4.949443 1.831158 -0.126424 0.323778 -0.177354 -3.764080 1.935103
wb_dma/wire_wb1_addr_o -0.145846 -1.283357 -0.656131 0.664785 -0.245258 0.697291 1.556074 2.340161 -0.404742 -0.466622 -0.297098 0.508514 0.704439 0.315364 0.206807 -1.363197 -0.355074 1.816287 0.286131 0.498756
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.298401 0.773671 -0.434221 -0.451551 0.936604 0.400399 -0.877294 -2.126829 0.415190 -0.808414 1.254859 2.987219 -0.531156 -2.397923 0.412181 -0.698120 -0.336371 0.761891 1.713846 0.134179
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.243213 0.538081 -1.150154 -2.698987 -0.898367 -0.186664 -0.223207 3.571550 -1.654536 -0.595787 -1.166485 -0.366827 0.484404 3.111530 -0.535207 -0.440478 1.937263 -0.027151 0.229891 -1.096653
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.313510 1.037435 0.831391 -1.563531 -0.658092 -1.637900 -0.571997 4.131237 -0.819257 -3.496633 2.352346 -1.781499 1.931758 6.379696 -0.299309 -1.326488 1.469507 -1.515565 1.828443 2.166234
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.178194 -1.274608 -3.013802 -2.990932 0.210683 -0.891176 1.961200 -3.321475 -1.745323 -1.795925 -2.308795 -3.034200 1.158827 -2.485408 0.734898 -3.098165 1.143836 1.413844 -4.387492 1.534742
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.037288 0.519283 -0.252268 -0.364895 0.491429 -2.425543 -1.143712 3.832721 -0.782466 -4.268447 3.242634 -0.500527 1.815426 3.970791 0.908096 -2.841361 -0.673068 -1.118398 1.708904 2.807260
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.342125 0.369351 0.855569 -0.244349 1.197847 1.145675 0.102341 0.189273 0.942989 0.082689 0.210544 0.994222 -0.415146 -0.285537 -0.521544 1.389321 1.365615 0.054038 1.084075 -2.481112
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.203704 -0.480573 -1.062390 1.122027 1.146334 -0.759421 -0.578362 -0.273100 0.035905 -0.822570 0.874804 1.339633 -0.250825 -2.302372 1.156767 -1.532289 -2.106054 0.396371 -0.048896 0.735023
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.011711 1.720991 0.395025 -2.025295 -1.030051 2.371090 0.417510 -2.225009 -0.311135 -0.888052 0.994545 0.690736 -1.455292 -1.575292 -0.965472 0.005518 2.400473 0.316128 0.090730 -1.735373
wb_dma_wb_slv/reg_slv_dout -2.804166 0.852376 0.392435 -1.043545 -3.580168 -2.233420 -0.809166 -2.146022 -4.273508 0.591773 0.020194 -3.321780 2.801682 2.208658 -0.456977 -5.311405 0.698430 -3.712960 1.724201 8.526450
wb_dma_ch_pri_enc/always_2 1.565425 0.815570 -0.414763 -0.612977 1.005223 0.483335 -0.883417 -2.122833 0.441301 -0.827007 1.212412 3.154346 -0.489171 -2.345781 0.332609 -0.672803 -0.169041 0.733006 1.841416 0.093994
wb_dma_ch_pri_enc/always_4 1.593988 0.809194 -0.404601 -0.550858 1.056332 0.541319 -0.874779 -2.220132 0.481339 -0.844275 1.349677 3.235174 -0.570631 -2.430662 0.364474 -0.592897 -0.176427 0.818622 1.891809 -0.015827
wb_dma/inst_u3 -4.874209 2.409774 -1.753208 2.053867 -1.244224 -0.917410 1.441543 -2.114077 -4.573953 1.310057 -3.003896 -0.953681 0.546262 -3.709738 -0.250603 -2.765078 0.141851 0.337359 -3.613211 2.350349
wb_dma_wb_slv/always_1/stmt_1 -4.593390 0.594376 -0.758084 -1.420935 -2.460690 -3.544335 -0.081760 0.512603 -1.184813 -0.300950 -2.187603 -0.442434 0.589388 -1.876999 2.241726 -5.453644 -2.582636 -1.366484 -1.517914 7.486588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.729657 -0.159327 -1.465364 -0.626382 -1.092831 -0.158470 1.735113 6.106820 -2.782439 -2.394815 -0.277764 -1.075657 3.264385 3.544739 -0.374154 -2.330119 2.255561 0.975317 0.223589 0.591692
wb_dma_rf/wire_ch0_am0 0.525416 -1.556491 -1.326527 -0.426971 1.117270 0.882624 -1.492000 0.091430 -0.820996 2.198379 -0.133465 0.886098 -0.362311 2.880120 -0.289416 -0.459859 -1.815727 0.386558 0.359644 0.010774
wb_dma_rf/wire_ch0_am1 0.068364 -0.461191 -1.125764 -0.048536 -1.497435 -1.087804 -0.254989 -0.095662 0.953984 -1.936151 -1.958569 0.118221 0.317949 -2.287936 2.175011 2.692578 0.380704 2.157388 -2.117851 -0.309746
wb_dma_wb_mast/wire_mast_drdy 2.623655 2.898473 -2.889383 -1.044944 -0.007118 0.880891 -1.962339 -1.070524 -4.370995 -0.706984 1.323297 0.519112 2.089216 0.507516 -1.640890 0.219424 3.055092 -0.524078 2.252836 -1.970230
wb_dma_wb_if/wire_mast_pt_out -2.177524 3.397830 -1.244367 1.491643 1.810197 -0.785372 0.907282 -1.079436 -2.165695 -0.690854 -1.070312 -0.512189 0.507027 -2.365634 -0.010343 -0.356015 -0.525010 -0.551509 -2.141865 0.360502
wb_dma_ch_sel/assign_95_valid/expr_1 1.229998 -2.300834 -4.122930 -1.987243 -3.161176 -0.202448 -4.163014 1.022871 -1.959952 1.074580 -1.791749 -2.783349 5.144832 1.991394 1.583461 1.456869 1.831950 -1.034657 0.366930 2.736745
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.410931 0.769189 -0.438278 -0.468106 1.036956 0.466325 -0.910894 -2.074466 0.417861 -0.814481 1.266971 3.094359 -0.503608 -2.433433 0.394774 -0.681660 -0.341727 0.750606 1.739505 0.098082
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.575497 0.718647 -0.374148 -0.505529 1.086240 0.504078 -0.847351 -1.977084 0.490745 -0.837808 1.262861 3.130747 -0.520502 -2.327591 0.343386 -0.615646 -0.224857 0.782418 1.834675 -0.066771
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.686369 0.836010 -0.314670 -0.586745 1.084174 0.555175 -0.916529 -2.139687 0.514627 -0.875798 1.337370 3.210340 -0.554033 -2.350274 0.345975 -0.572249 -0.198982 0.766703 1.976915 -0.008378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.627046 0.749005 -0.251158 -1.671059 -1.636110 1.874875 3.608138 2.981466 -1.837088 -2.341001 1.418878 -0.351183 3.079069 -0.149539 -1.738928 -2.797436 5.496680 0.919054 0.107957 -2.025407
wb_dma/constraint_slv0_din -0.908656 2.437541 1.218286 -0.481161 -0.423369 -3.889066 -0.642755 -0.876599 -0.104519 -1.428067 -0.821798 -0.006621 -1.575195 -0.972624 0.187748 -1.359248 -1.985896 -2.018004 -0.272512 2.746429
wb_dma_de/always_4/if_1/if_1 2.770121 0.312049 -1.035683 -0.040301 2.727258 0.254540 -2.314816 1.743485 -0.386569 0.659814 -2.248887 1.500789 0.002220 -3.112294 1.063190 -1.013209 -1.124704 -1.883623 0.103677 0.275280
wb_dma_rf/always_2 0.616066 4.120560 0.601422 -1.151567 0.388279 -3.287082 -1.158616 -1.396780 -1.534894 -0.225494 -2.921847 1.633085 -3.495013 -1.350305 -0.546639 -1.576799 -3.272327 -1.938098 -0.611790 3.077937
wb_dma_rf/inst_u24 3.508518 1.254553 -1.505588 -3.087657 0.150331 0.261055 -1.082696 1.415839 -1.190035 -1.478517 0.152932 2.665763 -0.096419 0.745960 -0.119936 -1.132859 1.535581 0.700191 1.961698 -0.938053
wb_dma_rf/always_1 -7.366179 0.798125 1.031522 -0.442859 -2.012774 -6.248931 -0.024741 0.908376 -1.638660 0.668806 -5.000209 -2.307182 -1.733578 -5.508104 3.185548 -3.884916 -2.143311 -4.470359 -3.769898 4.085500
wb_dma_ch_sel/always_38 0.661003 1.923651 -1.029077 0.896014 -1.302936 -4.705832 -3.653641 0.817780 1.081024 -1.535976 -0.686228 0.372975 3.275307 -2.407349 1.604542 2.305976 -0.793076 -1.982993 0.919894 2.519705
wb_dma_ch_sel/always_39 5.015238 0.031838 -0.223314 -1.245302 2.345911 1.660825 -0.133757 4.154397 -0.828428 0.376842 -2.055672 1.287055 1.218993 0.061383 -0.294026 0.382041 3.301224 -0.588860 1.324859 -3.620730
wb_dma_ch_sel/always_37 -2.796838 -0.031291 -1.996602 -4.968475 -1.617277 -2.237566 0.954440 1.202790 2.846104 1.634050 -4.304187 -0.237038 -1.248050 -2.398587 -0.657084 -1.201104 -1.819318 0.235828 -3.807064 -0.173620
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.316809 0.470582 -1.090873 -2.789829 -0.924030 -0.221957 -0.227564 3.770016 -1.637692 -0.695798 -1.088331 -0.402647 0.461456 3.412915 -0.518572 -0.494311 1.968422 -0.074682 0.309600 -1.087176
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.561418 -4.580750 -1.181041 -1.874090 1.032810 -0.063909 0.207628 4.026937 0.118585 3.733963 -4.643836 4.097505 0.552971 -0.587698 1.766246 -2.714400 -0.230722 1.351636 -0.002102 -0.153038
wb_dma_ch_sel/assign_10_pri3 2.425157 0.385162 0.908342 -0.270280 1.237185 1.176537 0.133147 0.205496 0.965626 0.042405 0.219037 1.005875 -0.413540 -0.258019 -0.520295 1.430776 1.397483 0.057888 1.125222 -2.554161
wb_dma_rf/inst_u21 3.520274 1.217420 -1.513537 -3.003116 0.231370 0.242940 -1.061235 1.590952 -1.171773 -1.508350 0.125859 2.654230 -0.107180 0.713685 -0.115335 -1.155322 1.466122 0.655146 1.927408 -1.032171
wb_dma_rf/wire_ch3_adr0 -3.597081 2.254829 -0.977456 -0.859117 -0.809953 -0.424507 1.705462 -0.586483 -0.859690 -0.885015 -0.351251 -0.177621 -1.904412 -3.762652 -1.184284 -1.038034 0.336079 0.358346 -3.408403 -3.216938
wb_dma_ch_rf/input_dma_busy -2.326677 2.591906 -0.911943 -1.816197 1.073939 -3.370575 0.406650 0.662347 2.451028 0.384045 -2.856934 -1.805151 -1.269261 -3.114946 -1.512038 -1.075126 -3.913768 -2.261337 -4.205738 0.585765
wb_dma_ch_sel/assign_134_req_p0 -0.227444 0.492061 0.285730 -0.326833 -0.932497 1.421195 2.385449 3.031992 -0.936170 -1.148512 0.215567 -2.092735 2.028373 -0.880590 -1.317705 -2.012155 2.981762 -0.940201 -1.507377 -0.917174
wb_dma/wire_wb0m_data_o -5.676244 -2.408830 -0.893502 0.828269 0.476616 -2.444132 2.544477 3.775885 -0.777010 1.530319 -0.655415 -1.681994 0.482225 0.380758 -0.171540 -2.423754 -2.756678 -0.391060 -0.963835 -0.772217
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.289572 0.496250 -1.111730 -2.751065 -0.859262 -0.216227 -0.223740 3.729477 -1.679355 -0.685456 -1.164510 -0.413867 0.488532 3.294326 -0.542226 -0.496639 1.953108 -0.053260 0.290095 -1.023349
wb_dma_ch_rf/always_6/if_1 -3.877876 1.098937 -2.969695 0.296295 -1.382573 -2.016364 0.139017 -0.645012 -2.099609 3.755972 -0.714157 2.130239 3.527526 -0.376995 -2.083019 -0.628421 -0.088538 0.650129 0.556254 -0.377265
wb_dma -4.643874 2.283091 -1.965211 1.997440 -1.477306 -0.226287 1.388021 -1.276774 -4.099184 1.075701 -3.255377 -1.843736 0.317711 -4.386892 -0.431455 -2.541747 -1.012812 -0.126012 -4.332974 2.640749
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.125394 -0.566059 -0.130328 0.894223 3.300567 0.149568 -0.664803 1.263375 0.926033 1.465998 -1.424417 1.509592 1.398999 -4.903266 0.518103 -1.366661 0.196224 -2.073211 0.101645 -1.182613
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.277391 -0.076744 0.311751 1.308854 0.546664 -0.648150 -1.201115 -0.106331 0.767195 1.322452 -1.505765 -1.782489 -0.981797 -1.288894 0.426514 0.610315 -2.662636 -1.942337 -1.968135 1.272109
assert_wb_dma_rf/input_wb_rf_adr -1.107489 1.565391 -0.578449 0.871543 -0.346894 -0.839422 -0.208419 -1.960612 0.243712 -2.686178 -1.030418 -1.887248 0.553713 -4.561857 1.761128 -0.269758 0.308648 -0.126459 -3.544367 1.966870
wb_dma_ch_rf/always_6/if_1/if_1 -4.141321 0.992403 -2.992404 0.164261 -1.420830 -2.071624 0.328090 -0.436774 -2.011731 3.838975 -0.861797 2.174029 3.430547 -0.357589 -2.143014 -0.739969 -0.175930 0.796090 0.320919 -0.543309
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.633818 0.766761 -0.356903 -0.500174 1.137355 0.575525 -0.888183 -2.024587 0.510680 -0.861624 1.274796 3.193444 -0.551268 -2.387114 0.348773 -0.619356 -0.186628 0.795274 1.904821 -0.127046
wb_dma_ch_arb/wire_gnt -0.984819 0.592876 -1.740973 -2.062493 -2.836733 0.048239 4.455047 1.448337 -0.896381 -1.555375 -0.783263 2.838839 3.271803 -2.678859 -1.711841 -2.273257 4.094102 3.892129 -1.130202 -1.550495
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.525279 1.285818 -1.534398 -3.187670 0.085761 0.257608 -1.051779 1.455624 -1.250539 -1.493779 0.159533 2.692101 -0.103663 0.842326 -0.175835 -1.128710 1.609363 0.763181 2.017900 -0.975404
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.780078 1.132229 0.553448 2.052030 -0.601908 -2.161725 -1.098956 -0.308340 -0.770500 1.006125 -0.006176 1.082379 0.073599 -0.754856 0.058591 0.078592 -1.725012 -1.193000 1.036852 1.423020
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 5.049446 -0.018679 -0.175954 -1.250717 2.362568 1.616612 -0.119499 4.263000 -0.805657 0.341157 -2.007675 1.167730 1.264914 0.244068 -0.280856 0.382995 3.322070 -0.670515 1.347878 -3.556772
wb_dma_rf/always_1/case_1/cond -7.320404 0.856056 1.142304 -0.510235 -1.941021 -6.316468 -0.076371 1.050639 -1.629149 0.627631 -5.052722 -2.371529 -1.994053 -5.389170 3.188359 -3.773089 -2.212799 -4.613232 -3.837528 3.903986
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.472510 0.823634 -0.389917 -0.571713 0.922802 0.516281 -0.893220 -2.257244 0.438719 -0.813989 1.302633 3.117184 -0.543942 -2.344123 0.326169 -0.635552 -0.263912 0.791723 1.820427 0.089357
wb_dma_wb_slv/assign_4/expr_1 -6.481475 1.133907 -2.205378 1.721965 2.139043 -2.711552 3.062067 2.483447 -3.239656 0.714765 -1.606869 -1.798358 1.220178 -1.194002 -0.286311 -2.709289 -2.573414 -0.749685 -2.442360 -0.139335
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.910694 1.325022 0.685580 -1.677514 -0.075617 1.335718 -0.265236 -1.924193 0.462317 -0.044563 0.505106 1.926665 -0.320949 -0.022124 -0.858277 0.973016 1.954113 0.401345 2.042702 -0.780794
wb_dma_de/always_3/if_1/stmt_1 -0.219120 0.531140 0.290722 1.381956 -0.007003 -0.662234 0.400455 0.348121 -0.777138 -1.385974 1.213024 -1.137493 2.194208 0.191844 0.021373 -0.642139 0.755513 -0.709505 -0.217304 1.306193
wb_dma_ch_sel/assign_104_valid 3.671773 1.551377 0.031677 -2.790730 -0.283984 0.423235 -1.645138 1.659908 -0.300453 0.607078 -2.027216 -0.357265 -0.932349 1.859563 -0.843444 1.110473 0.992328 -1.623023 0.288721 -0.497625
wb_dma_ch_rf/always_9/stmt_1 3.540318 1.221444 -1.537015 -3.163169 0.122490 0.243359 -1.120110 1.492369 -1.183630 -1.525483 0.264923 2.694351 -0.134829 0.872732 -0.128983 -1.158479 1.534740 0.736335 2.042191 -1.004150
wb_dma_wb_if/input_mast_adr -0.299874 -0.789731 -0.449789 1.946215 -0.202185 0.086058 1.955899 2.793628 -1.208901 -1.816231 0.860601 -0.598174 2.837026 0.606996 0.165008 -2.010178 0.453900 1.124923 0.072682 1.658551
assert_wb_dma_ch_arb/input_req 2.780361 -0.391397 -1.035254 -0.976420 1.228098 0.470611 -0.267329 4.100011 -1.737623 0.255199 -2.180658 0.244938 1.670703 0.552778 0.254561 -1.066886 1.991902 -0.679517 0.358741 -1.118797
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.989281 1.700399 0.446117 -2.039494 -1.039902 2.492255 0.479561 -2.344886 -0.271644 -0.858187 1.071878 0.791428 -1.457935 -1.678175 -0.983377 0.096749 2.504016 0.397501 0.182323 -1.818667
wb_dma_wb_if/input_wbm_data_i -2.461526 0.879332 0.372136 -1.142725 -3.450657 -2.246200 -0.974996 -1.998294 -4.199994 0.604000 0.070542 -3.352950 2.968143 2.281302 -0.505859 -5.284467 0.846624 -3.871477 1.955569 8.523858
wb_dma_de/wire_tsz_cnt_is_0_d 1.263368 -0.465826 0.104838 0.878396 3.351803 0.181553 -0.633471 1.122559 1.086967 1.361325 -1.203879 1.504106 1.313656 -4.708529 0.454941 -1.233848 0.174256 -2.150353 0.257734 -1.137742
wb_dma/wire_dma_err 3.765407 1.293103 -1.476211 -3.236691 0.166760 0.304229 -1.095499 1.567411 -1.124752 -1.585425 0.248923 2.816343 -0.154682 0.854178 -0.158985 -1.075506 1.662724 0.757416 2.113414 -1.144626
wb_dma_ch_sel_checker/input_ch_sel_r 0.622460 0.982470 -0.124431 -1.450996 -1.225423 0.193106 -0.416608 -2.157648 -0.428636 -0.086094 0.268590 0.955963 0.059131 0.251384 -0.351689 -0.417148 0.637804 0.327722 1.018045 1.677715
wb_dma_ch_sel/assign_119_valid 3.744691 1.602014 -0.035323 -2.946480 -0.447900 0.472609 -1.598382 1.727085 -0.362008 0.557525 -2.064979 -0.367023 -0.915107 2.052959 -0.918618 1.112678 1.201362 -1.607618 0.262382 -0.567009
wb_dma_inc30r/input_in -3.857775 -1.086983 -1.240007 -2.030964 -4.291961 0.116990 2.603771 -1.324682 2.158113 -0.286040 -0.127703 -1.214057 3.224455 -3.962890 -0.925345 0.691398 4.155847 1.918010 -3.126406 -2.211823
wb_dma_ch_pri_enc/inst_u15 1.649001 0.797135 -0.372898 -0.602639 1.025597 0.548220 -0.861086 -1.943298 0.433906 -0.790463 1.221167 3.083211 -0.479703 -2.234504 0.320454 -0.594936 -0.095322 0.727169 1.842899 -0.109007
wb_dma_ch_pri_enc/inst_u14 1.729406 0.828346 -0.333773 -0.550851 1.052911 0.584941 -0.879922 -2.104647 0.516621 -0.866058 1.308644 3.215154 -0.559149 -2.352529 0.296888 -0.526144 -0.134418 0.800176 1.909960 -0.132622
wb_dma_ch_pri_enc/inst_u17 1.715643 0.824873 -0.301179 -0.564691 1.060908 0.562729 -0.891205 -2.155153 0.539758 -0.872267 1.332225 3.200234 -0.587544 -2.346364 0.307958 -0.551868 -0.161655 0.769417 1.958315 -0.072008
wb_dma_de/wire_dma_err 3.738687 1.271207 -1.387923 -3.168327 0.119828 0.327023 -1.059084 1.557273 -1.103433 -1.521040 0.231099 2.651484 -0.103113 0.993453 -0.232303 -0.971401 1.706287 0.696942 2.104940 -1.147799
wb_dma_ch_pri_enc/inst_u11 1.446353 0.816134 -0.411709 -0.467070 1.036735 0.481895 -0.864986 -2.147958 0.411784 -0.822315 1.230977 3.088976 -0.499787 -2.460124 0.347049 -0.671260 -0.266777 0.752008 1.758043 0.072002
wb_dma_ch_pri_enc/inst_u10 1.698769 0.865268 -0.330686 -0.520493 1.164400 0.583666 -0.915379 -2.176660 0.558444 -0.835638 1.325066 3.244571 -0.595253 -2.387347 0.333210 -0.501723 -0.178404 0.747750 1.930186 -0.098029
wb_dma_ch_pri_enc/inst_u13 1.374704 0.789269 -0.430466 -0.494996 0.997857 0.459550 -0.855808 -2.161241 0.433373 -0.809603 1.303684 3.085054 -0.527089 -2.423369 0.395431 -0.672988 -0.317176 0.747888 1.749706 0.078238
wb_dma_ch_pri_enc/inst_u12 1.474788 0.774440 -0.429804 -0.395168 1.172236 0.485699 -0.915186 -2.196089 0.516573 -0.877540 1.332903 3.250538 -0.590914 -2.586235 0.405068 -0.682659 -0.396537 0.793354 1.852853 0.001970
wb_dma_ch_pri_enc/inst_u19 1.497369 0.778503 -0.398223 -0.466527 1.115532 0.476540 -0.902089 -2.060077 0.505303 -0.820721 1.288358 3.123529 -0.537329 -2.388564 0.401101 -0.622706 -0.307191 0.717266 1.839292 -0.032903
wb_dma_ch_pri_enc/inst_u18 1.627874 0.838762 -0.352181 -0.540294 1.030249 0.521631 -0.925947 -2.138138 0.510790 -0.855105 1.314790 3.206404 -0.580194 -2.335198 0.335295 -0.618033 -0.204342 0.772387 1.916414 -0.000635
wb_dma_ch_sel/assign_110_valid 3.680140 1.554992 -0.014690 -2.912196 -0.392284 0.460854 -1.648630 1.792381 -0.357028 0.581716 -2.088595 -0.432593 -0.883988 1.991773 -0.852686 1.066919 1.148520 -1.595689 0.244075 -0.528368
wb_dma_rf/inst_u30 3.676486 1.262328 -1.420697 -3.163003 0.156715 0.279230 -1.043624 1.516548 -1.131501 -1.496680 0.154057 2.640221 -0.083938 0.876913 -0.204427 -1.025207 1.661784 0.673160 2.019214 -1.090093
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.697221 3.015620 0.457133 -3.880282 -2.277260 -0.481254 -1.063331 -3.011131 1.788068 -1.874020 1.636774 0.174509 -0.138001 1.594906 -1.205327 2.300163 2.414051 0.087150 2.331900 0.336056
wb_dma_ch_pri_enc/wire_pri6_out 1.610192 0.852573 -0.335260 -0.545675 0.996706 0.544718 -0.840214 -2.153426 0.503686 -0.824587 1.258895 3.082462 -0.555820 -2.277902 0.295233 -0.527104 -0.128232 0.747054 1.875351 -0.009765
wb_dma_rf/assign_6_csr_we 2.298144 3.271922 0.268797 -2.892167 1.262997 -1.521878 -0.405272 -1.180470 -0.731406 -1.177340 -3.015018 0.548740 -4.106770 -0.550645 -0.515084 -1.624002 -2.378124 -1.136901 -1.582331 2.039214
wb_dma_de/assign_82_rd_ack 2.916243 0.337879 -1.010113 -0.144941 2.685735 0.355916 -2.239568 1.625688 -0.361872 0.652002 -2.189692 1.619632 0.038101 -3.109898 0.989508 -0.963699 -0.924781 -1.802072 0.242789 0.117383
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.123432 2.484339 0.893908 -1.019673 0.133470 1.591290 0.928726 -3.905928 -0.858839 1.688864 -1.391925 2.894283 -1.422703 -0.448490 -1.789623 0.900747 0.943545 1.220114 1.292300 0.097287
wb_dma_ch_sel/assign_96_valid 1.112931 -1.563696 -3.403049 -1.677614 -3.127840 -0.000737 -3.173428 -0.460906 -2.506869 2.604644 -3.292334 -1.901949 3.829001 2.325538 0.869122 2.018763 1.261119 -0.317946 0.136207 3.106670
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.558806 0.759224 -0.418774 -0.517033 1.098577 0.473895 -0.873719 -2.022518 0.508515 -0.846167 1.310736 3.120611 -0.521424 -2.381496 0.391562 -0.590212 -0.243396 0.763789 1.818816 -0.064222
wb_dma_de/reg_next_ch 2.972719 1.693252 -1.669839 -2.272872 -0.373808 -1.817368 -2.369006 -0.860858 1.462083 0.128177 -3.845119 1.288954 0.161402 -1.911145 0.804185 2.989653 -0.733751 0.326726 -0.231543 1.226337
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.250204 -0.494464 -1.038566 1.164264 1.131631 -0.746291 -0.601563 -0.279680 0.066233 -0.854064 0.870022 1.338221 -0.210122 -2.334165 1.153685 -1.539043 -2.152656 0.437868 -0.049322 0.708063
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.224476 -0.484883 -1.046769 1.155695 1.161763 -0.746777 -0.582822 -0.295437 0.044789 -0.866102 0.916095 1.368803 -0.214067 -2.317781 1.201701 -1.552023 -2.166310 0.446584 -0.073300 0.713056
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.930614 2.480813 0.891217 -0.947957 0.136451 1.511588 0.992904 -3.781742 -0.855121 1.674590 -1.401759 2.715554 -1.459953 -0.450710 -1.815101 0.855152 0.863098 1.150217 1.166299 0.152995
wb_dma_ch_rf/assign_24_ch_txsz_dewe 4.724530 -0.121871 1.692073 -0.053875 2.993597 0.014491 -1.957740 4.233246 1.512303 0.165993 -1.206302 -0.989968 -0.332966 1.826863 0.406329 0.675607 -0.655285 -3.270973 0.998245 -0.184467
assert_wb_dma_ch_arb 2.812951 -0.349380 -0.997707 -0.999111 1.231160 0.441579 -0.304888 4.001629 -1.642902 0.237605 -2.085559 0.266167 1.575155 0.550788 0.227378 -0.987598 1.919273 -0.687438 0.407565 -1.111320
wb_dma/wire_csr -0.764941 -0.367089 -0.802282 0.055131 -1.252372 2.473280 0.636447 1.527329 -3.182815 2.319715 -4.314888 0.894399 -3.569512 0.240518 0.617646 -2.510374 -3.692889 1.030692 -2.486810 3.807053
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.288659 -0.495307 -1.068627 1.175016 1.157497 -0.768744 -0.594369 -0.296925 0.060870 -0.849565 0.879100 1.347509 -0.231641 -2.397590 1.208570 -1.617013 -2.192733 0.394360 -0.110436 0.771222
wb_dma_wb_if/input_mast_din 0.914241 -0.919443 0.424070 1.121803 1.401108 1.508380 0.887820 -0.939026 -1.478827 0.475819 0.710752 1.929642 -0.220583 1.811310 0.215241 -1.895443 -0.386658 1.612860 1.548994 1.864624
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.332928 0.811560 -0.066870 -1.780992 -2.038943 -0.629648 -0.007189 -0.216647 0.048004 -1.001834 1.135764 -0.651701 -1.147120 2.958987 -0.760335 0.562869 0.026378 0.606758 0.088863 0.054064
wb_dma_ch_rf/reg_sw_pointer_r 1.364699 2.461607 -1.411039 -0.033791 -1.004148 -2.596762 -1.276136 -1.342336 0.329644 -2.568028 -2.919505 -0.309098 1.332419 -2.973686 1.847601 2.743376 -0.329670 0.649926 -2.317967 2.646621
wb_dma_ch_sel/assign_142_req_p0 3.271894 2.104506 0.210083 -1.431621 -0.478233 -0.193571 -1.175083 1.922436 -1.169911 -0.690101 -0.908064 -1.516123 1.320533 1.958599 -0.898475 0.486970 1.872399 -2.290581 -0.111206 0.682171
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.591922 -0.191182 -1.520812 -0.714455 -1.168115 -0.158701 1.661674 5.844989 -2.720357 -2.316004 -0.240421 -0.964415 3.077050 3.490959 -0.354815 -2.274207 2.190843 1.047295 0.202109 0.628094
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.453538 0.345335 0.885586 -0.253149 1.243242 1.209600 0.123615 0.282209 0.968758 0.070517 0.241796 1.004389 -0.447792 -0.207767 -0.524934 1.480202 1.421388 0.066959 1.124072 -2.573474
wb_dma_rf -4.821653 1.161779 -1.959169 0.291715 -1.897892 -1.322146 1.002571 -1.459269 -2.622569 1.253984 -3.115531 -2.441597 1.032047 -4.293396 -0.528470 -2.143117 -1.243024 -1.282593 -4.152775 2.583766
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.755162 -1.796240 -0.405580 0.066509 0.538868 -0.632541 -0.913508 1.770956 0.416862 1.213363 -2.240255 -0.026558 -0.907167 -0.817632 1.968531 0.722680 -1.129630 -0.391655 -1.067737 -0.778722
wb_dma_de/reg_chunk_cnt 2.946916 0.290979 -1.041749 -0.091766 2.746815 0.364806 -2.298734 1.714021 -0.343891 0.648419 -2.154142 1.646807 0.000387 -3.219444 1.057776 -0.968537 -1.032637 -1.779642 0.240480 0.134326
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.714409 -4.669795 -1.363234 -1.776631 1.183813 -0.126551 0.103796 4.334376 0.114508 3.683131 -4.692043 4.181714 0.704396 -0.574217 1.842781 -2.751455 -0.429646 1.404792 0.066450 -0.134672
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.444323 -4.143838 -1.080687 -0.705241 1.015370 -0.578870 0.483575 4.120687 -0.592962 2.704803 -3.597383 3.377153 2.700206 -0.483726 1.740729 -3.144590 0.519944 0.879371 -0.085135 0.926802
wb_dma/input_wb0m_data_i -2.657428 0.735453 0.415790 -1.255279 -3.398745 -2.262948 -0.716085 -1.899099 -3.997718 0.512621 -0.058287 -3.470785 2.919261 2.219492 -0.490562 -5.408434 0.797914 -3.764409 1.555041 8.425997
wb_dma_de/always_15/stmt_1 4.220635 0.872963 0.047783 -1.319035 1.583624 1.079308 -1.756710 1.921958 -0.407591 1.572862 -3.227683 0.240697 0.214564 -0.882044 -0.155514 0.622320 1.079678 -2.367358 0.273920 -0.455012
wb_dma/wire_ch7_csr -2.509651 0.218064 -2.504502 0.992899 -2.243284 1.463895 -0.106631 -1.593850 -3.235009 2.198780 -2.594578 -1.439309 1.774080 -2.408091 -0.204888 0.147985 0.411253 0.186610 -2.791884 1.604712
wb_dma/input_wb0_ack_i -3.435123 4.500479 -3.637682 2.374248 0.388525 -0.505511 0.179357 -4.419302 -5.979747 1.554521 -2.833717 -0.538504 1.500974 -4.265112 -0.912524 -1.129217 0.166184 0.101100 -3.025544 2.270561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.489719 -0.069762 -1.539605 -0.584557 -1.180501 -0.216829 1.725221 5.853461 -2.846561 -2.355515 -0.263958 -1.071135 3.241766 3.312629 -0.367193 -2.338641 2.233453 0.959456 0.098335 0.703561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.629492 -0.200006 -1.505844 -0.669125 -1.068928 -0.104764 1.729369 5.935527 -2.729836 -2.236220 -0.369163 -0.888534 3.079705 3.267931 -0.321458 -2.354836 2.141231 1.010801 0.173791 0.570727
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.577202 -0.049995 -1.536050 -0.740439 -1.185062 -0.222687 1.648109 5.765855 -2.762069 -2.315883 -0.313948 -0.978292 3.111010 3.359281 -0.395226 -2.239907 2.191168 0.936127 0.097260 0.631732
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 4.027652 -0.353169 0.615824 -1.147758 1.434949 -0.392350 -0.963124 4.194837 -0.114042 -1.235122 0.114697 -0.037655 1.024344 3.386452 0.471941 -1.262866 0.698633 -1.399177 2.044958 0.853110
wb_dma_ch_sel/assign_125_de_start 1.009388 1.858796 -0.984864 0.740855 -1.294039 -4.483118 -3.720472 0.728375 1.151876 -1.781953 -0.394683 0.326480 3.242050 -2.120663 1.656143 2.357451 -0.664363 -1.903579 1.088609 2.616154
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.971267 2.563863 0.932803 -0.944166 0.173279 1.560099 0.980090 -3.999015 -0.844435 1.741591 -1.427099 2.858404 -1.527908 -0.521030 -1.813883 0.865265 0.811126 1.219672 1.214652 0.162928
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.133445 -0.496974 -1.015262 1.143175 1.156072 -0.721232 -0.599986 -0.296959 0.050357 -0.836440 0.926310 1.383866 -0.239742 -2.353424 1.164771 -1.539930 -2.112087 0.409340 -0.033756 0.694386
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.849625 3.140692 0.421062 -4.025072 -2.318016 -0.507004 -1.147437 -3.055650 1.874542 -1.915254 1.615051 0.233490 -0.123681 1.548347 -1.222930 2.416386 2.504662 0.061205 2.384421 0.352580
wb_dma_ch_sel/input_dma_busy 2.254212 0.309912 0.867657 -0.208220 1.160720 1.117987 0.101676 0.265404 0.879449 0.064945 0.194766 0.880478 -0.376021 -0.233097 -0.476950 1.364694 1.287482 0.035361 1.003814 -2.407685
wb_dma_inc30r -4.053348 -4.386487 -3.518840 -1.540741 -2.715575 0.914305 1.499630 2.005177 0.717321 2.082625 -2.263885 -0.270639 2.599937 -1.912031 0.591054 -0.562768 0.787193 3.026690 -3.487795 -1.972574
wb_dma_ch_sel/always_45/case_1 -1.749220 -0.184288 1.205321 2.283977 0.700725 -0.772091 1.969494 -0.128850 0.556315 -0.573729 1.945534 -1.040965 3.652958 -1.790524 -0.562075 -1.015737 2.089219 -1.071256 -0.209583 -0.095208
wb_dma_ch_sel/assign_117_valid 3.653955 1.577393 -0.112897 -2.981176 -0.489428 0.528476 -1.615353 1.657279 -0.423354 0.609788 -2.087145 -0.349717 -0.859623 1.934616 -0.914381 1.145389 1.252072 -1.531367 0.250836 -0.653755
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.768905 3.053346 0.467661 -4.010291 -2.328362 -0.532465 -1.124012 -2.972861 1.790141 -1.890895 1.636486 0.138176 -0.188637 1.705010 -1.238965 2.373616 2.478073 0.107138 2.321686 0.300405
wb_dma/wire_ch3_adr0 -3.537416 2.116057 -0.911000 -0.732900 -0.748297 -0.478645 1.692693 -0.541983 -0.812905 -0.850030 -0.317743 -0.240160 -1.811032 -3.624637 -1.111948 -0.984293 0.271130 0.363922 -3.330491 -3.069622
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.105559 0.531790 0.279149 1.314797 -0.004227 -0.605803 0.344974 0.386196 -0.752854 -1.358032 1.203954 -1.062000 2.176786 0.248598 -0.017060 -0.573003 0.823317 -0.706289 -0.189204 1.224715
wb_dma_de/always_6/if_1/if_1/cond 1.399936 -0.451995 -0.742480 0.345499 1.701390 -0.177939 -1.441634 3.920955 -0.902444 1.574985 -3.680866 -1.562732 0.635738 -0.792646 0.681447 -0.396114 -0.744359 -2.630743 -1.723684 0.204687
wb_dma/wire_mast1_pt_out -2.183012 3.448182 -1.234160 1.412130 1.753823 -0.841637 0.911126 -1.119331 -2.135676 -0.779107 -0.890988 -0.545881 0.459970 -2.073138 -0.063199 -0.357074 -0.572339 -0.563818 -2.078059 0.437925
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.245284 0.442422 -1.134457 -2.716919 -0.932777 -0.182471 -0.224624 3.649930 -1.717603 -0.639872 -1.137181 -0.392837 0.483544 3.241187 -0.504289 -0.502935 1.937027 -0.015557 0.276673 -1.061370
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.308975 0.875206 -0.055240 -1.797665 -2.023650 -0.671734 -0.014512 -0.234935 0.049789 -1.044009 1.118439 -0.635891 -1.201881 2.947517 -0.779576 0.570637 0.052199 0.613786 0.103968 0.041704
wb_dma_ch_sel/always_48 -0.654690 0.504438 -1.766708 -2.087108 -2.806956 0.147166 4.526521 1.962989 -0.972729 -1.873054 -0.673827 2.733316 3.617061 -2.585090 -1.669267 -2.388247 4.404574 3.874992 -1.053699 -1.624477
wb_dma_ch_sel/always_43 1.210949 0.559845 -0.202881 0.163953 2.804398 -0.981282 -1.368142 0.018606 2.198368 0.579153 -1.215473 0.368876 2.756460 -5.929119 0.696357 -0.449641 0.862911 -2.935729 0.423294 0.011415
wb_dma_ch_sel/always_42 -0.874646 -0.453773 -0.719988 0.091930 -1.242428 2.466727 0.527511 1.477528 -3.040703 2.530847 -4.372355 0.794502 -3.818614 0.362040 0.669764 -2.361850 -3.912991 0.969693 -2.559408 3.756530
wb_dma_ch_sel/always_40 0.397807 1.692877 1.673591 -0.034652 0.761639 1.291930 2.436900 -4.075286 0.335978 2.441455 -0.726512 2.708589 0.109594 -2.284559 -2.305366 0.392107 2.051122 0.749604 1.109643 -1.020318
wb_dma_ch_sel/always_47 1.210898 -1.365918 -0.695794 -0.660139 -1.021940 -0.771684 -0.717807 0.558142 1.841925 -0.456158 -1.085646 0.459153 1.212739 -0.300934 1.127541 2.711790 0.806141 1.414053 -0.055905 -0.891349
wb_dma_ch_sel/always_46 0.492860 -1.678220 -1.385215 -0.473599 1.067418 0.904694 -1.500493 0.066363 -0.825643 2.317903 -0.129287 0.884152 -0.404776 3.050093 -0.279329 -0.424063 -1.890032 0.430186 0.358452 -0.063533
wb_dma_ch_sel/always_45 -1.703080 -0.163993 1.150494 2.220669 0.714625 -0.807825 1.881077 -0.106412 0.503383 -0.556973 1.892025 -0.992646 3.588940 -1.678246 -0.531956 -1.004575 2.033005 -1.073262 -0.233326 -0.029916
wb_dma_ch_sel/always_44 -3.503315 1.598425 -0.055234 -6.008389 -6.504260 -0.379170 1.500688 -0.861128 -0.992055 -0.858691 -0.043149 -2.006528 -1.834231 1.230517 -1.693743 -2.195839 3.324877 -0.235012 -2.674849 0.220069
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.370976 2.149728 0.272741 -1.543861 -0.431528 -0.181015 -1.243008 1.873211 -1.035174 -0.732240 -0.821492 -1.385278 1.169612 2.033845 -0.849311 0.559181 1.863134 -2.275987 0.036556 0.668069
wb_dma_ch_rf/input_ndnr 3.231330 0.127874 0.572747 -1.455683 1.660773 1.305845 1.161327 1.489783 0.066554 1.105383 -0.938929 1.873991 2.765540 -1.603027 -1.151845 -0.626453 4.812297 -0.754931 1.936439 -2.868225
wb_dma_de/always_4/if_1/stmt_1 4.103456 0.810241 -0.024983 -1.269027 1.569528 1.111028 -1.597523 1.964078 -0.414760 1.503240 -3.122372 0.303145 0.269346 -0.890803 -0.149083 0.588743 1.167688 -2.160367 0.226039 -0.639847
wb_dma_ch_pri_enc/wire_pri4_out 1.698617 0.826784 -0.329164 -0.568797 1.079610 0.604835 -0.889425 -2.100662 0.513681 -0.824272 1.327850 3.179648 -0.553939 -2.304373 0.313479 -0.526363 -0.120041 0.783995 1.910309 -0.177564
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.123814 0.513145 0.274829 1.367573 -0.011905 -0.648964 0.416574 0.448937 -0.785630 -1.436774 1.259170 -1.106872 2.240192 0.265545 0.015436 -0.659354 0.823639 -0.700486 -0.167227 1.263921
wb_dma_ch_sel/assign_111_valid 3.741520 1.616886 -0.106778 -3.018738 -0.456809 0.448212 -1.642660 1.839211 -0.456921 0.562345 -2.132600 -0.441922 -0.809507 2.003280 -0.883329 1.081593 1.159648 -1.658515 0.214817 -0.514788
wb_dma_wb_slv/assign_2_pt_sel -7.633246 1.325447 -4.211754 3.680694 0.191151 -0.716679 3.769115 2.252996 -6.314222 1.015181 -3.058360 -0.743969 1.166937 -5.409392 -0.704517 -5.869789 -3.121700 1.429170 -3.842271 1.644888
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.250807 1.652537 -0.804684 -2.668197 -1.742937 -2.041805 -2.591956 1.289676 1.776408 -1.758272 -2.040553 -1.940111 3.509293 0.292286 0.551599 3.851485 2.978933 -1.619923 0.031516 0.863213
wb_dma_ch_sel/assign_144_req_p0 3.366023 2.172300 0.220991 -1.487151 -0.454759 -0.187034 -1.258320 1.890365 -1.110172 -0.730689 -0.908459 -1.484892 1.283646 1.989582 -0.867365 0.486954 1.817649 -2.313066 -0.026301 0.740286
wb_dma_de/input_pointer 0.391968 1.822012 1.787245 0.015906 0.833679 1.332256 2.473208 -4.312414 0.467370 2.447775 -0.639058 2.859291 -0.022309 -2.426998 -2.323401 0.473732 2.049483 0.834223 1.183242 -1.147091
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.358431 2.116626 0.681146 -3.433472 -2.197449 0.627904 -0.232884 -2.201425 0.498706 -1.013316 1.590495 1.143191 -1.530318 2.986381 -1.615164 1.542819 1.953758 1.014309 1.988935 -0.707245
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.857989 4.103105 0.616057 -3.185566 -1.991686 -0.210756 0.204894 -4.852937 0.523172 -0.096583 -0.340152 1.170730 -1.213757 0.981242 -2.134386 2.156329 1.425880 0.944760 1.484434 1.209967
wb_dma_ch_rf/input_wb_rf_adr 2.126661 -0.400261 -2.890708 -2.256413 -1.026040 0.727632 -1.518998 -1.641939 1.422364 -2.165042 1.763637 -1.405390 4.872375 2.117585 0.111072 -4.368214 -1.368175 1.027066 -0.218941 9.207718
wb_dma_ch_sel/input_pointer0 0.974046 0.553373 1.529494 -0.633639 0.516415 1.056783 1.275595 -2.317451 1.631811 0.763957 1.129670 1.723585 1.125735 -1.898130 -1.344247 0.510021 3.046349 0.009918 1.747166 -1.890574
wb_dma_ch_sel/input_pointer1 2.982968 1.353189 0.712837 -1.744799 -0.054019 1.346180 -0.328298 -1.973652 0.486404 -0.032536 0.510129 1.971039 -0.334029 0.003876 -0.855672 0.990527 1.968012 0.411993 2.108155 -0.761356
wb_dma_ch_sel/input_pointer2 0.534428 0.973475 -0.195756 -1.444289 -1.266414 0.161604 -0.392126 -2.159807 -0.469528 -0.083734 0.226317 0.939405 0.115811 0.213751 -0.325445 -0.414478 0.632338 0.310928 0.946652 1.703498
wb_dma_ch_sel/input_pointer3 2.084289 2.522596 0.871009 -0.964854 0.228360 1.549844 0.873655 -3.756312 -0.796254 1.646121 -1.398993 2.795573 -1.449088 -0.566995 -1.782679 0.873283 0.874939 1.149685 1.213896 0.055995
wb_dma_de/reg_chunk_0 3.048751 0.350882 -0.972991 -0.190267 2.741282 0.365461 -2.308935 1.716172 -0.288773 0.653302 -2.187788 1.619191 -0.008568 -3.020095 1.026927 -0.959406 -0.994554 -1.831919 0.291309 0.167273
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.393754 0.383893 0.891279 -0.257119 1.227667 1.165442 0.140676 0.199251 0.945126 0.053627 0.252076 1.008791 -0.450189 -0.261068 -0.536066 1.436109 1.342793 0.051736 1.108012 -2.496996
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.321906 2.152526 0.169398 -1.483891 -0.408534 -0.122368 -1.168985 1.788701 -1.181137 -0.708914 -0.864730 -1.354253 1.316125 1.846617 -0.897555 0.509800 1.941607 -2.202200 0.017531 0.638565
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.278241 2.213956 0.107090 -1.599838 -0.559206 -0.128408 -1.121235 1.863292 -1.180711 -0.707232 -0.979213 -1.408386 1.245384 1.957267 -0.944132 0.554686 1.961560 -2.166581 -0.065983 0.518457
wb_dma_ch_sel/reg_am0 0.512151 -1.682855 -1.341131 -0.498066 1.109776 0.922681 -1.573012 0.101145 -0.862931 2.290339 -0.152259 0.860118 -0.390155 3.059360 -0.264538 -0.490702 -1.921315 0.387000 0.334963 0.002466
wb_dma/assign_2_dma_req 1.851402 4.183762 0.602304 -3.211081 -2.077521 -0.289178 0.160658 -4.924377 0.510937 -0.134372 -0.330642 1.088551 -1.236519 1.059557 -2.137793 2.239238 1.367655 0.918357 1.478294 1.204377
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.699249 0.468199 0.220591 -0.146725 0.608383 1.447942 1.299061 -2.851331 0.917930 -0.871555 2.480301 1.912184 -0.123047 -5.514288 -0.360138 -1.849204 1.605842 0.385069 0.017001 -2.236573
wb_dma_ch_rf/wire_ch_csr -4.379239 0.806593 -2.796831 -0.652182 -0.971482 -2.256477 1.826025 1.169596 -2.726317 2.177581 -3.161318 -1.389613 1.264788 -1.666932 -1.901845 -2.138088 -2.445720 -0.607767 -2.367226 1.095493
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.559018 -1.512665 -0.429116 -1.444927 -3.722605 1.731660 0.687220 -1.019183 0.201281 0.003147 1.001209 -1.856096 2.603680 1.659964 -0.452309 -0.375053 2.346315 0.924697 -0.033654 2.454757
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.327113 -0.483315 -1.117496 1.122767 1.082378 -0.791170 -0.571305 -0.276760 -0.017328 -0.828820 0.837270 1.280174 -0.201098 -2.338291 1.193721 -1.610536 -2.186486 0.412646 -0.159509 0.778919
wb_dma_ch_sel/assign_118_valid 3.780611 1.564472 -0.037695 -2.959436 -0.379419 0.509074 -1.683083 1.749388 -0.321261 0.628805 -2.108730 -0.332155 -0.901227 1.947845 -0.906860 1.183753 1.176627 -1.603975 0.264326 -0.710100
wb_dma_ch_rf/input_de_adr1_we -0.191797 0.561501 0.278675 1.389013 0.008199 -0.629393 0.412544 0.385176 -0.816467 -1.379986 1.249255 -1.153914 2.269916 0.178528 -0.004223 -0.669461 0.813304 -0.740728 -0.225450 1.269066
wb_dma_wb_mast/input_mast_din 0.877607 -0.925156 0.460173 1.109597 1.390624 1.496892 0.897495 -1.009695 -1.502264 0.506591 0.666878 1.938537 -0.189101 1.772154 0.193955 -1.940914 -0.363866 1.635591 1.546096 1.870624
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.783513 -0.867526 -2.360693 -2.682020 -0.024883 -0.430262 2.475926 -3.344170 -1.995751 -1.297774 -2.816472 -3.715778 1.387805 -1.541623 0.152543 -2.253817 1.948609 1.279689 -4.427648 1.527850
wb_dma_de/always_2/if_1/stmt_1 -3.477777 1.510199 -0.268920 -5.913703 -6.460627 -0.390244 1.346263 -0.915479 -0.925774 -0.762444 -0.147295 -2.055623 -1.683645 1.284361 -1.685611 -2.070496 3.150211 -0.148012 -2.699034 0.383219
wb_dma_de/assign_65_done/expr_1 3.014913 0.330238 -0.986352 -0.231614 2.639111 0.401504 -2.201243 1.801749 -0.379702 0.741277 -2.287617 1.533856 0.092412 -3.000928 0.953024 -0.910811 -0.776797 -1.789824 0.212436 0.028187
wb_dma_ch_sel/reg_de_start_r 3.143507 1.159029 -1.723478 -1.555469 -0.659699 -2.672444 -3.127482 0.941161 1.843545 -2.680419 -0.972392 -0.645131 3.302400 -1.751041 1.671304 2.471601 1.026305 -1.103936 0.046689 1.497948
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.210118 -0.504535 -1.045169 1.165279 1.202101 -0.766011 -0.618331 -0.315063 0.057134 -0.876323 0.911634 1.386231 -0.278107 -2.399403 1.208513 -1.598126 -2.185447 0.453531 -0.027469 0.725868
wb_dma_ch_rf/input_dma_rest -0.679697 1.330273 0.213652 0.619072 0.238757 0.318670 1.217848 -2.154636 -1.245964 1.688864 -1.774427 1.067465 -1.197591 -0.515969 -1.043358 -0.015795 -0.982899 0.883389 -0.675014 0.804532
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.177628 1.802801 1.747649 0.061945 0.826020 1.287872 2.525999 -4.313871 0.453465 2.421408 -0.663637 2.756387 0.044572 -2.523331 -2.331624 0.408076 2.038454 0.821223 1.054688 -1.123661
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.038932 1.764706 0.401446 -1.999964 -1.017671 2.335283 0.426378 -2.297210 -0.348408 -0.851012 0.960156 0.770700 -1.340220 -1.614693 -0.977005 0.045617 2.395310 0.289045 0.207967 -1.643102
wb_dma_de/wire_de_csr 2.094811 2.537480 0.916874 -0.960708 0.230888 1.605777 0.977400 -3.864168 -0.795126 1.660249 -1.364508 2.876188 -1.487322 -0.576312 -1.806373 0.899384 0.942368 1.228226 1.264752 -0.027850
wb_dma_ch_sel/reg_ndnr 3.337201 0.175453 0.576770 -1.549090 1.596496 1.423380 1.187832 1.404776 0.081766 1.076128 -0.882226 1.975106 2.780167 -1.617720 -1.155903 -0.583004 4.958706 -0.659260 2.051132 -2.942986
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.120727 0.538411 0.288185 1.308402 0.004787 -0.636097 0.383883 0.384945 -0.772297 -1.385935 1.200418 -1.089404 2.174959 0.210296 0.028588 -0.618090 0.777286 -0.717873 -0.194720 1.242854
wb_dma_ch_sel/reg_txsz 1.358843 0.485505 -0.162637 0.203162 2.974190 -0.903706 -1.349980 0.004786 2.262828 0.533829 -1.130445 0.598395 2.673377 -5.995482 0.738277 -0.496734 0.837948 -2.831800 0.576654 -0.097518
wb_dma_rf/always_1/case_1/stmt_10 -0.202356 0.991890 0.111250 0.622030 0.219281 -0.407098 -0.689853 -2.011537 0.947013 -1.516350 0.348729 -1.641027 1.066613 -2.797223 0.709624 -0.338525 0.652441 -1.017464 -1.393542 1.606291
wb_dma_ch_pri_enc/inst_u28 1.401483 0.760991 -0.423587 -0.445795 1.032391 0.448148 -0.874912 -2.089310 0.451811 -0.844542 1.288021 3.095301 -0.561458 -2.419564 0.397395 -0.682665 -0.365272 0.767465 1.760173 0.046271
wb_dma_ch_pri_enc/inst_u29 1.693950 0.847138 -0.362361 -0.625997 1.056802 0.550699 -0.882731 -2.085095 0.465587 -0.822087 1.267572 3.178333 -0.523015 -2.335820 0.297132 -0.586575 -0.132136 0.747107 1.893618 -0.061097
wb_dma/wire_de_adr1 -1.857625 -0.792523 0.906242 1.113188 0.660818 -0.190250 1.645159 -0.540461 1.288318 0.840653 0.764249 -0.060213 1.473449 -1.976948 -0.536069 -0.435573 1.180394 -0.323581 -0.154141 -1.260200
wb_dma_ch_arb/always_2/block_1/case_1 -0.829808 0.485820 -1.787314 -2.049985 -2.846904 0.152615 4.447042 1.610777 -0.967738 -1.692549 -0.741208 2.775802 3.410200 -2.756732 -1.627598 -2.310136 4.304616 3.858377 -1.129459 -1.648642
wb_dma_de/always_18/stmt_1/expr_1 -0.320635 2.465003 -1.497357 2.792092 -0.208900 0.023786 -0.872645 -2.036978 -4.358862 -0.435246 1.922967 -2.929456 4.704565 0.220149 -1.617388 0.583091 2.638894 -2.084019 0.420032 0.547035
wb_dma_ch_arb/always_1/if_1 -1.032082 0.663005 -1.792506 -2.041889 -2.992130 -0.058131 4.404861 1.555289 -1.111573 -1.595122 -0.897079 2.573461 3.397697 -2.493549 -1.692432 -2.266919 4.122225 3.746575 -1.317984 -1.377465
wb_dma_ch_pri_enc/inst_u20 1.587191 0.819524 -0.370776 -0.541850 1.072541 0.505597 -0.887640 -2.201693 0.487765 -0.885050 1.307071 3.218724 -0.548092 -2.422744 0.362931 -0.576404 -0.252436 0.759082 1.881490 -0.013718
wb_dma_ch_pri_enc/inst_u21 1.422528 0.796762 -0.398358 -0.537112 0.903431 0.491989 -0.859908 -2.134063 0.420656 -0.788468 1.206187 3.040386 -0.509056 -2.317975 0.315996 -0.627598 -0.257969 0.725391 1.723953 0.049551
wb_dma_ch_pri_enc/inst_u22 1.465261 0.753062 -0.428415 -0.486173 1.060113 0.487193 -0.907432 -2.132812 0.502596 -0.875308 1.299352 3.179922 -0.556303 -2.439578 0.408491 -0.696272 -0.331601 0.794212 1.829562 0.036090
wb_dma_ch_pri_enc/inst_u23 1.668901 0.814901 -0.331923 -0.560908 1.053907 0.568675 -0.849388 -2.060858 0.527541 -0.805760 1.287011 3.126041 -0.563148 -2.278163 0.277382 -0.509779 -0.138204 0.730968 1.876836 -0.173193
wb_dma_ch_pri_enc/inst_u24 1.497742 0.807948 -0.319424 -0.463349 1.067505 0.520717 -0.844551 -2.138068 0.492764 -0.837818 1.268886 3.124729 -0.563188 -2.436065 0.332390 -0.596564 -0.272267 0.766898 1.803967 -0.061003
wb_dma_ch_pri_enc/inst_u25 1.495647 0.759440 -0.411244 -0.478536 1.049724 0.461483 -0.912170 -2.097966 0.460658 -0.828997 1.303396 3.120863 -0.554509 -2.366145 0.397366 -0.642216 -0.296609 0.740071 1.802962 0.064335
wb_dma_ch_pri_enc/inst_u26 1.576475 0.789453 -0.377299 -0.512822 1.081507 0.483182 -0.897481 -2.058372 0.496141 -0.815585 1.238667 3.139301 -0.520659 -2.429804 0.350277 -0.609815 -0.269257 0.736412 1.819399 -0.035630
wb_dma_ch_pri_enc/inst_u27 1.628778 0.796252 -0.371850 -0.593760 0.982336 0.549562 -0.857026 -2.134370 0.496028 -0.870130 1.313957 3.151785 -0.537033 -2.316809 0.343258 -0.564459 -0.172429 0.786545 1.896165 -0.052556
wb_dma/wire_dma_busy -0.564540 2.540645 0.026002 -1.813268 2.202732 -2.227918 0.677921 1.008461 3.375394 0.537647 -2.565248 -1.365063 -1.739098 -3.186845 -1.912122 0.194020 -2.906145 -2.307529 -3.456314 -1.702993
wb_dma_ch_sel/reg_ack_o 1.795410 4.151902 0.582046 -3.209110 -2.064810 -0.300184 0.119569 -4.882770 0.507622 -0.177986 -0.313417 1.051366 -1.212062 1.099747 -2.069354 2.150264 1.342485 0.879263 1.464997 1.299354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.404262 0.329182 0.860137 -0.255230 1.187727 1.174545 0.099478 0.217442 0.929420 0.060576 0.262994 0.983847 -0.442610 -0.237223 -0.508138 1.398317 1.340182 0.068074 1.114577 -2.479974
wb_dma_rf/reg_csr_r 0.480720 4.022516 0.478445 -1.133206 0.395642 -3.184011 -1.082547 -1.398839 -1.685005 -0.116289 -2.976656 1.723389 -3.549019 -1.248120 -0.570732 -1.653058 -3.358642 -1.734038 -0.622531 3.040816
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.263064 0.424132 -1.146918 -2.633879 -0.822457 -0.121339 -0.206672 3.751366 -1.681445 -0.607867 -1.184418 -0.388044 0.503125 3.172560 -0.503151 -0.453286 1.959666 -0.063663 0.222228 -1.149113
assert_wb_dma_ch_sel 2.387482 0.369976 0.865576 -0.253698 1.220430 1.200843 0.112076 0.194687 0.952026 0.038146 0.220567 1.009245 -0.422940 -0.261569 -0.494701 1.416382 1.369316 0.089585 1.091375 -2.472089
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.806051 2.287550 -1.431266 -0.946165 -0.401268 -2.402857 -1.941665 -0.651080 0.702046 -1.118264 -2.695225 0.192835 2.303606 -1.799938 0.714754 2.542861 0.194287 -0.365327 -0.468387 2.234095
wb_dma_ch_sel/inst_ch2 0.607919 0.969592 -0.116718 -1.445724 -1.227545 0.217974 -0.386671 -2.151253 -0.399054 -0.107322 0.281876 0.961675 0.070506 0.217021 -0.317364 -0.415750 0.639067 0.356474 1.013716 1.640800
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.354105 0.332612 0.901666 -0.198180 1.206104 1.156742 0.119846 0.307680 0.929261 0.071165 0.217766 0.964389 -0.429889 -0.237552 -0.498861 1.434699 1.371570 0.039189 1.064663 -2.520009
wb_dma_ch_sel/assign_122_valid 3.496284 1.630882 -0.088716 -2.973737 -0.568040 0.386025 -1.576764 1.637559 -0.400488 0.564947 -2.077012 -0.441026 -0.903290 2.033988 -0.894520 1.089245 1.120916 -1.543755 0.161847 -0.499379
wb_dma_rf/wire_dma_abort 3.786378 1.296461 -1.380453 -3.140803 0.198645 0.322486 -1.102298 1.501320 -1.061674 -1.540980 0.244498 2.694154 -0.110326 0.844257 -0.145646 -1.027220 1.625277 0.681070 2.131058 -1.091372
wb_dma_de/assign_67_dma_done_all/expr_1 4.137594 0.890605 -0.070601 -1.338346 1.522121 1.103405 -1.646597 1.921425 -0.476862 1.490829 -3.162094 0.325870 0.334103 -0.858935 -0.176095 0.486786 1.220401 -2.167172 0.322349 -0.521893
wb_dma_de/always_4/if_1/cond 3.055843 0.414552 -1.087762 -0.323600 2.584913 0.398612 -2.288060 1.665725 -0.455240 0.691845 -2.300461 1.644042 0.105934 -3.060323 0.984031 -0.953245 -0.804755 -1.799658 0.270397 0.141348
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.474607 -3.274192 -0.494714 0.852900 -0.563478 -0.256332 2.257481 2.470851 2.410829 -0.108894 -0.730353 0.952619 3.254877 -1.647934 0.776979 0.914554 1.617612 2.764558 0.232330 -1.488559
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.276737 -1.321697 -3.268698 -2.971161 0.163091 -0.938819 1.850137 -3.112335 -1.778927 -1.661777 -2.390404 -2.894014 1.360829 -2.499163 0.724911 -3.117970 1.028515 1.451394 -4.512850 1.553461
wb_dma_ch_sel/assign_156_req_p0 3.272122 2.135979 0.148203 -1.531444 -0.522740 -0.126723 -1.184313 1.824586 -1.161461 -0.668646 -0.902392 -1.406349 1.307232 1.915931 -0.913404 0.487948 1.926069 -2.168574 -0.045113 0.619956
assert_wb_dma_ch_arb/input_advance 2.805649 -0.387078 -1.081898 -1.005525 1.178903 0.439846 -0.256352 4.120760 -1.742714 0.257107 -2.227745 0.253887 1.709563 0.560907 0.231572 -1.077601 1.969296 -0.736304 0.299024 -1.045236
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.366174 0.800080 0.000481 -1.797685 -2.097871 -0.652226 -0.006134 -0.214520 0.052448 -1.036879 1.121152 -0.651718 -1.188893 3.024508 -0.787862 0.556350 0.049061 0.647141 0.068557 0.017848
wb_dma_ch_rf/reg_ch_tot_sz_r 2.219618 0.151617 0.996481 0.444359 3.080217 -0.415499 -0.461038 2.486144 2.676185 1.394391 -2.313798 -1.620781 2.788903 -3.861650 -0.094074 1.441784 2.284655 -3.664351 -0.254032 -2.297957
wb_dma_ch_rf/wire_ch_adr0 -3.887267 -0.835030 -1.951419 -5.522940 -4.604825 -0.273064 -0.680361 0.462804 -1.583246 1.765829 -2.111418 -1.409364 -2.547247 2.116932 -0.147863 -1.937863 0.264260 -0.258709 -3.576061 -0.175695
wb_dma_ch_rf/wire_ch_adr1 -1.450634 1.026630 0.885535 2.429229 0.878689 -1.096498 0.989467 -1.928122 1.191770 -1.898060 1.749343 -2.447417 4.503560 -4.435565 0.083627 -1.308869 2.560444 -1.982734 -1.682469 1.515121
wb_dma/wire_ch0_adr0 0.252884 -1.259931 -0.742058 -5.587242 -4.865157 0.693852 -1.462608 -0.601253 -1.195469 1.510598 0.095245 -1.337151 -0.140931 6.841143 -1.003971 -1.547936 1.348319 -0.208527 0.557082 3.369189
wb_dma/wire_ch0_adr1 -0.163590 0.542703 0.291590 1.395257 0.015592 -0.627789 0.393312 0.369607 -0.774043 -1.439740 1.246901 -1.155053 2.236601 0.266801 0.011581 -0.614060 0.796506 -0.731299 -0.214335 1.232535
wb_dma_ch_pri_enc/wire_pri24_out 1.534405 0.840012 -0.365036 -0.553440 0.980112 0.494948 -0.885345 -2.153493 0.457309 -0.804163 1.271252 3.074380 -0.561620 -2.340658 0.319297 -0.554905 -0.204658 0.726761 1.795834 0.023883
wb_dma/input_dma_rest_i -0.547302 1.310536 0.215042 0.571688 0.250272 0.343974 1.217617 -2.111539 -1.280450 1.691834 -1.810585 1.118247 -1.181142 -0.396573 -1.022465 0.005969 -0.921585 0.878541 -0.620779 0.824971
wb_dma_inc30r/assign_1_out 0.475666 -1.718496 -1.318046 -0.458879 1.091197 0.923241 -1.542408 0.093880 -0.827058 2.286367 -0.059652 0.856084 -0.433563 3.139056 -0.261279 -0.483803 -1.944711 0.405345 0.382984 0.021764
wb_dma_ch_sel/assign_133_req_p0 -0.166275 0.441595 0.375981 -0.273794 -0.836947 1.444472 2.472487 3.102636 -0.744050 -1.137852 0.221192 -1.988370 2.058949 -1.017027 -1.364885 -1.940196 3.062104 -0.895940 -1.476444 -1.137207
wb_dma_ch_rf/always_23 -1.890715 -0.148976 1.142995 2.332538 0.644731 -0.861032 1.890024 -0.125637 0.423829 -0.550584 1.879547 -1.131126 3.579318 -1.726884 -0.532603 -1.065394 1.911649 -1.065841 -0.348388 0.083828
wb_dma_inc30r/reg_out_r -1.689906 -5.625276 -1.248554 -0.359272 -3.419664 0.601041 1.701598 2.617789 2.723822 0.859777 -1.750204 -1.083317 4.549623 -1.030210 2.068006 1.104887 2.403871 2.766133 -0.870279 0.468427
wb_dma/wire_pointer2 0.535932 0.973168 -0.175796 -1.435763 -1.253292 0.170322 -0.398247 -2.189902 -0.447149 -0.075003 0.301335 0.946892 0.063094 0.215426 -0.313170 -0.432809 0.586303 0.341130 0.955420 1.696791
wb_dma/wire_pointer3 2.159786 2.526242 0.936929 -1.038121 0.159054 1.641265 0.933135 -3.912307 -0.780463 1.657382 -1.279517 2.903372 -1.524930 -0.442072 -1.833559 0.957324 0.965085 1.244904 1.323969 0.000017
wb_dma/wire_pointer0 1.033752 0.461952 1.593379 -0.594609 0.620937 1.047400 1.301488 -2.288986 1.758708 0.738909 1.219680 1.791002 1.154598 -1.948756 -1.330432 0.525094 3.045954 0.043929 1.876400 -2.008651
wb_dma/wire_pointer1 2.890399 1.292494 0.680623 -1.673959 -0.092780 1.355606 -0.283351 -1.951082 0.461547 -0.020674 0.487988 1.935781 -0.325123 -0.042392 -0.853473 0.970992 1.962676 0.396693 2.046604 -0.765414
wb_dma/wire_mast0_err 3.671724 1.291913 -1.404364 -3.149906 0.170659 0.349705 -1.115067 1.318728 -1.086974 -1.495250 0.302792 2.778069 -0.209577 0.783311 -0.177400 -1.023887 1.620410 0.756732 2.090483 -1.101130
wb_dma_ch_rf/always_26 1.541719 2.576198 -1.442782 -0.176483 -0.854412 -2.406041 -1.225357 -1.441585 0.303094 -2.517444 -2.932812 -0.066921 1.208491 -3.174484 1.748838 2.722972 -0.170537 0.728229 -2.264587 2.333686
wb_dma_de/always_23/block_1/case_1/block_5 0.199663 -2.139339 -0.484870 -0.692617 3.786331 -1.185266 -0.822877 0.213276 -0.484468 5.662746 -6.124158 5.414803 -2.569854 -1.929102 1.359638 -0.841087 -2.446672 0.508705 -0.773626 -1.370833
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.080647 2.187712 0.164077 -1.532744 -0.589570 -0.275876 -1.147378 1.769272 -1.176986 -0.769122 -0.827025 -1.507725 1.244044 2.003889 -0.867635 0.492023 1.800973 -2.226152 -0.112169 0.767995
wb_dma_ch_rf/wire_ch_am0_we 0.535957 -1.623967 -1.319330 -0.460456 1.117103 0.899224 -1.498287 0.076116 -0.813983 2.225623 -0.119685 0.857696 -0.375570 2.903720 -0.267266 -0.457484 -1.856120 0.394725 0.344441 -0.048554
wb_dma_ch_rf/always_25 -0.173951 -0.552583 -1.133480 0.159923 -1.508699 -1.133245 -0.155210 -0.089427 0.821865 -1.896704 -2.096104 0.013134 0.319528 -2.335095 2.275134 2.624017 0.278546 2.137302 -2.368512 -0.216016
wb_dma/wire_dma_rest -0.519016 1.355564 0.224389 0.552370 0.282860 0.363347 1.172762 -2.247888 -1.248169 1.716080 -1.779582 1.202900 -1.273127 -0.480144 -1.044423 0.006942 -0.922997 0.869080 -0.563583 0.826293
wb_dma_wb_mast/input_mast_adr -0.149181 -0.646091 -0.376926 1.964331 -0.153093 0.038639 1.815156 2.720439 -1.287943 -1.824389 0.884992 -0.641676 2.917403 0.647224 0.189967 -1.940085 0.468560 0.956357 0.139000 1.745045
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.231715 1.815836 0.448159 -2.106854 -0.946572 2.492397 0.401779 -2.240683 -0.329102 -0.962080 1.073894 0.785482 -1.452251 -1.682970 -1.004574 0.059384 2.531645 0.320748 0.210998 -1.899507
wb_dma_ch_sel/always_44/case_1 -3.605127 1.663078 -0.219612 -5.945248 -6.578751 -0.406657 1.454410 -0.896021 -0.989278 -0.987281 0.113568 -2.124649 -1.855810 1.420130 -1.723651 -2.053433 3.204067 -0.126014 -2.738189 0.227628
wb_dma/wire_ch0_am0 0.521490 -1.539722 -1.357316 -0.493239 1.086156 0.900525 -1.485698 0.094726 -0.889357 2.215251 -0.124921 0.872791 -0.363130 2.891244 -0.289867 -0.472441 -1.824200 0.382755 0.348016 0.018167
wb_dma/wire_ch0_am1 1.182538 -1.371787 -0.699819 -0.694839 -0.979313 -0.766085 -0.728273 0.557651 1.823458 -0.409223 -1.085760 0.444276 1.164059 -0.336986 1.121913 2.742809 0.803708 1.415395 -0.028096 -0.885710
wb_dma_ch_rf/always_19/if_1 -1.189333 -0.114156 0.319129 1.272673 0.516539 -0.634450 -1.159901 -0.012843 0.773204 1.228149 -1.476020 -1.734408 -0.956699 -1.228513 0.452738 0.608448 -2.531128 -1.919115 -1.910418 1.246225
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.817947 -1.089738 -2.060167 -5.559876 -4.637820 -0.138746 -0.781505 0.485283 -1.583571 1.915930 -2.065053 -1.517045 -2.489304 2.442847 -0.164558 -1.814460 0.255401 -0.198789 -3.582179 -0.305779
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.644875 -1.226261 -0.639691 0.018676 0.604587 1.489761 -1.256046 -1.501295 -5.156815 5.396339 -1.976180 0.896630 2.286425 3.351287 -0.944567 -2.283020 1.520299 -1.925475 1.292876 2.363168
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.194697 1.971853 -1.750631 1.529802 -0.240052 0.651876 -1.252033 -2.573582 -3.593740 0.882919 0.900706 -1.925718 2.630558 0.045838 -1.677070 1.272951 1.911855 -1.400988 0.667354 -0.667729
wb_dma_de/always_3/if_1 -0.581122 -2.593309 -0.238135 2.061625 -0.640024 -0.962374 2.420579 2.614017 1.728067 -1.412653 0.369552 -0.150549 5.267937 -1.518177 0.807699 0.373730 2.277712 1.907902 -0.034706 -0.168343
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.188754 -0.470748 -1.095154 1.132059 1.186657 -0.776178 -0.632243 -0.293278 0.042942 -0.886990 0.895649 1.432216 -0.261257 -2.446665 1.195525 -1.611041 -2.187774 0.427037 -0.038158 0.736505
wb_dma_ch_rf/assign_16_ch_adr1_we -1.851922 -0.223251 1.143189 2.283605 0.613608 -0.794259 1.922517 -0.117474 0.551575 -0.562211 1.889270 -1.048867 3.531191 -1.706910 -0.521120 -0.975338 1.974258 -0.997791 -0.298015 -0.038147
wb_dma_wb_if/wire_wbm_data_o -5.468187 -2.406252 -0.812686 0.926000 0.524668 -2.342846 2.453276 3.843120 -0.749541 1.454732 -0.450539 -1.686341 0.464943 0.614546 -0.144974 -2.365415 -2.727594 -0.358310 -0.874636 -0.774505
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.620730 0.868120 -0.391832 -0.593680 1.009623 0.500191 -0.905357 -2.207573 0.480253 -0.859826 1.333291 3.231431 -0.564146 -2.381742 0.357670 -0.647044 -0.223772 0.783539 1.922368 0.058376
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.939747 -0.053919 -0.190020 -1.215501 2.323170 1.582972 -0.100590 4.301397 -0.830354 0.347131 -1.988766 1.182453 1.222851 0.222706 -0.252556 0.344243 3.269841 -0.614850 1.265442 -3.585258
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.217321 0.972049 -0.798498 -2.839105 -3.864226 0.660540 5.243625 1.772029 -1.030949 -0.835285 -1.620054 1.519318 3.831542 -0.991456 -2.698604 -1.102340 6.156212 3.479031 -1.210403 -2.032490
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.167676 -0.496450 -1.042027 1.120534 1.205510 -0.745648 -0.659805 -0.302188 0.084589 -0.892511 0.929683 1.389370 -0.244757 -2.363938 1.208824 -1.547808 -2.167747 0.386942 -0.039429 0.729260
assert_wb_dma_ch_arb/input_grant0 2.674493 -0.353506 -1.116498 -0.953153 1.181955 0.470598 -0.212315 3.969618 -1.747384 0.369116 -2.284933 0.291607 1.656001 0.316217 0.219711 -0.999513 1.961612 -0.680012 0.216992 -1.150612
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.130608 -0.460738 -1.016919 1.106956 1.157244 -0.691278 -0.608456 -0.243947 0.068137 -0.838253 0.874580 1.338765 -0.227414 -2.261513 1.155331 -1.503689 -2.059976 0.372996 -0.039689 0.698055
wb_dma_ch_pri_enc/wire_pri18_out 1.672704 0.783948 -0.338791 -0.572844 1.015739 0.572446 -0.862894 -2.004903 0.476234 -0.804171 1.181555 3.076235 -0.534421 -2.284391 0.320289 -0.519926 -0.116001 0.719306 1.843871 -0.128218
wb_dma_de/assign_6_adr0_cnt_next -0.709703 -1.756961 -0.319712 0.065019 0.450321 -0.674639 -0.953373 1.717642 0.411763 1.185804 -2.125689 -0.076092 -0.891583 -0.724804 1.966301 0.699523 -1.129356 -0.398049 -0.976612 -0.706633
wb_dma_ch_rf/reg_ch_err 3.799258 1.334650 -1.459308 -3.280414 0.095561 0.330801 -1.128016 1.472170 -1.144086 -1.516592 0.176489 2.750428 -0.080049 0.887336 -0.188918 -1.066611 1.716035 0.718849 2.109155 -1.037792
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.371827 0.372563 0.858323 -0.199941 1.222396 1.165363 0.128386 0.261179 0.940059 0.080242 0.177956 0.989570 -0.427854 -0.291531 -0.501518 1.446874 1.353459 0.065461 1.080482 -2.551206
wb_dma_wb_slv/input_wb_addr_i -4.763494 1.824003 -1.492648 -0.401473 -0.808634 -2.760317 0.441611 -0.103107 -1.959438 -0.253850 -2.333764 -0.646310 1.337477 -1.989163 2.029553 -4.230611 -1.876837 -1.077317 -2.354392 6.245090
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.178829 -0.480016 -1.062269 1.105620 1.133973 -0.764550 -0.597210 -0.289385 0.063080 -0.843987 0.860760 1.348423 -0.228491 -2.300977 1.162349 -1.521612 -2.161335 0.399151 -0.053958 0.721123
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.357316 -0.482652 -1.077614 1.180355 1.192020 -0.820769 -0.590080 -0.296137 0.036374 -0.834978 0.871672 1.343782 -0.233448 -2.486188 1.244110 -1.648332 -2.253784 0.424429 -0.150797 0.779260
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.233110 -0.482657 -1.077050 1.115667 1.169545 -0.768965 -0.625444 -0.297842 0.025418 -0.844947 0.933414 1.340607 -0.223270 -2.332152 1.189048 -1.582926 -2.136808 0.404345 -0.074478 0.738449
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.054513 0.847711 -0.027021 -1.268409 1.554015 1.104849 -1.631707 1.900486 -0.440126 1.580336 -3.159886 0.291378 0.288396 -0.950710 -0.162749 0.578711 1.167785 -2.217469 0.204140 -0.601631
