/* Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/Roman/hop0/./hop0_design.v:1" *)
module hop0_design(clock0, rst, start, ff1);
  wire \$abc$199$li0_li0 ;
  (* src = "/nfs_scratch/scratch/AE/Roman/hop0/./hop0_design.v:3" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/Roman/hop0/./hop0_design.v:6" *)
  output ff1;
  wire ff1;
  (* src = "/nfs_scratch/scratch/AE/Roman/hop0/./hop0_design.v:4" *)
  input rst;
  wire rst;
  (* src = "/nfs_scratch/scratch/AE/Roman/hop0/./hop0_design.v:5" *)
  input start;
  wire start;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_20_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$199$auto$blifparse.cc:362:parse_blif$200  (
    .C(clock0),
    .D(\$abc$199$li0_li0 ),
    .E(1'h1),
    .Q(ff1),
    .R(1'h1),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$350$auto$blifparse.cc:515:parse_blif$351  (
    .A({ start, rst }),
    .Y(\$abc$199$li0_li0 )
  );
endmodule
