# Reading C:/alltera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do hw4_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\alltera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\alltera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_OR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_OR
# 
# Top level modules:
# 	_32bit_OR
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/half_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SUB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_SUB
# 
# Top level modules:
# 	_32bit_SUB
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_ADD.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_ADD
# 
# Top level modules:
# 	_32bit_ADD
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_XOR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_XOR
# 
# Top level modules:
# 	_32bit_XOR
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Desktop/OKUL/3\ Fall/331\ Computer\ Organization/HW4/1801042673/1801042673_restored {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_SLT
# 
# Top level modules:
# 	_32bit_SLT
# 
vlog -reportprogress 300 -work work {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_SLT_testbench
# 
# Top level modules:
# 	_32bit_SLT_testbench
vsim work._32bit_SLT_testbench
# vsim work._32bit_SLT_testbench 
# Loading work._32bit_SLT_testbench
# Loading work._32bit_SLT
# Loading work._32bit_SUB
# Loading work._32bit_XOR
# Loading work._32bit_ADD
# Loading work.full_adder
# Loading work.half_adder
# ** Error: (vsim-3037) C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT.v(8): Missing instance name in instantiation of '_32bit_OR'.
# 
#         Region: /_32bit_SLT_testbench/g0
# Error loading design
vsim work._32bit_SLT_testbench
# vsim work._32bit_SLT_testbench 
# Loading work._32bit_SLT_testbench
# Loading work._32bit_SLT
# Loading work._32bit_SUB
# Loading work._32bit_XOR
# Loading work._32bit_ADD
# Loading work.full_adder
# Loading work.half_adder
# ** Error: (vsim-3037) C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT.v(8): Missing instance name in instantiation of '_32bit_OR'.
# 
#         Region: /_32bit_SLT_testbench/g0
# Error loading design
vlog -work work -O0 {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_SLT_testbench
# 
# Top level modules:
# 	_32bit_SLT_testbench
vsim work._32bit_SLT_testbench
# vsim work._32bit_SLT_testbench 
# Loading work._32bit_SLT_testbench
# Loading work._32bit_SLT
# Loading work._32bit_SUB
# Loading work._32bit_XOR
# Loading work._32bit_ADD
# Loading work.full_adder
# Loading work.half_adder
# ** Error: (vsim-3037) C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT.v(8): Missing instance name in instantiation of '_32bit_OR'.
# 
#         Region: /_32bit_SLT_testbench/g0
# Error loading design
vlog -vlog01compat -work work {+incdir+C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored} -O0 {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_SLT
# 
# Top level modules:
# 	_32bit_SLT
vlog -work work -O0 {C:/Users/Lenovo/Desktop/OKUL/3 Fall/331 Computer Organization/HW4/1801042673/1801042673_restored/_32bit_SLT_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module _32bit_SLT_testbench
# 
# Top level modules:
# 	_32bit_SLT_testbench
vsim work._32bit_SLT_testbench
# vsim work._32bit_SLT_testbench 
# Loading work._32bit_SLT_testbench
# Loading work._32bit_SLT
# Loading work._32bit_SUB
# Loading work._32bit_XOR
# Loading work._32bit_ADD
# Loading work.full_adder
# Loading work.half_adder
# Loading work._32bit_OR
add wave -position insertpoint sim:/_32bit_SLT_testbench/*
step -current
