Active-HDL 15.0.261.9132 2024-12-12 23:35:41

Elaboration top modules:
Verilog Module                Top_TB


---------------------------------------------------------------------------------------------------
Verilog Module          | Library       | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------
Top_TB                  | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Top                     | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Switch                  | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Timer_Clock             | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Decoder                 | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Prescaler               | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Second_counter          | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Minute_counter          | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
Counter                 | zegarszachowy |      | 15.0.261.9132 (Windows64) | -O2 -l ARTIX7 -sv2k17
---------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------------------
zegarszachowy           | None
---------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r Top_TB


The performance of simulation is reduced. Version Student Edition
