fifo_0.v,verilog,xil_defaultlib,../../../../SRC_System.srcs/sources_1/ip/fifo_0/sim/fifo_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
