[*]
[*] GTKWave Analyzer v3.3.90 (w)1999-2018 BSI
[*] Wed Jun 04 05:18:02 2025
[*]
[dumpfile] "C:\Users\garre\Desktop\EE 188\HW3\run\tb_sh2_cpu-logic.vcd"
[dumpfile_mtime] "Wed Jun 04 05:17:30 2025"
[dumpfile_size] 343727
[savefile] "C:\Users\garre\Desktop\EE 188\HW3\run\tb_sh2_cpu-logic.gtkw"
[timestart] 337400000
[size] 1620 1009
[pos] -1 -1
*-25.000000 442700000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_sh2_cpu.
[treeopen] tb_sh2_cpu.uut.
[sst_width] 197
[signals_width] 158
[sst_expanded] 1
[sst_vpaned_height] 297
@28
tb_sh2_cpu.clock
tb_sh2_cpu.reset
@22
tb_sh2_cpu.ab[31:0]
tb_sh2_cpu.db[31:0]
@28
tb_sh2_cpu.re[3:0]
tb_sh2_cpu.we[3:0]
@22
tb_sh2_cpu.uut.sh2_alu.opa[31:0]
tb_sh2_cpu.uut.sh2_alu.opb[31:0]
tb_sh2_cpu.uut.alu_result[31:0]
tb_sh2_cpu.uut.sh2_alu.fcmd[3:0]
@420
tb_sh2_cpu.uut.sh2_cu.currentstate
@22
tb_sh2_cpu.uut.sh2_dau.gbr[31:0]
@420
tb_sh2_cpu.uut.sh2_regarray.regasel
tb_sh2_cpu.uut.sh2_regarray.regbsel
@22
tb_sh2_cpu.uut.sh2_regarray.rega[31:0]
tb_sh2_cpu.uut.sh2_regarray.regb[31:0]
tb_sh2_cpu.uut.sh2_regarray.regin[31:0]
@420
tb_sh2_cpu.uut.sh2_regarray.reginsel
@28
tb_sh2_cpu.uut.sh2_regarray.regstore
@22
tb_sh2_cpu.uut.sh2_regarray.regaxin[31:0]
@420
tb_sh2_cpu.uut.sh2_cu.currentstate
@c00022
tb_sh2_cpu.uut.dbout[31:0]
@28
(0)tb_sh2_cpu.uut.dbout[31:0]
(1)tb_sh2_cpu.uut.dbout[31:0]
(2)tb_sh2_cpu.uut.dbout[31:0]
(3)tb_sh2_cpu.uut.dbout[31:0]
(4)tb_sh2_cpu.uut.dbout[31:0]
(5)tb_sh2_cpu.uut.dbout[31:0]
(6)tb_sh2_cpu.uut.dbout[31:0]
(7)tb_sh2_cpu.uut.dbout[31:0]
(8)tb_sh2_cpu.uut.dbout[31:0]
(9)tb_sh2_cpu.uut.dbout[31:0]
(10)tb_sh2_cpu.uut.dbout[31:0]
(11)tb_sh2_cpu.uut.dbout[31:0]
(12)tb_sh2_cpu.uut.dbout[31:0]
(13)tb_sh2_cpu.uut.dbout[31:0]
(14)tb_sh2_cpu.uut.dbout[31:0]
(15)tb_sh2_cpu.uut.dbout[31:0]
(16)tb_sh2_cpu.uut.dbout[31:0]
(17)tb_sh2_cpu.uut.dbout[31:0]
(18)tb_sh2_cpu.uut.dbout[31:0]
(19)tb_sh2_cpu.uut.dbout[31:0]
(20)tb_sh2_cpu.uut.dbout[31:0]
(21)tb_sh2_cpu.uut.dbout[31:0]
(22)tb_sh2_cpu.uut.dbout[31:0]
(23)tb_sh2_cpu.uut.dbout[31:0]
(24)tb_sh2_cpu.uut.dbout[31:0]
(25)tb_sh2_cpu.uut.dbout[31:0]
(26)tb_sh2_cpu.uut.dbout[31:0]
(27)tb_sh2_cpu.uut.dbout[31:0]
(28)tb_sh2_cpu.uut.dbout[31:0]
(29)tb_sh2_cpu.uut.dbout[31:0]
(30)tb_sh2_cpu.uut.dbout[31:0]
(31)tb_sh2_cpu.uut.dbout[31:0]
@1401200
-group_end
@22
tb_sh2_cpu.uut.sh2_cu.tempreg[31:0]
tb_sh2_cpu.uut.sh2_cu.tempreg2[31:0]
tb_sh2_cpu.uut.sh2_dau.gbr[31:0]
@28
tb_sh2_cpu.uut.sh2_alu.tbit
@22
tb_sh2_cpu.uut.sh2_alu.opa[31:0]
tb_sh2_cpu.uut.sh2_alu.opb[31:0]
tb_sh2_cpu.uut.pc_id[31:0]
tb_sh2_cpu.uut.pc_ex[31:0]
@28
tb_sh2_cpu.uut.rmw_id
tb_sh2_cpu.uut.rmw_ex
tb_sh2_cpu.uut.rmw_ma
tb_sh2_cpu.uut.stallpl_id_ex
tb_sh2_cpu.uut.stallpl_ex_ma
@22
tb_sh2_cpu.uut.sr[31:0]
tb_sh2_cpu.uut.sh2_cu.ir[15:0]
tb_sh2_cpu.uut.alu_fcmd_id[3:0]
@28
tb_sh2_cpu.uut.updateir_id
tb_sh2_cpu.uut.updateir_ex
tb_sh2_cpu.uut.updateir_ma
tb_sh2_cpu.uut.sh2_pau.updatepc
[pattern_trace] 1
[pattern_trace] 0
