Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Dec  7 18:18:46 2023
| Host         : CEAT-ENDV350-03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_demo_control_sets_placed.rpt
| Design       : top_demo
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           26 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              99 |           30 |
| Yes          | No                    | No                     |              59 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             303 |          191 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                              Enable Signal                                              |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  driver/smol_clk         |                                                                                                         |                                                                                                         |                1 |              2 |         2.00 |
|  sysclk_125mhz_IBUF_BUFG |                                                                                                         |                                                                                                         |                1 |              2 |         2.00 |
|  test/hdmi_pll/CLK       |                                                                                                         |                                                                                                         |                1 |              2 |         2.00 |
|  game_clk_BUFG           |                                                                                                         |                                                                                                         |                1 |              3 |         3.00 |
|  game_clk_BUFG           |                                                                                                         | sw_IBUF[0]                                                                                              |                1 |              3 |         3.00 |
|  dp/en_reg_i_1_n_0       |                                                                                                         |                                                                                                         |                1 |              4 |         4.00 |
|  test/hdmi_pll/clk_out1  | test/hdmi/true_hdmi_output.data_island_period                                                           |                                                                                                         |                3 |              5 |         1.67 |
|  test/hdmi_pll/CLK       |                                                                                                         | test/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter[5]_i_1_n_0   |                2 |              6 |         3.00 |
|  test/hdmi_pll/clk_out1  | test/hdmi/true_hdmi_output.packet_picker/frame_counter[7]_i_1_n_0                                       |                                                                                                         |                1 |              6 |         6.00 |
|  test/hdmi_pll/clk_out1  | test/hdmi/true_hdmi_output.packet_assembler/parity                                                      | test/hdmi/true_hdmi_output.packet_assembler/parity[4][7]_i_1_n_0                                        |                2 |              8 |         4.00 |
|  test/hdmi_pll/clk_out1  | test/hdmi/tmds_gen[0].tmds_channel/tmds[9]_i_2__0_n_0                                                   | test/hdmi/tmds_gen[0].tmds_channel/tmds[9]_i_1__1_n_0                                                   |                5 |             10 |         2.00 |
|  test/hdmi_pll/clk_out1  | test/hdmi/cy0                                                                                           |                                                                                                         |                5 |             10 |         2.00 |
|  test/hdmi_pll/clk_out1  |                                                                                                         | test/p_0_in                                                                                             |                4 |             11 |         2.75 |
|  test/hdmi_pll/clk_out1  |                                                                                                         | test/hdmi/cx[10]_i_1_n_0                                                                                |                5 |             11 |         2.20 |
|  test/hdmi_pll/clk_out1  |                                                                                                         | test/hdmi/tmds_gen[0].tmds_channel/SR[0]                                                                |                2 |             12 |         6.00 |
|  sysclk_125mhz_IBUF_BUFG |                                                                                                         | CURRENT_COUNT[0]_i_1_n_0                                                                                |                5 |             17 |         3.40 |
|  test/hdmi_pll/clk_out1  |                                                                                                         | test/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_i_1_n_0 |                5 |             17 |         3.40 |
|  test/hdmi_pll/clk_out1  | test/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_i_1_n_0 |                                                                                                         |                6 |             18 |         3.00 |
|  test/hdmi_pll/clk_out1  | test/hdmi/tmds_gen[2].tmds_channel/E[0]                                                                 |                                                                                                         |                7 |             20 |         2.86 |
|  sysclk_125mhz_IBUF_BUFG |                                                                                                         | sw_IBUF[0]                                                                                              |                7 |             25 |         3.57 |
|  test/hdmi_pll/clk_out1  | test/hdmi/true_hdmi_output.packet_assembler/parity[0][7]_i_1_n_0                                        | test/hdmi/true_hdmi_output.packet_assembler/parity[4][7]_i_1_n_0                                        |                7 |             32 |         4.57 |
|  test/hdmi_pll/clk_out1  |                                                                                                         |                                                                                                         |               21 |             44 |         2.10 |
|  game_clk_BUFG           | dp/flop/q[255]_i_1_n_0                                                                                  | sw_IBUF[0]                                                                                              |              177 |            253 |         1.43 |
+--------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


