Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Pruebas/alu/testbench_isim_beh.exe -prj /home/ise/Pruebas/alu/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Pruebas/alu/src/SUMA/sum3bcc/sum3bcc.v" into library work
Analyzing Verilog file "/home/ise/Pruebas/alu/src/multiplicador/multiplicador.v" into library work
Analyzing Verilog file "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v" into library work
Analyzing Verilog file "/home/ise/Pruebas/alu/src/display/display/BCDtoSSeg/BCDtoSSeg.v" into library work
Analyzing Verilog file "/home/ise/Pruebas/alu/alu.v" into library work
Analyzing Verilog file "/home/ise/Pruebas/alu/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/testbench.v" Line 39: Port sel is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 68: Port co is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 69: Port co is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 70: Port done is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 72: Port done is not connected to this instance
WARNING:HDLCompiler:189 - "/home/ise/Pruebas/alu/alu.v" Line 69: Size mismatch in connection of port <xi>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/ise/Pruebas/alu/alu.v" Line 68: Size mismatch in connection of port <xi>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/ise/Pruebas/alu/alu.v" Line 71: Size mismatch in connection of port <BCD>. Formal port size is 4-bit while actual signal size is 16-bit.
Completed static elaboration
Fuse Memory Usage: 94924 KB
Fuse CPU Usage: 670 ms
Compiling module sum4b
Compiling module multiplicador
Compiling module BCDtoSSeg
Compiling module div3bcc
Compiling module alu
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/ise/Pruebas/alu/testbench_isim_beh.exe
Fuse Memory Usage: 98120 KB
Fuse CPU Usage: 750 ms
GCC CPU Usage: 540 ms
