
*** Running vivado
    with args -log counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source counter.tcl -notrace
Command: synth_design -top counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1260.145 ; gain = 84.848 ; free physical = 11906 ; free virtual = 29602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'JKFF' [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/JKFF.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/DFF.v:3]
INFO: [Synth 8-6157] synthesizing module 'dlatch' [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/dlatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dlatch' (1#1) [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/dlatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (2#1) [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/DFF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'JKFF' (3#1) [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/JKFF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/ClockDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (4#1) [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/ClockDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.777 ; gain = 129.480 ; free physical = 11918 ; free virtual = 29614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1304.777 ; gain = 129.480 ; free physical = 11918 ; free virtual = 29614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1304.777 ; gain = 129.480 ; free physical = 11918 ; free virtual = 29614
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.129 ; gain = 0.000 ; free physical = 11594 ; free virtual = 29290
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11744 ; free virtual = 29440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11744 ; free virtual = 29440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11745 ; free virtual = 29441
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.srcs/sources_1/imports/new/dlatch.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11736 ; free virtual = 29433
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11725 ; free virtual = 29422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11601 ; free virtual = 29299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     4|
|5     |LUT4   |     5|
|6     |LUT5   |     4|
|7     |LUT6   |     7|
|8     |FDRE   |    33|
|9     |LD     |    16|
|10    |IBUF   |     3|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------+------+
|      |Instance               |Module       |Cells |
+------+-----------------------+-------------+------+
|1     |top                    |             |    90|
|2     |  cd                   |ClockDivider |    53|
|3     |  \someThing[0].stage  |JKFF         |     4|
|4     |    df1                |DFF_26       |     4|
|5     |      d1               |dlatch_27    |     1|
|6     |      d2               |dlatch_28    |     3|
|7     |  \someThing[1].stage  |JKFF_0       |     3|
|8     |    df1                |DFF_23       |     3|
|9     |      d1               |dlatch_24    |     1|
|10    |      d2               |dlatch_25    |     2|
|11    |  \someThing[2].stage  |JKFF_1       |     5|
|12    |    df1                |DFF_20       |     5|
|13    |      d1               |dlatch_21    |     1|
|14    |      d2               |dlatch_22    |     4|
|15    |  \someThing[3].stage  |JKFF_2       |     2|
|16    |    df1                |DFF_17       |     2|
|17    |      d1               |dlatch_18    |     1|
|18    |      d2               |dlatch_19    |     1|
|19    |  \someThing[4].stage  |JKFF_3       |     3|
|20    |    df1                |DFF_14       |     3|
|21    |      d1               |dlatch_15    |     1|
|22    |      d2               |dlatch_16    |     2|
|23    |  \someThing[5].stage  |JKFF_4       |     3|
|24    |    df1                |DFF_11       |     3|
|25    |      d1               |dlatch_12    |     1|
|26    |      d2               |dlatch_13    |     2|
|27    |  \someThing[6].stage  |JKFF_5       |     3|
|28    |    df1                |DFF_8        |     3|
|29    |      d1               |dlatch_9     |     1|
|30    |      d2               |dlatch_10    |     2|
|31    |  \someThing[7].stage  |JKFF_6       |     2|
|32    |    df1                |DFF          |     2|
|33    |      d1               |dlatch       |     1|
|34    |      d2               |dlatch_7     |     1|
+------+-----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11599 ; free virtual = 29297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1642.129 ; gain = 129.480 ; free physical = 11655 ; free virtual = 29353
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.129 ; gain = 466.832 ; free physical = 11655 ; free virtual = 29353
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1650.141 ; gain = 480.719 ; free physical = 11653 ; free virtual = 29351
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ecestudent/ECE/Fall2018/ECE2700/counter/counter.runs/synth_1/counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_utilization_synth.rpt -pb counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1674.156 ; gain = 0.000 ; free physical = 11654 ; free virtual = 29352
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 06:33:10 2019...
