# Design-UART-module-tx-rx-synthesis-in-design-compiler
## TX Block diagram 

![image](https://github.com/islam-nasser0/Design-UART-module-tx-rx-synthesis-in-design-compiler/assets/111699435/5a225b03-0b6d-4b87-ad99-b779dcbd6486)

## RX Block diagram 
![image](https://github.com/islam-nasser0/Design-UART-module-tx-rx-synthesis-in-design-compiler/assets/111699435/b287ee94-340d-4114-8cbf-61cb096662a9)



## Phases:
- write TX & RX In Verilog (full duplex & oversampling technique) and instantiate in 
Uart_top
- simulate the Uart_top in Modelsim using good Tesh-bench 
- apply the Asic flow on the system and use the Uart as communication module for the 
big system “low power configurable multi clock system”.
## Technology Used:

Synopsis design compiler, innovus, formality, dft compiler, Modelsim, TCL
