Analysis & Synthesis report for riscv_single_cycle
Fri Apr 15 06:44:37 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|register_pc_n:PC_register
 15. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_B_src
 16. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_A_src
 17. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|ALU:ALU
 18. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|ALU:adder_1
 19. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|ALU:adder_2
 20. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_branch
 21. Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_mem_to_reg
 22. Parameter Settings for User Entity Instance: rom_module:rom_module_
 23. Parameter Settings for User Entity Instance: ram_module:ram_module_
 24. Parameter Settings for User Entity Instance: Heard_Bit:clk_timer
 25. Parameter Settings for User Entity Instance: Heard_Bit:design_monitor
 26. Port Connectivity Checks: "Heard_Bit:design_monitor"
 27. Port Connectivity Checks: "Heard_Bit:clk_timer"
 28. Port Connectivity Checks: "gpio:gpio_"
 29. Port Connectivity Checks: "ram_module:ram_module_"
 30. Port Connectivity Checks: "rom_module:rom_module_"
 31. Port Connectivity Checks: "peripherals_control_unit:peripherals_control_unit_ram"
 32. Port Connectivity Checks: "peripherals_control_unit:peripherals_control_unit_rom"
 33. Port Connectivity Checks: "riscv_core:riscv_core_|ALU:adder_2"
 34. Port Connectivity Checks: "riscv_core:riscv_core_|ALU:adder_1"
 35. Port Connectivity Checks: "riscv_core:riscv_core_|ALU:ALU"
 36. Port Connectivity Checks: "riscv_core:riscv_core_|register_pc_n:PC_register"
 37. Port Connectivity Checks: "riscv_core:riscv_core_|maindec:maindec_"
 38. Port Connectivity Checks: "riscv_core:riscv_core_"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 15 06:44:37 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; riscv_single_cycle                          ;
; Top-level Entity Name           ; riscv_single_cycle                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1050                                        ;
; Total pins                      ; 19                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; riscv_single_cycle ; riscv_single_cycle ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ; All                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                    ; Library ;
+------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+
; Sources/sign_extend_riscv.v                          ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/sign_extend_riscv.v        ;         ;
; Sources/rom_module.v                                 ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/rom_module.v               ;         ;
; Sources/riscv_core.v                                 ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v               ;         ;
; Sources/register_pc_n.v                              ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/register_pc_n.v            ;         ;
; Sources/register_file.v                              ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/register_file.v            ;         ;
; Sources/ram_module.v                                 ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/ram_module.v               ;         ;
; Sources/peripherals_control_unit.v                   ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/peripherals_control_unit.v ;         ;
; Sources/mux_2_1.v                                    ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/mux_2_1.v                  ;         ;
; Sources/imm_gen.v                                    ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/imm_gen.v                  ;         ;
; Sources/Heard_Bit.v                                  ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/Heard_Bit.v                ;         ;
; Sources/gpio.v                                       ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/gpio.v                     ;         ;
; Sources/aludec.v                                     ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/aludec.v                   ;         ;
; Sources/ALU.v                                        ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/ALU.v                      ;         ;
; Sources/riscv_single_cycle.v                         ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v       ;         ;
; Sources/maindec.v                                    ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/riscv_single_cycle/Sources/maindec.v                  ;         ;
; /home/vmrod/devel/quartus/riscv_factorial/opcode.txt ; yes             ; Auto-Found File        ; /home/vmrod/devel/quartus/riscv_factorial/opcode.txt                            ;         ;
+------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1240      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1538      ;
;     -- 7 input functions                    ; 12        ;
;     -- 6 input functions                    ; 816       ;
;     -- 5 input functions                    ; 314       ;
;     -- 4 input functions                    ; 110       ;
;     -- <=3 input functions                  ; 286       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1050      ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1050      ;
; Total fan-out                               ; 12126     ;
; Average fan-out                             ; 4.61      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name              ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------------------+--------------+
; |riscv_single_cycle                                        ; 1538 (0)            ; 1050 (0)                  ; 0                 ; 2          ; 19   ; 0            ; |riscv_single_cycle                                                            ; riscv_single_cycle       ; work         ;
;    |Heard_Bit:design_monitor|                              ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|Heard_Bit:design_monitor                                   ; Heard_Bit                ; work         ;
;    |gpio:gpio_|                                            ; 13 (13)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|gpio:gpio_                                                 ; gpio                     ; work         ;
;    |peripherals_control_unit:peripherals_control_unit_ram| ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|peripherals_control_unit:peripherals_control_unit_ram      ; peripherals_control_unit ; work         ;
;    |peripherals_control_unit:peripherals_control_unit_rom| ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|peripherals_control_unit:peripherals_control_unit_rom      ; peripherals_control_unit ; work         ;
;    |riscv_core:riscv_core_|                                ; 1409 (5)            ; 1024 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_                                     ; riscv_core               ; work         ;
;       |ALU:ALU|                                            ; 387 (387)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU                             ; ALU                      ; work         ;
;       |ALU:adder_1|                                        ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:adder_1                         ; ALU                      ; work         ;
;       |aludec:aludec|                                      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|aludec:aludec                       ; aludec                   ; work         ;
;       |imm_gen:imm_gen|                                    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|imm_gen:imm_gen                     ; imm_gen                  ; work         ;
;       |maindec:maindec_|                                   ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|maindec:maindec_                    ; maindec                  ; work         ;
;       |mux_2_1:mux_A_src|                                  ; 371 (371)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_A_src                   ; mux_2_1                  ; work         ;
;       |mux_2_1:mux_B_src|                                  ; 394 (394)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_B_src                   ; mux_2_1                  ; work         ;
;       |mux_2_1:mux_branch|                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_branch                  ; mux_2_1                  ; work         ;
;       |mux_2_1:mux_mem_to_reg|                             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_mem_to_reg              ; mux_2_1                  ; work         ;
;       |register_file:register_file_1|                      ; 75 (75)             ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|register_file:register_file_1       ; register_file            ; work         ;
;       |register_pc_n:PC_register|                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|register_pc_n:PC_register           ; register_pc_n            ; work         ;
;       |sign_extend_riscv:sign_extend_riscv|                ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|riscv_core:riscv_core_|sign_extend_riscv:sign_extend_riscv ; sign_extend_riscv        ; work         ;
;    |rom_module:rom_module_|                                ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv_single_cycle|rom_module:rom_module_                                     ; rom_module               ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-----------------------------------------------------------------+---------------------------------------------+
; Register name                                                   ; Reason for Removal                          ;
+-----------------------------------------------------------------+---------------------------------------------+
; gpio:gpio_|Leds[1..7]                                           ; Stuck at GND due to stuck port data_in      ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][0]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][31] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][30] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][29] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][28] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][27] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][26] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][25] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][24] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][23] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][22] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][21] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][20] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][19] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][18] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][17] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][16] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][15] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][14] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][13] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][12] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][11] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][10] ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][9]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][8]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][7]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][6]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][5]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][4]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][3]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][2]  ; Stuck at GND due to stuck port clock_enable ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][1]  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 39                          ;                                             ;
+-----------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+----------------------------------------------------------------+--------------------------------+------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal             ; Registers Removed due to This Register                           ;
+----------------------------------------------------------------+--------------------------------+------------------------------------------------------------------+
; riscv_core:riscv_core_|register_file:register_file_1|mem[0][0] ; Stuck at GND                   ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][30], ;
;                                                                ; due to stuck port clock_enable ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][29], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][26], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][25], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][18], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][17], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][12], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][11], ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][8],  ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][7],  ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][6],  ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][2],  ;
;                                                                ;                                ; riscv_core:riscv_core_|register_file:register_file_1|mem[0][1]   ;
+----------------------------------------------------------------+--------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1050  ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 1050  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 994   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; riscv_core:riscv_core_|register_pc_n:PC_register|Data_reg[22]   ; 4       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][5]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][4]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][7]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][6]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][30] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][29] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][10] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][9]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][8]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][18] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][15] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][14] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][13] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][11] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][17] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][16] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][24] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][26] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][27] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][28] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][25] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][22] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][19] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][20] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][21] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][23] ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][3]  ; 2       ;
; riscv_core:riscv_core_|register_file:register_file_1|mem[2][2]  ; 2       ;
; Total number of inverted registers = 29                         ;         ;
+-----------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|imm_gen:imm_gen|Selector7                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|imm_gen:imm_gen|Selector8                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|imm_gen:imm_gen|Selector8                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|ShiftLeft0                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|ShiftLeft0                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|ShiftLeft0                               ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|ShiftLeft0                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|peripherals_control_unit:peripherals_control_unit_ram|Adr_out[20]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|peripherals_control_unit:peripherals_control_unit_ram|Adr_out[11]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_mem_to_reg|Y[0]                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|peripherals_control_unit:peripherals_control_unit_rom|Adr_out[1]        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|peripherals_control_unit:peripherals_control_unit_ram|Adr_out[1]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|sign_extend_riscv:sign_extend_riscv|extended[10] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|maindec:maindec_|ALUSrcA                         ;
; 33:1               ; 31 bits   ; 682 LEs       ; 682 LEs              ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_B_src|Y[21]                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|sign_extend_riscv:sign_extend_riscv|extended[6]  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|mux_2_1:mux_A_src|Y[20]                          ;
; 18:1               ; 15 bits   ; 180 LEs       ; 105 LEs              ; 75 LEs                 ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|Mux19                                    ;
; 23:1               ; 12 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|Mux7                                     ;
; 26:1               ; 2 bits    ; 34 LEs        ; 24 LEs               ; 10 LEs                 ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|ALU:ALU|Mux2                                     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|sign_extend_riscv:sign_extend_riscv|extended[3]  ;
; 18:1               ; 5 bits    ; 60 LEs        ; 50 LEs               ; 10 LEs                 ; No         ; |riscv_single_cycle|riscv_core:riscv_core_|sign_extend_riscv:sign_extend_riscv|Selector0    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|register_pc_n:PC_register ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_B_src ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_A_src ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|ALU:ALU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|ALU:adder_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|ALU:adder_2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_branch ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:riscv_core_|mux_2_1:mux_mem_to_reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_module:rom_module_ ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
; ADDR_WIDTH     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_module:ram_module_ ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
; ADDR_WIDTH     ; 128   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Heard_Bit:clk_timer ;
+--------------------+-------+-------------------------------------+
; Parameter Name     ; Value ; Type                                ;
+--------------------+-------+-------------------------------------+
; Half_Period_Counts ; 10000 ; Signed Integer                      ;
+--------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Heard_Bit:design_monitor ;
+--------------------+----------+---------------------------------------+
; Parameter Name     ; Value    ; Type                                  ;
+--------------------+----------+---------------------------------------+
; Half_Period_Counts ; 10000000 ; Signed Integer                        ;
+--------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "Heard_Bit:design_monitor" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Heard_Bit:clk_timer"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; enable        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; heard_bit_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio:gpio_"                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_in ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Data_in[31..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_module:ram_module_"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WD   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WD[31..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "rom_module:rom_module_" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; WE   ; Input ; Info     ; Explicitly unconnected   ;
; WD   ; Input ; Info     ; Explicitly unconnected   ;
+------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "peripherals_control_unit:peripherals_control_unit_ram"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead_in ; Input  ; Info     ; Explicitly unconnected                                                              ;
; Data_in_0  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; selector   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "peripherals_control_unit:peripherals_control_unit_rom" ;
+------------+--------+----------+--------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                          ;
+------------+--------+----------+--------------------------------------------------+
; MemRead_in ; Input  ; Info     ; Explicitly unconnected                           ;
; Data_in_1  ; Input  ; Info     ; Explicitly unconnected                           ;
; Data_in_2  ; Input  ; Info     ; Explicitly unconnected                           ;
; selector   ; Output ; Info     ; Explicitly unconnected                           ;
+------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:riscv_core_|ALU:adder_2"                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; REG_CONTROL[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; REG_CONTROL[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; REG_CONTROL[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; RESULT            ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "RESULT[32..32]" have no fanouts ;
; RESULT            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; zero              ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; carry_out         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; overflow          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:riscv_core_|ALU:adder_1"                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; B[31..3]          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; B[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; B[2]              ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; REG_CONTROL[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; REG_CONTROL[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; REG_CONTROL[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; RESULT            ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "RESULT[32..32]" have no fanouts ;
; zero              ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; carry_out         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; overflow          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:riscv_core_|ALU:ALU"                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; RESULT    ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "RESULT[32..32]" have no fanouts ;
; carry_out ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; overflow  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:riscv_core_|register_pc_n:PC_register" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:riscv_core_|maindec:maindec_"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; RegDst ; Output ; Info     ; Explicitly unconnected                                                              ;
; Jump   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:riscv_core_"                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Data_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Data_out[31..1]" have no fanouts ;
; PC_q     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1050                        ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 24                          ;
;     CLR SLD           ; 29                          ;
;     ENA CLR           ; 994                         ;
; arriav_lcell_comb     ; 1539                        ;
;     arith             ; 221                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 15                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 120                         ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 1306                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 105                         ;
;         4 data inputs ; 96                          ;
;         5 data inputs ; 194                         ;
;         6 data inputs ; 816                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 15.03                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 15 06:44:23 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_single_cycle -c riscv_single_cycle
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Sources/zero_extend_shamt.v
    Info (12023): Found entity 1: zero_extend_shamt File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/zero_extend_shamt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/zero_extend.v
    Info (12023): Found entity 1: zero_extend File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/zero_extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/sign_extend_riscv.v
    Info (12023): Found entity 1: sign_extend_riscv File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/sign_extend_riscv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/sign_extend.v
    Info (12023): Found entity 1: sign_extend File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/sign_extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/rom_module.v
    Info (12023): Found entity 1: rom_module File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/rom_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/riscv_core.v
    Info (12023): Found entity 1: riscv_core File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/register_pc_n.v
    Info (12023): Found entity 1: register_pc_n File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/register_pc_n.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file Sources/register_n.v
    Info (12023): Found entity 1: register_n File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/register_n.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file Sources/register_file.v
    Info (12023): Found entity 1: register_file File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/ram_module.v
    Info (12023): Found entity 1: ram_module File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/ram_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/peripherals_control_unit.v
    Info (12023): Found entity 1: peripherals_control_unit File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/peripherals_control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/mux_4_1.v
    Info (12023): Found entity 1: mux_4_1 File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/mux_4_1.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/mux_2_1.v
    Info (12023): Found entity 1: mux_2_1 File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/mux_2_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Sources/Instr_Data_Memory.v
    Info (12023): Found entity 1: Instr_Data_Memory File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/Instr_Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/imm_gen.v
    Info (12023): Found entity 1: imm_gen File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/imm_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/Heard_Bit.v
    Info (12023): Found entity 1: Heard_Bit File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/Heard_Bit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/gpio.v
    Info (12023): Found entity 1: gpio File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/gpio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/FSM_riscv.v
    Info (12023): Found entity 1: FSM_riscv File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/FSM_riscv.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/aludec.v
    Info (12023): Found entity 1: aludec File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/aludec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/ALU.v
    Info (12023): Found entity 1: ALU File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/ALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/riscv_single_cycle.v
    Info (12023): Found entity 1: riscv_single_cycle File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sources/maindec.v
    Info (12023): Found entity 1: maindec File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/maindec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simulation/modelsim/riscv_single_cycle_TB.v
    Info (12023): Found entity 1: riscv_single_cycle_TB File: /home/vmrod/devel/quartus/riscv_single_cycle/simulation/modelsim/riscv_single_cycle_TB.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at riscv_core.v(46): created implicit net for "MemtoReg" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at riscv_single_cycle.v(37): created implicit net for "Data_out" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 37
Info (12127): Elaborating entity "riscv_single_cycle" for the top level hierarchy
Info (12128): Elaborating entity "riscv_core" for hierarchy "riscv_core:riscv_core_" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 41
Info (12128): Elaborating entity "maindec" for hierarchy "riscv_core:riscv_core_|maindec:maindec_" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 59
Info (12128): Elaborating entity "register_pc_n" for hierarchy "riscv_core:riscv_core_|register_pc_n:PC_register" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 82
Info (12128): Elaborating entity "register_file" for hierarchy "riscv_core:riscv_core_|register_file:register_file_1" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 94
Warning (10240): Verilog HDL Always Construct warning at register_file.v(40): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/register_file.v Line: 40
Info (12128): Elaborating entity "imm_gen" for hierarchy "riscv_core:riscv_core_|imm_gen:imm_gen" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 97
Info (12128): Elaborating entity "sign_extend_riscv" for hierarchy "riscv_core:riscv_core_|sign_extend_riscv:sign_extend_riscv" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 98
Info (12128): Elaborating entity "mux_2_1" for hierarchy "riscv_core:riscv_core_|mux_2_1:mux_B_src" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 100
Info (12128): Elaborating entity "aludec" for hierarchy "riscv_core:riscv_core_|aludec:aludec" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 103
Info (12128): Elaborating entity "ALU" for hierarchy "riscv_core:riscv_core_|ALU:ALU" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_core.v Line: 114
Warning (10764): Verilog HDL warning at ALU.v(68): converting signed shift amount to unsigned File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/ALU.v Line: 68
Info (12128): Elaborating entity "peripherals_control_unit" for hierarchy "peripherals_control_unit:peripherals_control_unit_rom" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 57
Info (12128): Elaborating entity "rom_module" for hierarchy "rom_module:rom_module_" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 83
Warning (10850): Verilog HDL warning at rom_module.v(15): number of words (21) in memory file does not match the number of elements in the address range [0:31] File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/rom_module.v Line: 15
Info (12128): Elaborating entity "ram_module" for hierarchy "ram_module:ram_module_" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 93
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:gpio_" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 105
Info (12128): Elaborating entity "Heard_Bit" for hierarchy "Heard_Bit:clk_timer" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 108
Info (12128): Elaborating entity "Heard_Bit" for hierarchy "Heard_Bit:design_monitor" File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 111
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "rom_module:rom_module_|rom" is uninferred due to inappropriate RAM size File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/rom_module.v Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/vmrod/devel/quartus/riscv_single_cycle/db/riscv_single_cycle.ram0_rom_module_23378196.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "gpio_port_out[1]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
    Warning (13410): Pin "gpio_port_out[2]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
    Warning (13410): Pin "gpio_port_out[3]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
    Warning (13410): Pin "gpio_port_out[4]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
    Warning (13410): Pin "gpio_port_out[5]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
    Warning (13410): Pin "gpio_port_out[6]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
    Warning (13410): Pin "gpio_port_out[7]" is stuck at GND File: /home/vmrod/devel/quartus/riscv_single_cycle/Sources/riscv_single_cycle.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/vmrod/devel/quartus/riscv_single_cycle/output_files/riscv_single_cycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2525 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2504 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 752 megabytes
    Info: Processing ended: Fri Apr 15 06:44:37 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vmrod/devel/quartus/riscv_single_cycle/output_files/riscv_single_cycle.map.smsg.


