Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:28:43 2020
Info: Command: quartus_sh -t /usr/lib/legup-7.5/legup/examples/setup_proj.tcl Arria10 Arria10-PAC RoutP8 top 0
Info: Quartus(args): Arria10 Arria10-PAC RoutP8 top 0
Using /usr/lib/legup-7.5/legup/boards/Arria10/Arria10-PAC/Arria10-PAC.qsf
Info (23030): Evaluation of Tcl script /usr/lib/legup-7.5/legup/examples/setup_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Fri May  8 23:28:43 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:28:44 2020
Info: Command: quartus_sh --64bit --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:28:44 2020
Info: Command: quartus_ipgenerate top -c top --run_default_mode_op
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1231 megabytes
    Info: Processing ended: Fri May  8 23:28:45 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:28:46 2020
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at RoutP8.v(2430): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2430
Warning (13469): Verilog HDL assignment warning at RoutP8.v(2502): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2502
Warning (13469): Verilog HDL assignment warning at RoutP8.v(2574): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2574
Warning (13469): Verilog HDL assignment warning at RoutP8.v(2637): truncated value with size 5 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2637
Warning (13469): Verilog HDL assignment warning at RoutP8.v(2658): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2658
Warning (13469): Verilog HDL assignment warning at RoutP8.v(2905): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2905
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3448): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3448
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3450): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3450
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3453): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3453
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3456): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3456
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3458): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3458
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3460): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3460
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3463): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3463
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3466): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3466
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3469): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3469
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3491): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3491
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3493): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3493
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3496): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3496
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3512): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3512
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3514): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3514
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3517): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3517
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3520): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3520
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3523): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3523
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3545): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3545
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3547): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3547
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3550): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3550
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3553): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3553
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3556): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3556
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3578): truncated value with size 32 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3578
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3580): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3580
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3583): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3583
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3586): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3586
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3589): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3589
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3592): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3592
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3595): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3595
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3598): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3598
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3601): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3601
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3604): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3604
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3607): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3607
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3610): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3610
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3613): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3613
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3616): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3616
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3698): truncated value with size 32 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3698
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3700): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3700
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3703): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3703
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3706): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3706
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3709): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3709
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3712): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3712
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3715): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3715
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3718): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3718
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3721): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3721
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3724): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3724
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3788): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3788
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3790): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3790
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3793): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3793
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3796): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3796
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3818): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3818
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3820): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3820
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3823): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3823
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3826): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3826
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3848): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3848
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3850): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3850
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3853): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3853
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3856): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3856
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3859): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3859
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3862): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3862
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3865): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3865
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3868): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3868
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3871): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3871
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3874): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3874
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3877): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3877
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3880): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3880
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3883): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3883
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3886): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3886
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3889): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3889
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3892): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3892
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3895): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3895
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3898): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3898
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3901): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3901
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3904): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3904
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3907): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3907
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3910): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3910
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3913): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3913
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3916): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3916
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3919): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3919
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3922): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3922
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3925): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3925
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3928): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3928
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3931): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3931
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3934): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3934
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3937): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3937
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3940): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3940
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3943): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3943
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3946): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3946
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3949): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3949
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3952): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3952
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3955): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3955
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3958): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3958
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3961): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3961
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3964): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3964
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3967): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3967
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3970): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3970
Warning (13469): Verilog HDL assignment warning at RoutP8.v(3973): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 3973
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4235): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4235
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4237): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4237
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4240): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4240
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4243): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4243
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4246): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4246
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4249): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4249
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4252): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4252
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4255): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4255
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4258): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4258
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4261): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4261
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4264): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4264
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4267): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4267
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4270): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4270
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4273): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4273
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4276): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4276
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4279): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4279
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4282): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4282
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4285): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4285
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4288): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4288
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4291): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4291
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4294): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4294
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4297): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4297
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4300): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4300
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4303): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4303
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4306): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4306
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4309): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4309
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4312): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4312
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4315): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4315
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4318): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4318
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4321): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4321
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4324): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4324
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4327): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4327
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4330): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4330
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4333): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4333
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4336): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4336
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4339): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4339
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4342): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4342
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4345): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4345
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4348): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4348
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4351): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4351
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4354): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4354
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4357): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4357
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4360): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4360
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4616): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4616
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4618): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4618
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4621): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4621
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4624): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4624
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4627): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4627
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4630): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4630
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4633): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4633
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4636): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4636
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4639): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4639
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4642): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4642
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4645): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4645
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4648): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4648
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4651): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4651
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4654): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4654
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4657): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4657
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4660): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4660
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4663): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4663
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4666): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4666
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4669): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4669
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4672): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4672
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4675): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4675
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4678): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4678
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4681): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4681
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4684): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4684
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4687): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4687
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4690): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4690
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4693): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4693
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4696): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4696
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4699): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4699
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4702): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4702
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4705): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4705
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4708): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4708
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4711): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4711
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4714): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4714
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4717): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4717
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4720): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4720
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4723): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4723
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4726): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4726
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4729): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4729
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4732): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4732
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4735): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4735
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4738): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4738
Warning (13469): Verilog HDL assignment warning at RoutP8.v(4741): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 4741
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5003): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5003
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5005): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5005
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5008): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5008
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5011): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5011
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5014): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5014
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5017): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5017
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5020): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5020
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5023): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5023
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5026): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5026
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5029): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5029
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5032): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5032
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5035): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5035
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5038): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5038
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5041): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5041
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5044): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5044
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5047): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5047
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5050): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5050
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5053): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5053
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5056): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5056
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5059): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5059
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5062): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5062
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5065): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5065
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5068): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5068
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5071): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5071
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5074): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5074
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5077): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5077
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5080): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5080
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5083): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5083
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5086): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5086
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5089): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5089
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5092): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5092
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5095): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5095
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5098): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5098
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5101): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5101
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5104): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5104
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5107): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5107
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5110): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5110
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5113): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5113
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5116): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5116
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5119): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5119
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5122): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5122
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5125): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5125
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5128): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5128
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5384): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5384
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5386): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5386
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5389): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5389
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5405): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5405
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5407): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5407
Warning (13469): Verilog HDL assignment warning at RoutP8.v(5410): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5410
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_72j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_jbj2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_b2j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_b2j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 33
Info: Found 12 design entities
Info: There are 33 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla167423|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 722
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla168424|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/tmp-clearbox/top/83109/altsyncram_7pl1.tdf Line: 722
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "main_inst|main_grid|ram" is uninferred due to inappropriate RAM size File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 5668
Info (286030): Timing-Driven Synthesis is running
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (81) in the Memory Initialization File "/home/dalila/SDAccel/routing/LegUp/RoutP8/mem_init/main_grid.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "main_inst|mult_0" File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 2608
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP8/RoutP8.v Line: 27
Info (17049): 264 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2907 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2600 logic cells
    Info (21064): Implemented 270 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 335 warnings
    Info: Peak virtual memory: 1824 megabytes
    Info: Processing ended: Fri May  8 23:29:05 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:47
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:29:07 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:23
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time.
Critical Warning (18655): There are 48 unused TX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of such channels over time.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~CLKENA0 (1399 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3D_G_I17
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'RoutP8.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 78 registers into blocks of type Block RAM
Warning (16067): 1 out of 1 DSP blocks in the design are not fully utilizing internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should fully pack the DSP block register banks.
    Warning (16068): 1 DSP blocks have no packed register banks. Altera recommends fully packing the DSP block register banks for high performance designs.
    Warning (16069): 0 DSP blocks are partially packed. Altera recommends fully packing the DSP block register banks for high performance designs.
    Info (16071): 0 DSP blocks are fully packed.
Warning (16228): One or more registers failed to be packed into a DSP bank due to VCC inputs
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:06
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:01
Info (18252): The Fitter is using Spectra-Q Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during Global Placement is 4.14 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:40
Info (11888): Total time spent on timing analysis during Global Placement is 2.21 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Placement is 3.60 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X106_Y94 to location X117_Y105
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Routing is 1.32 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:44
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Post-Routing is 0.08 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:15
Info (144001): Generated suppressed messages file /home/dalila/SDAccel/routing/LegUp/RoutP8/synthesis/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 8571 megabytes
    Info: Processing ended: Fri May  8 23:33:17 2020
    Info: Elapsed time: 00:04:10
    Info: Total CPU time (on all processors): 00:11:53
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:33:20 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (332104): Reading SDC File: 'RoutP8.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.341              -4.118 clk 
Info (332146): Worst-case hold slack is 0.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.062               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.090               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.559              -8.340 clk 
Info (332146): Worst-case hold slack is 0.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.060               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.092               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.689               0.000 clk 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.014               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.166               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.225               0.000 clk 
Info (332146): Worst-case hold slack is 0.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.018               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.186               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4467 megabytes
    Info: Processing ended: Fri May  8 23:33:45 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:34
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 346 warnings
Info (23030): Evaluation of Tcl script /opt/altera_pro/16.0.0/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 346 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Fri May  8 23:33:46 2020
    Info: Elapsed time: 00:05:02
    Info: Total CPU time (on all processors): 00:13:19
