<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu5ev-sfvc784-1-e</Part>
        <TopModelName>quant_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.675</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>18829</Best-caseLatency>
            <Average-caseLatency>18829</Average-caseLatency>
            <Worst-caseLatency>18829</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
            <Interval-min>18830</Interval-min>
            <Interval-max>18830</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>6</DSP>
            <FF>761</FF>
            <LUT>3218</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>quant_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>quant_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>quant_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>quant_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>quant_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>quant_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>i_stream_V_dout</name>
            <Object>i_stream_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>i_stream_V_empty_n</name>
            <Object>i_stream_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>i_stream_V_read</name>
            <Object>i_stream_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>o_stream_V_din</name>
            <Object>o_stream_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>o_stream_V_full_n</name>
            <Object>o_stream_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>o_stream_V_write</name>
            <Object>o_stream_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>scalars</name>
            <Object>scalars</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>table_r</name>
            <Object>table_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>quant_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_do_quant_fu_48</InstName>
                    <ModuleName>do_quant</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>48</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>do_quant</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.675</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18828</Best-caseLatency>
                    <Average-caseLatency>18828</Average-caseLatency>
                    <Worst-caseLatency>18828</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18828</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TT_LOOP_CT_LOOP>
                        <Name>TT_LOOP_CT_LOOP</Name>
                        <TripCount>9408</TripCount>
                        <Latency>18826</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                    </TT_LOOP_CT_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>742</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3178</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>do_quant</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>do_quant</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>do_quant</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>do_quant</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>do_quant</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>do_quant</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>i_stream_V_dout</name>
                    <Object>i_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>i_stream_V_empty_n</name>
                    <Object>i_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>i_stream_V_read</name>
                    <Object>i_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>o_stream_V_din</name>
                    <Object>o_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>o_stream_V_full_n</name>
                    <Object>o_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>o_stream_V_write</name>
                    <Object>o_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_b_read</name>
                    <Object>this_b_read</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_table_address0</name>
                    <Object>this_table</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>6</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_table_ce0</name>
                    <Object>this_table</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_table_q0</name>
                    <Object>this_table</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_table_address1</name>
                    <Object>this_table</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>6</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_table_ce1</name>
                    <Object>this_table</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>this_table_q1</name>
                    <Object>this_table</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>quant_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.675</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18829</Best-caseLatency>
                    <Average-caseLatency>18829</Average-caseLatency>
                    <Worst-caseLatency>18829</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18830</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>761</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3218</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>quant_top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>quant_top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>quant_top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>quant_top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>quant_top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>quant_top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>i_stream_V_dout</name>
                    <Object>i_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>i_stream_V_empty_n</name>
                    <Object>i_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>i_stream_V_read</name>
                    <Object>i_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>o_stream_V_din</name>
                    <Object>o_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>o_stream_V_full_n</name>
                    <Object>o_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>o_stream_V_write</name>
                    <Object>o_stream_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>scalars</name>
                    <Object>scalars</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>table_r</name>
                    <Object>table_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="i_stream" index="0" direction="in" srcType="stream&lt;hls::vector&lt;signed char, 4&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="i_stream_V" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="o_stream" index="1" direction="out" srcType="stream&lt;hls::vector&lt;signed char, 4&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="o_stream_V" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="scalars" index="2" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="scalars" name="scalars" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="table" index="3" direction="unused" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="table_r" name="table_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="i_stream_V" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="32" portPrefix="i_stream_V_">
            <portMaps>
                <portMap portMapName="i_stream_V_dout">RD_DATA</portMap>
                <portMap portMapName="i_stream_V_empty_n">EMPTY_N</portMap>
                <portMap portMapName="i_stream_V_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>i_stream_V_dout</port>
                <port>i_stream_V_empty_n</port>
                <port>i_stream_V_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="i_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="o_stream_V" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="o_stream_V_">
            <portMaps>
                <portMap portMapName="o_stream_V_din">WR_DATA</portMap>
                <portMap portMapName="o_stream_V_full_n">FULL_N</portMap>
                <portMap portMapName="o_stream_V_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>o_stream_V_din</port>
                <port>o_stream_V_full_n</port>
                <port>o_stream_V_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="o_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="scalars" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="scalars">DATA</portMap>
            </portMaps>
            <ports>
                <port>scalars</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="scalars"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="table_r" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="table_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>table_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="table"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="2">Interface, Data Width</keys>
                    <column name="i_stream_V">32</column>
                    <column name="o_stream_V">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="scalars">ap_none, 32</column>
                    <column name="table_r">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="i_stream">in, stream&lt;hls::vector&lt;signed char 4&gt; 0&gt;&amp;</column>
                    <column name="o_stream">out, stream&lt;hls::vector&lt;signed char 4&gt; 0&gt;&amp;</column>
                    <column name="scalars">in, int const *</column>
                    <column name="table">unused, int const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="i_stream">i_stream_V, interface</column>
                    <column name="o_stream">o_stream_V, interface</column>
                    <column name="scalars">scalars, port</column>
                    <column name="table">table_r, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

