
001_TaskCreation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004920  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004ac0  08004ac0  00005ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b24  08004b24  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b24  08004b24  00005b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b2c  08004b2c  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b2c  08004b2c  00005b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b30  08004b30  00005b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004b34  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012f64  2000006c  08004ba0  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012fd0  08004ba0  00006fd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ea5a  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002857  00000000  00000000  00014af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00017350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc7  00000000  00000000  000182a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018152  00000000  00000000  00018e6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bf6  00000000  00000000  00030fc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095e7a  00000000  00000000  00041bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7a31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045d0  00000000  00000000  000d7a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000dc044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004aa8 	.word	0x08004aa8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08004aa8 	.word	0x08004aa8

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b086      	sub	sp, #24
 8000510:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	BaseType_t status=0;
 8000512:	2300      	movs	r3, #0
 8000514:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000516:	f000 fb13 	bl	8000b40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051a:	f000 f84b 	bl	80005b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051e:	f000 f8b5 	bl	800068c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(msg_hi, "MSG_HI", 200, "Hi, India", 2, &msg_hi_handle);
 8000522:	4b1c      	ldr	r3, [pc, #112]	@ (8000594 <main+0x88>)
 8000524:	9301      	str	r3, [sp, #4]
 8000526:	2302      	movs	r3, #2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	4b1b      	ldr	r3, [pc, #108]	@ (8000598 <main+0x8c>)
 800052c:	22c8      	movs	r2, #200	@ 0xc8
 800052e:	491b      	ldr	r1, [pc, #108]	@ (800059c <main+0x90>)
 8000530:	481b      	ldr	r0, [pc, #108]	@ (80005a0 <main+0x94>)
 8000532:	f002 f861 	bl	80025f8 <xTaskCreate>
 8000536:	60f8      	str	r0, [r7, #12]
  configASSERT(status==pdPASS);
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	2b01      	cmp	r3, #1
 800053c:	d00b      	beq.n	8000556 <main+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800053e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000542:	f383 8811 	msr	BASEPRI, r3
 8000546:	f3bf 8f6f 	isb	sy
 800054a:	f3bf 8f4f 	dsb	sy
 800054e:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000550:	bf00      	nop
 8000552:	bf00      	nop
 8000554:	e7fd      	b.n	8000552 <main+0x46>

  status = xTaskCreate(msg_hello, "MSG_HELLO", 200, "HELLO, India", 2, &msg_hello_handle);
 8000556:	4b13      	ldr	r3, [pc, #76]	@ (80005a4 <main+0x98>)
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	2302      	movs	r3, #2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <main+0x9c>)
 8000560:	22c8      	movs	r2, #200	@ 0xc8
 8000562:	4912      	ldr	r1, [pc, #72]	@ (80005ac <main+0xa0>)
 8000564:	4812      	ldr	r0, [pc, #72]	@ (80005b0 <main+0xa4>)
 8000566:	f002 f847 	bl	80025f8 <xTaskCreate>
 800056a:	60f8      	str	r0, [r7, #12]
  configASSERT(status==pdPASS);
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	2b01      	cmp	r3, #1
 8000570:	d00b      	beq.n	800058a <main+0x7e>
        __asm volatile
 8000572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000576:	f383 8811 	msr	BASEPRI, r3
 800057a:	f3bf 8f6f 	isb	sy
 800057e:	f3bf 8f4f 	dsb	sy
 8000582:	607b      	str	r3, [r7, #4]
    }
 8000584:	bf00      	nop
 8000586:	bf00      	nop
 8000588:	e7fd      	b.n	8000586 <main+0x7a>

  //start the scheduler
  vTaskStartScheduler();
 800058a:	f002 f993 	bl	80028b4 <vTaskStartScheduler>
  //if control reaches here means scheduler fails due to memory allocation
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800058e:	bf00      	nop
 8000590:	e7fd      	b.n	800058e <main+0x82>
 8000592:	bf00      	nop
 8000594:	20000088 	.word	0x20000088
 8000598:	08004ac0 	.word	0x08004ac0
 800059c:	08004acc 	.word	0x08004acc
 80005a0:	08000789 	.word	0x08000789
 80005a4:	2000008c 	.word	0x2000008c
 80005a8:	08004ad4 	.word	0x08004ad4
 80005ac:	08004ae4 	.word	0x08004ae4
 80005b0:	080007b1 	.word	0x080007b1

080005b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b094      	sub	sp, #80	@ 0x50
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	f107 0320 	add.w	r3, r7, #32
 80005be:	2230      	movs	r2, #48	@ 0x30
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f003 ffa6 	bl	8004514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c8:	f107 030c 	add.w	r3, r7, #12
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
 80005d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d8:	2300      	movs	r3, #0
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	4b29      	ldr	r3, [pc, #164]	@ (8000684 <SystemClock_Config+0xd0>)
 80005de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e0:	4a28      	ldr	r2, [pc, #160]	@ (8000684 <SystemClock_Config+0xd0>)
 80005e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005e8:	4b26      	ldr	r3, [pc, #152]	@ (8000684 <SystemClock_Config+0xd0>)
 80005ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005f4:	2300      	movs	r3, #0
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	4b23      	ldr	r3, [pc, #140]	@ (8000688 <SystemClock_Config+0xd4>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000600:	4a21      	ldr	r2, [pc, #132]	@ (8000688 <SystemClock_Config+0xd4>)
 8000602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4b1f      	ldr	r3, [pc, #124]	@ (8000688 <SystemClock_Config+0xd4>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000614:	2302      	movs	r3, #2
 8000616:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000618:	2301      	movs	r3, #1
 800061a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061c:	2310      	movs	r3, #16
 800061e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000620:	2302      	movs	r3, #2
 8000622:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000624:	2300      	movs	r3, #0
 8000626:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000628:	2310      	movs	r3, #16
 800062a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800062c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000630:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000632:	2304      	movs	r3, #4
 8000634:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000636:	2307      	movs	r3, #7
 8000638:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063a:	f107 0320 	add.w	r3, r7, #32
 800063e:	4618      	mov	r0, r3
 8000640:	f000 fd40 	bl	80010c4 <HAL_RCC_OscConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800064a:	f000 f8d7 	bl	80007fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064e:	230f      	movs	r3, #15
 8000650:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000652:	2302      	movs	r3, #2
 8000654:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800065a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800065e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2102      	movs	r1, #2
 800066a:	4618      	mov	r0, r3
 800066c:	f000 ffa2 	bl	80015b4 <HAL_RCC_ClockConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000676:	f000 f8c1 	bl	80007fc <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3750      	adds	r7, #80	@ 0x50
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800
 8000688:	40007000 	.word	0x40007000

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	@ 0x28
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	4b35      	ldr	r3, [pc, #212]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a34      	ldr	r2, [pc, #208]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006ac:	f043 0304 	orr.w	r3, r3, #4
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b32      	ldr	r3, [pc, #200]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	4b2e      	ldr	r3, [pc, #184]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a2d      	ldr	r2, [pc, #180]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b2b      	ldr	r3, [pc, #172]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	4b27      	ldr	r3, [pc, #156]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a26      	ldr	r2, [pc, #152]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b24      	ldr	r3, [pc, #144]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	4b20      	ldr	r3, [pc, #128]	@ (800077c <MX_GPIO_Init+0xf0>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a1f      	ldr	r2, [pc, #124]	@ (800077c <MX_GPIO_Init+0xf0>)
 8000700:	f043 0302 	orr.w	r3, r3, #2
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b1d      	ldr	r3, [pc, #116]	@ (800077c <MX_GPIO_Init+0xf0>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f003 0302 	and.w	r3, r3, #2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2120      	movs	r1, #32
 8000716:	481a      	ldr	r0, [pc, #104]	@ (8000780 <MX_GPIO_Init+0xf4>)
 8000718:	f000 fcba 	bl	8001090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800071c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000722:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	4814      	ldr	r0, [pc, #80]	@ (8000784 <MX_GPIO_Init+0xf8>)
 8000734:	f000 fb28 	bl	8000d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000738:	230c      	movs	r3, #12
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073c:	2302      	movs	r3, #2
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	2300      	movs	r3, #0
 8000746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000748:	2307      	movs	r3, #7
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074c:	f107 0314 	add.w	r3, r7, #20
 8000750:	4619      	mov	r1, r3
 8000752:	480b      	ldr	r0, [pc, #44]	@ (8000780 <MX_GPIO_Init+0xf4>)
 8000754:	f000 fb18 	bl	8000d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000758:	2320      	movs	r3, #32
 800075a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	2301      	movs	r3, #1
 800075e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000764:	2300      	movs	r3, #0
 8000766:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_GPIO_Init+0xf4>)
 8000770:	f000 fb0a 	bl	8000d88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000774:	bf00      	nop
 8000776:	3728      	adds	r7, #40	@ 0x28
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020000 	.word	0x40020000
 8000784:	40020800 	.word	0x40020800

08000788 <msg_hi>:

/* USER CODE BEGIN 4 */
void msg_hi(void *pvParameters)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n",(char*)pvParameters);
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f003 fddf 	bl	8004354 <puts>
		taskYIELD();
 8000796:	4b05      	ldr	r3, [pc, #20]	@ (80007ac <msg_hi+0x24>)
 8000798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	f3bf 8f4f 	dsb	sy
 80007a2:	f3bf 8f6f 	isb	sy
		printf("%s\n",(char*)pvParameters);
 80007a6:	bf00      	nop
 80007a8:	e7f2      	b.n	8000790 <msg_hi+0x8>
 80007aa:	bf00      	nop
 80007ac:	e000ed04 	.word	0xe000ed04

080007b0 <msg_hello>:
	}
}
void msg_hello(void *pvParameters)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n",(char*)pvParameters);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f003 fdcb 	bl	8004354 <puts>
		taskYIELD();
 80007be:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <msg_hello+0x24>)
 80007c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	f3bf 8f4f 	dsb	sy
 80007ca:	f3bf 8f6f 	isb	sy
		printf("%s\n",(char*)pvParameters);
 80007ce:	bf00      	nop
 80007d0:	e7f2      	b.n	80007b8 <msg_hello+0x8>
 80007d2:	bf00      	nop
 80007d4:	e000ed04 	.word	0xe000ed04

080007d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a04      	ldr	r2, [pc, #16]	@ (80007f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d101      	bne.n	80007ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007ea:	f000 f9cb 	bl	8000b84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40000800 	.word	0x40000800

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <Error_Handler+0x8>

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000816:	4a0f      	ldr	r2, [pc, #60]	@ (8000854 <HAL_MspInit+0x4c>)
 8000818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800081c:	6453      	str	r3, [r2, #68]	@ 0x44
 800081e:	4b0d      	ldr	r3, [pc, #52]	@ (8000854 <HAL_MspInit+0x4c>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4b09      	ldr	r3, [pc, #36]	@ (8000854 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000832:	4a08      	ldr	r2, [pc, #32]	@ (8000854 <HAL_MspInit+0x4c>)
 8000834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000838:	6413      	str	r3, [r2, #64]	@ 0x40
 800083a:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <HAL_MspInit+0x4c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000846:	bf00      	nop
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800

08000858 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08e      	sub	sp, #56	@ 0x38
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000860:	2300      	movs	r3, #0
 8000862:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000864:	2300      	movs	r3, #0
 8000866:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000868:	2300      	movs	r3, #0
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	4b33      	ldr	r3, [pc, #204]	@ (800093c <HAL_InitTick+0xe4>)
 800086e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000870:	4a32      	ldr	r2, [pc, #200]	@ (800093c <HAL_InitTick+0xe4>)
 8000872:	f043 0304 	orr.w	r3, r3, #4
 8000876:	6413      	str	r3, [r2, #64]	@ 0x40
 8000878:	4b30      	ldr	r3, [pc, #192]	@ (800093c <HAL_InitTick+0xe4>)
 800087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087c:	f003 0304 	and.w	r3, r3, #4
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000884:	f107 0210 	add.w	r2, r7, #16
 8000888:	f107 0314 	add.w	r3, r7, #20
 800088c:	4611      	mov	r1, r2
 800088e:	4618      	mov	r0, r3
 8000890:	f001 f89c 	bl	80019cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000894:	6a3b      	ldr	r3, [r7, #32]
 8000896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800089a:	2b00      	cmp	r3, #0
 800089c:	d103      	bne.n	80008a6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800089e:	f001 f881 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 80008a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80008a4:	e004      	b.n	80008b0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80008a6:	f001 f87d 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 80008aa:	4603      	mov	r3, r0
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008b2:	4a23      	ldr	r2, [pc, #140]	@ (8000940 <HAL_InitTick+0xe8>)
 80008b4:	fba2 2303 	umull	r2, r3, r2, r3
 80008b8:	0c9b      	lsrs	r3, r3, #18
 80008ba:	3b01      	subs	r3, #1
 80008bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80008be:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <HAL_InitTick+0xec>)
 80008c0:	4a21      	ldr	r2, [pc, #132]	@ (8000948 <HAL_InitTick+0xf0>)
 80008c2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80008c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000944 <HAL_InitTick+0xec>)
 80008c6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008ca:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80008cc:	4a1d      	ldr	r2, [pc, #116]	@ (8000944 <HAL_InitTick+0xec>)
 80008ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008d0:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80008d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <HAL_InitTick+0xec>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000944 <HAL_InitTick+0xec>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008de:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <HAL_InitTick+0xec>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80008e4:	4817      	ldr	r0, [pc, #92]	@ (8000944 <HAL_InitTick+0xec>)
 80008e6:	f001 f8a3 	bl	8001a30 <HAL_TIM_Base_Init>
 80008ea:	4603      	mov	r3, r0
 80008ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d11b      	bne.n	8000930 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80008f8:	4812      	ldr	r0, [pc, #72]	@ (8000944 <HAL_InitTick+0xec>)
 80008fa:	f001 f8f3 	bl	8001ae4 <HAL_TIM_Base_Start_IT>
 80008fe:	4603      	mov	r3, r0
 8000900:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000904:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000908:	2b00      	cmp	r3, #0
 800090a:	d111      	bne.n	8000930 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800090c:	201e      	movs	r0, #30
 800090e:	f000 fa2d 	bl	8000d6c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2b0f      	cmp	r3, #15
 8000916:	d808      	bhi.n	800092a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000918:	2200      	movs	r2, #0
 800091a:	6879      	ldr	r1, [r7, #4]
 800091c:	201e      	movs	r0, #30
 800091e:	f000 fa09 	bl	8000d34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <HAL_InitTick+0xf4>)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	e002      	b.n	8000930 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800092a:	2301      	movs	r3, #1
 800092c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000930:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000934:	4618      	mov	r0, r3
 8000936:	3738      	adds	r7, #56	@ 0x38
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40023800 	.word	0x40023800
 8000940:	431bde83 	.word	0x431bde83
 8000944:	20000090 	.word	0x20000090
 8000948:	40000800 	.word	0x40000800
 800094c:	20000004 	.word	0x20000004

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
	...

08000988 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800098c:	4802      	ldr	r0, [pc, #8]	@ (8000998 <TIM4_IRQHandler+0x10>)
 800098e:	f001 f90b 	bl	8001ba8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000090 	.word	0x20000090

0800099c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <ITM_SendChar+0x48>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a0e      	ldr	r2, [pc, #56]	@ (80009e4 <ITM_SendChar+0x48>)
 80009ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009b0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80009b2:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <ITM_SendChar+0x4c>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a0c      	ldr	r2, [pc, #48]	@ (80009e8 <ITM_SendChar+0x4c>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80009be:	bf00      	nop
 80009c0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d0f8      	beq.n	80009c0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80009ce:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	6013      	str	r3, [r2, #0]
}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000edfc 	.word	0xe000edfc
 80009e8:	e0000e00 	.word	0xe0000e00

080009ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
 80009fc:	e00a      	b.n	8000a14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009fe:	f3af 8000 	nop.w
 8000a02:	4601      	mov	r1, r0
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	1c5a      	adds	r2, r3, #1
 8000a08:	60ba      	str	r2, [r7, #8]
 8000a0a:	b2ca      	uxtb	r2, r1
 8000a0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	3301      	adds	r3, #1
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	697a      	ldr	r2, [r7, #20]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	dbf0      	blt.n	80009fe <_read+0x12>
  }

  return len;
 8000a1c:	687b      	ldr	r3, [r7, #4]
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b086      	sub	sp, #24
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
 8000a36:	e009      	b.n	8000a4c <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	1c5a      	adds	r2, r3, #1
 8000a3c:	60ba      	str	r2, [r7, #8]
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff ffab 	bl	800099c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	697a      	ldr	r2, [r7, #20]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	dbf1      	blt.n	8000a38 <_write+0x12>
  }
  return len;
 8000a54:	687b      	ldr	r3, [r7, #4]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3718      	adds	r7, #24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <_close>:

int _close(int file)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr

08000a76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a76:	b480      	push	{r7}
 8000a78:	b083      	sub	sp, #12
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
 8000a7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a86:	605a      	str	r2, [r3, #4]
  return 0;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <_isatty>:

int _isatty(int file)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b083      	sub	sp, #12
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a9e:	2301      	movs	r3, #1
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3714      	adds	r7, #20
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
	...

08000ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000acc:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <SystemInit+0x20>)
 8000ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ad2:	4a05      	ldr	r2, [pc, #20]	@ (8000ae8 <SystemInit+0x20>)
 8000ad4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000aec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000af0:	f7ff ffea 	bl	8000ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000af4:	480c      	ldr	r0, [pc, #48]	@ (8000b28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000af6:	490d      	ldr	r1, [pc, #52]	@ (8000b2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000af8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000afc:	e002      	b.n	8000b04 <LoopCopyDataInit>

08000afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b02:	3304      	adds	r3, #4

08000b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b08:	d3f9      	bcc.n	8000afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b10:	e001      	b.n	8000b16 <LoopFillZerobss>

08000b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b14:	3204      	adds	r2, #4

08000b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b18:	d3fb      	bcc.n	8000b12 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000b1a:	f003 fd49 	bl	80045b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1e:	f7ff fcf5 	bl	800050c <main>
  bx  lr    
 8000b22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b24:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b2c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b30:	08004b34 	.word	0x08004b34
  ldr r2, =_sbss
 8000b34:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b38:	20012fd0 	.word	0x20012fd0

08000b3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b3c:	e7fe      	b.n	8000b3c <ADC_IRQHandler>
	...

08000b40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b44:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <HAL_Init+0x40>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a0d      	ldr	r2, [pc, #52]	@ (8000b80 <HAL_Init+0x40>)
 8000b4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b50:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <HAL_Init+0x40>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0a      	ldr	r2, [pc, #40]	@ (8000b80 <HAL_Init+0x40>)
 8000b56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b5c:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <HAL_Init+0x40>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a07      	ldr	r2, [pc, #28]	@ (8000b80 <HAL_Init+0x40>)
 8000b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b68:	2003      	movs	r0, #3
 8000b6a:	f000 f8d8 	bl	8000d1e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f7ff fe72 	bl	8000858 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b74:	f7ff fe48 	bl	8000808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b78:	2300      	movs	r3, #0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40023c00 	.word	0x40023c00

08000b84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b88:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <HAL_IncTick+0x20>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <HAL_IncTick+0x24>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4413      	add	r3, r2
 8000b94:	4a04      	ldr	r2, [pc, #16]	@ (8000ba8 <HAL_IncTick+0x24>)
 8000b96:	6013      	str	r3, [r2, #0]
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	200000d8 	.word	0x200000d8

08000bac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb0:	4b03      	ldr	r3, [pc, #12]	@ (8000bc0 <HAL_GetTick+0x14>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	200000d8 	.word	0x200000d8

08000bc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f003 0307 	and.w	r3, r3, #7
 8000bd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000be0:	4013      	ands	r3, r2
 8000be2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bf6:	4a04      	ldr	r2, [pc, #16]	@ (8000c08 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	60d3      	str	r3, [r2, #12]
}
 8000bfc:	bf00      	nop
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c10:	4b04      	ldr	r3, [pc, #16]	@ (8000c24 <__NVIC_GetPriorityGrouping+0x18>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	0a1b      	lsrs	r3, r3, #8
 8000c16:	f003 0307 	and.w	r3, r3, #7
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	db0b      	blt.n	8000c52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	f003 021f 	and.w	r2, r3, #31
 8000c40:	4907      	ldr	r1, [pc, #28]	@ (8000c60 <__NVIC_EnableIRQ+0x38>)
 8000c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c46:	095b      	lsrs	r3, r3, #5
 8000c48:	2001      	movs	r0, #1
 8000c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000e100 	.word	0xe000e100

08000c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	db0a      	blt.n	8000c8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	490c      	ldr	r1, [pc, #48]	@ (8000cb0 <__NVIC_SetPriority+0x4c>)
 8000c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c82:	0112      	lsls	r2, r2, #4
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	440b      	add	r3, r1
 8000c88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c8c:	e00a      	b.n	8000ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	4908      	ldr	r1, [pc, #32]	@ (8000cb4 <__NVIC_SetPriority+0x50>)
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	f003 030f 	and.w	r3, r3, #15
 8000c9a:	3b04      	subs	r3, #4
 8000c9c:	0112      	lsls	r2, r2, #4
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	440b      	add	r3, r1
 8000ca2:	761a      	strb	r2, [r3, #24]
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	e000e100 	.word	0xe000e100
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b089      	sub	sp, #36	@ 0x24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	f1c3 0307 	rsb	r3, r3, #7
 8000cd2:	2b04      	cmp	r3, #4
 8000cd4:	bf28      	it	cs
 8000cd6:	2304      	movcs	r3, #4
 8000cd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	3304      	adds	r3, #4
 8000cde:	2b06      	cmp	r3, #6
 8000ce0:	d902      	bls.n	8000ce8 <NVIC_EncodePriority+0x30>
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	3b03      	subs	r3, #3
 8000ce6:	e000      	b.n	8000cea <NVIC_EncodePriority+0x32>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	43da      	mvns	r2, r3
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d00:	f04f 31ff 	mov.w	r1, #4294967295
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0a:	43d9      	mvns	r1, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	4313      	orrs	r3, r2
         );
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3724      	adds	r7, #36	@ 0x24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f7ff ff4c 	bl	8000bc4 <__NVIC_SetPriorityGrouping>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
 8000d40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d46:	f7ff ff61 	bl	8000c0c <__NVIC_GetPriorityGrouping>
 8000d4a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	68b9      	ldr	r1, [r7, #8]
 8000d50:	6978      	ldr	r0, [r7, #20]
 8000d52:	f7ff ffb1 	bl	8000cb8 <NVIC_EncodePriority>
 8000d56:	4602      	mov	r2, r0
 8000d58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff ff80 	bl	8000c64 <__NVIC_SetPriority>
}
 8000d64:	bf00      	nop
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff54 	bl	8000c28 <__NVIC_EnableIRQ>
}
 8000d80:	bf00      	nop
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b089      	sub	sp, #36	@ 0x24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61fb      	str	r3, [r7, #28]
 8000da2:	e159      	b.n	8001058 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000da4:	2201      	movs	r2, #1
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	697a      	ldr	r2, [r7, #20]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f040 8148 	bne.w	8001052 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f003 0303 	and.w	r3, r3, #3
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d005      	beq.n	8000dda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d130      	bne.n	8000e3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2203      	movs	r2, #3
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e10:	2201      	movs	r2, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	091b      	lsrs	r3, r3, #4
 8000e26:	f003 0201 	and.w	r2, r3, #1
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f003 0303 	and.w	r3, r3, #3
 8000e44:	2b03      	cmp	r3, #3
 8000e46:	d017      	beq.n	8000e78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	2203      	movs	r2, #3
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	689a      	ldr	r2, [r3, #8]
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 0303 	and.w	r3, r3, #3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d123      	bne.n	8000ecc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	08da      	lsrs	r2, r3, #3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3208      	adds	r2, #8
 8000e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	f003 0307 	and.w	r3, r3, #7
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	220f      	movs	r2, #15
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	691a      	ldr	r2, [r3, #16]
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	08da      	lsrs	r2, r3, #3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3208      	adds	r2, #8
 8000ec6:	69b9      	ldr	r1, [r7, #24]
 8000ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	2203      	movs	r2, #3
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0203 	and.w	r2, r3, #3
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	f000 80a2 	beq.w	8001052 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	4b57      	ldr	r3, [pc, #348]	@ (8001070 <HAL_GPIO_Init+0x2e8>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	4a56      	ldr	r2, [pc, #344]	@ (8001070 <HAL_GPIO_Init+0x2e8>)
 8000f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f1e:	4b54      	ldr	r3, [pc, #336]	@ (8001070 <HAL_GPIO_Init+0x2e8>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f2a:	4a52      	ldr	r2, [pc, #328]	@ (8001074 <HAL_GPIO_Init+0x2ec>)
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	089b      	lsrs	r3, r3, #2
 8000f30:	3302      	adds	r3, #2
 8000f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	220f      	movs	r2, #15
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	43db      	mvns	r3, r3
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a49      	ldr	r2, [pc, #292]	@ (8001078 <HAL_GPIO_Init+0x2f0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d019      	beq.n	8000f8a <HAL_GPIO_Init+0x202>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a48      	ldr	r2, [pc, #288]	@ (800107c <HAL_GPIO_Init+0x2f4>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d013      	beq.n	8000f86 <HAL_GPIO_Init+0x1fe>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a47      	ldr	r2, [pc, #284]	@ (8001080 <HAL_GPIO_Init+0x2f8>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d00d      	beq.n	8000f82 <HAL_GPIO_Init+0x1fa>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a46      	ldr	r2, [pc, #280]	@ (8001084 <HAL_GPIO_Init+0x2fc>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d007      	beq.n	8000f7e <HAL_GPIO_Init+0x1f6>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a45      	ldr	r2, [pc, #276]	@ (8001088 <HAL_GPIO_Init+0x300>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d101      	bne.n	8000f7a <HAL_GPIO_Init+0x1f2>
 8000f76:	2304      	movs	r3, #4
 8000f78:	e008      	b.n	8000f8c <HAL_GPIO_Init+0x204>
 8000f7a:	2307      	movs	r3, #7
 8000f7c:	e006      	b.n	8000f8c <HAL_GPIO_Init+0x204>
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e004      	b.n	8000f8c <HAL_GPIO_Init+0x204>
 8000f82:	2302      	movs	r3, #2
 8000f84:	e002      	b.n	8000f8c <HAL_GPIO_Init+0x204>
 8000f86:	2301      	movs	r3, #1
 8000f88:	e000      	b.n	8000f8c <HAL_GPIO_Init+0x204>
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	69fa      	ldr	r2, [r7, #28]
 8000f8e:	f002 0203 	and.w	r2, r2, #3
 8000f92:	0092      	lsls	r2, r2, #2
 8000f94:	4093      	lsls	r3, r2
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f9c:	4935      	ldr	r1, [pc, #212]	@ (8001074 <HAL_GPIO_Init+0x2ec>)
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	3302      	adds	r3, #2
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000faa:	4b38      	ldr	r3, [pc, #224]	@ (800108c <HAL_GPIO_Init+0x304>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fce:	4a2f      	ldr	r2, [pc, #188]	@ (800108c <HAL_GPIO_Init+0x304>)
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800108c <HAL_GPIO_Init+0x304>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d003      	beq.n	8000ff8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ff8:	4a24      	ldr	r2, [pc, #144]	@ (800108c <HAL_GPIO_Init+0x304>)
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ffe:	4b23      	ldr	r3, [pc, #140]	@ (800108c <HAL_GPIO_Init+0x304>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	43db      	mvns	r3, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4013      	ands	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001022:	4a1a      	ldr	r2, [pc, #104]	@ (800108c <HAL_GPIO_Init+0x304>)
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001028:	4b18      	ldr	r3, [pc, #96]	@ (800108c <HAL_GPIO_Init+0x304>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d003      	beq.n	800104c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800104c:	4a0f      	ldr	r2, [pc, #60]	@ (800108c <HAL_GPIO_Init+0x304>)
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3301      	adds	r3, #1
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	2b0f      	cmp	r3, #15
 800105c:	f67f aea2 	bls.w	8000da4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	3724      	adds	r7, #36	@ 0x24
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	40013800 	.word	0x40013800
 8001078:	40020000 	.word	0x40020000
 800107c:	40020400 	.word	0x40020400
 8001080:	40020800 	.word	0x40020800
 8001084:	40020c00 	.word	0x40020c00
 8001088:	40021000 	.word	0x40021000
 800108c:	40013c00 	.word	0x40013c00

08001090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	807b      	strh	r3, [r7, #2]
 800109c:	4613      	mov	r3, r2
 800109e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010a0:	787b      	ldrb	r3, [r7, #1]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010a6:	887a      	ldrh	r2, [r7, #2]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010ac:	e003      	b.n	80010b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	041a      	lsls	r2, r3, #16
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	619a      	str	r2, [r3, #24]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e267      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d075      	beq.n	80011ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010e2:	4b88      	ldr	r3, [pc, #544]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	f003 030c 	and.w	r3, r3, #12
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d00c      	beq.n	8001108 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ee:	4b85      	ldr	r3, [pc, #532]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010f6:	2b08      	cmp	r3, #8
 80010f8:	d112      	bne.n	8001120 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010fa:	4b82      	ldr	r3, [pc, #520]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001106:	d10b      	bne.n	8001120 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001108:	4b7e      	ldr	r3, [pc, #504]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d05b      	beq.n	80011cc <HAL_RCC_OscConfig+0x108>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d157      	bne.n	80011cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e242      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001128:	d106      	bne.n	8001138 <HAL_RCC_OscConfig+0x74>
 800112a:	4b76      	ldr	r3, [pc, #472]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a75      	ldr	r2, [pc, #468]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001134:	6013      	str	r3, [r2, #0]
 8001136:	e01d      	b.n	8001174 <HAL_RCC_OscConfig+0xb0>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001140:	d10c      	bne.n	800115c <HAL_RCC_OscConfig+0x98>
 8001142:	4b70      	ldr	r3, [pc, #448]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a6f      	ldr	r2, [pc, #444]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800114c:	6013      	str	r3, [r2, #0]
 800114e:	4b6d      	ldr	r3, [pc, #436]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a6c      	ldr	r2, [pc, #432]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	e00b      	b.n	8001174 <HAL_RCC_OscConfig+0xb0>
 800115c:	4b69      	ldr	r3, [pc, #420]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a68      	ldr	r2, [pc, #416]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001166:	6013      	str	r3, [r2, #0]
 8001168:	4b66      	ldr	r3, [pc, #408]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a65      	ldr	r2, [pc, #404]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 800116e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d013      	beq.n	80011a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117c:	f7ff fd16 	bl	8000bac <HAL_GetTick>
 8001180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001184:	f7ff fd12 	bl	8000bac <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b64      	cmp	r3, #100	@ 0x64
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e207      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001196:	4b5b      	ldr	r3, [pc, #364]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f0      	beq.n	8001184 <HAL_RCC_OscConfig+0xc0>
 80011a2:	e014      	b.n	80011ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a4:	f7ff fd02 	bl	8000bac <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011ac:	f7ff fcfe 	bl	8000bac <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b64      	cmp	r3, #100	@ 0x64
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e1f3      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011be:	4b51      	ldr	r3, [pc, #324]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d1f0      	bne.n	80011ac <HAL_RCC_OscConfig+0xe8>
 80011ca:	e000      	b.n	80011ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d063      	beq.n	80012a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011da:	4b4a      	ldr	r3, [pc, #296]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 030c 	and.w	r3, r3, #12
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00b      	beq.n	80011fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011e6:	4b47      	ldr	r3, [pc, #284]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011ee:	2b08      	cmp	r3, #8
 80011f0:	d11c      	bne.n	800122c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011f2:	4b44      	ldr	r3, [pc, #272]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d116      	bne.n	800122c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011fe:	4b41      	ldr	r3, [pc, #260]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d005      	beq.n	8001216 <HAL_RCC_OscConfig+0x152>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	68db      	ldr	r3, [r3, #12]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d001      	beq.n	8001216 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e1c7      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001216:	4b3b      	ldr	r3, [pc, #236]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4937      	ldr	r1, [pc, #220]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001226:	4313      	orrs	r3, r2
 8001228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800122a:	e03a      	b.n	80012a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d020      	beq.n	8001276 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001234:	4b34      	ldr	r3, [pc, #208]	@ (8001308 <HAL_RCC_OscConfig+0x244>)
 8001236:	2201      	movs	r2, #1
 8001238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123a:	f7ff fcb7 	bl	8000bac <HAL_GetTick>
 800123e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001242:	f7ff fcb3 	bl	8000bac <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e1a8      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001254:	4b2b      	ldr	r3, [pc, #172]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d0f0      	beq.n	8001242 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001260:	4b28      	ldr	r3, [pc, #160]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	4925      	ldr	r1, [pc, #148]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001270:	4313      	orrs	r3, r2
 8001272:	600b      	str	r3, [r1, #0]
 8001274:	e015      	b.n	80012a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001276:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <HAL_RCC_OscConfig+0x244>)
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127c:	f7ff fc96 	bl	8000bac <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001284:	f7ff fc92 	bl	8000bac <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e187      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001296:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f0      	bne.n	8001284 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d036      	beq.n	800131c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d016      	beq.n	80012e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012b6:	4b15      	ldr	r3, [pc, #84]	@ (800130c <HAL_RCC_OscConfig+0x248>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012bc:	f7ff fc76 	bl	8000bac <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c4:	f7ff fc72 	bl	8000bac <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e167      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <HAL_RCC_OscConfig+0x240>)
 80012d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0f0      	beq.n	80012c4 <HAL_RCC_OscConfig+0x200>
 80012e2:	e01b      	b.n	800131c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <HAL_RCC_OscConfig+0x248>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ea:	f7ff fc5f 	bl	8000bac <HAL_GetTick>
 80012ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012f0:	e00e      	b.n	8001310 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012f2:	f7ff fc5b 	bl	8000bac <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d907      	bls.n	8001310 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e150      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
 8001304:	40023800 	.word	0x40023800
 8001308:	42470000 	.word	0x42470000
 800130c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001310:	4b88      	ldr	r3, [pc, #544]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1ea      	bne.n	80012f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	2b00      	cmp	r3, #0
 8001326:	f000 8097 	beq.w	8001458 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800132a:	2300      	movs	r3, #0
 800132c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800132e:	4b81      	ldr	r3, [pc, #516]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10f      	bne.n	800135a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	60bb      	str	r3, [r7, #8]
 800133e:	4b7d      	ldr	r3, [pc, #500]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001342:	4a7c      	ldr	r2, [pc, #496]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001348:	6413      	str	r3, [r2, #64]	@ 0x40
 800134a:	4b7a      	ldr	r3, [pc, #488]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001352:	60bb      	str	r3, [r7, #8]
 8001354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001356:	2301      	movs	r3, #1
 8001358:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135a:	4b77      	ldr	r3, [pc, #476]	@ (8001538 <HAL_RCC_OscConfig+0x474>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001362:	2b00      	cmp	r3, #0
 8001364:	d118      	bne.n	8001398 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001366:	4b74      	ldr	r3, [pc, #464]	@ (8001538 <HAL_RCC_OscConfig+0x474>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a73      	ldr	r2, [pc, #460]	@ (8001538 <HAL_RCC_OscConfig+0x474>)
 800136c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001372:	f7ff fc1b 	bl	8000bac <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800137a:	f7ff fc17 	bl	8000bac <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e10c      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800138c:	4b6a      	ldr	r3, [pc, #424]	@ (8001538 <HAL_RCC_OscConfig+0x474>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001394:	2b00      	cmp	r3, #0
 8001396:	d0f0      	beq.n	800137a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d106      	bne.n	80013ae <HAL_RCC_OscConfig+0x2ea>
 80013a0:	4b64      	ldr	r3, [pc, #400]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013a4:	4a63      	ldr	r2, [pc, #396]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013a6:	f043 0301 	orr.w	r3, r3, #1
 80013aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80013ac:	e01c      	b.n	80013e8 <HAL_RCC_OscConfig+0x324>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b05      	cmp	r3, #5
 80013b4:	d10c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x30c>
 80013b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013ba:	4a5e      	ldr	r2, [pc, #376]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013bc:	f043 0304 	orr.w	r3, r3, #4
 80013c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80013c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013c6:	4a5b      	ldr	r2, [pc, #364]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80013ce:	e00b      	b.n	80013e8 <HAL_RCC_OscConfig+0x324>
 80013d0:	4b58      	ldr	r3, [pc, #352]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013d4:	4a57      	ldr	r2, [pc, #348]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013d6:	f023 0301 	bic.w	r3, r3, #1
 80013da:	6713      	str	r3, [r2, #112]	@ 0x70
 80013dc:	4b55      	ldr	r3, [pc, #340]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013e0:	4a54      	ldr	r2, [pc, #336]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80013e2:	f023 0304 	bic.w	r3, r3, #4
 80013e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d015      	beq.n	800141c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f0:	f7ff fbdc 	bl	8000bac <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013f6:	e00a      	b.n	800140e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f8:	f7ff fbd8 	bl	8000bac <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001406:	4293      	cmp	r3, r2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e0cb      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800140e:	4b49      	ldr	r3, [pc, #292]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0ee      	beq.n	80013f8 <HAL_RCC_OscConfig+0x334>
 800141a:	e014      	b.n	8001446 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800141c:	f7ff fbc6 	bl	8000bac <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001422:	e00a      	b.n	800143a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001424:	f7ff fbc2 	bl	8000bac <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001432:	4293      	cmp	r3, r2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e0b5      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800143a:	4b3e      	ldr	r3, [pc, #248]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 800143c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1ee      	bne.n	8001424 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001446:	7dfb      	ldrb	r3, [r7, #23]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d105      	bne.n	8001458 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800144c:	4b39      	ldr	r3, [pc, #228]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 800144e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001450:	4a38      	ldr	r2, [pc, #224]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001456:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	2b00      	cmp	r3, #0
 800145e:	f000 80a1 	beq.w	80015a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001462:	4b34      	ldr	r3, [pc, #208]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 030c 	and.w	r3, r3, #12
 800146a:	2b08      	cmp	r3, #8
 800146c:	d05c      	beq.n	8001528 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	2b02      	cmp	r3, #2
 8001474:	d141      	bne.n	80014fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001476:	4b31      	ldr	r3, [pc, #196]	@ (800153c <HAL_RCC_OscConfig+0x478>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147c:	f7ff fb96 	bl	8000bac <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001484:	f7ff fb92 	bl	8000bac <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e087      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001496:	4b27      	ldr	r3, [pc, #156]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f0      	bne.n	8001484 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69da      	ldr	r2, [r3, #28]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	431a      	orrs	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b0:	019b      	lsls	r3, r3, #6
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b8:	085b      	lsrs	r3, r3, #1
 80014ba:	3b01      	subs	r3, #1
 80014bc:	041b      	lsls	r3, r3, #16
 80014be:	431a      	orrs	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c4:	061b      	lsls	r3, r3, #24
 80014c6:	491b      	ldr	r1, [pc, #108]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014cc:	4b1b      	ldr	r3, [pc, #108]	@ (800153c <HAL_RCC_OscConfig+0x478>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d2:	f7ff fb6b 	bl	8000bac <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014da:	f7ff fb67 	bl	8000bac <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e05c      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ec:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0f0      	beq.n	80014da <HAL_RCC_OscConfig+0x416>
 80014f8:	e054      	b.n	80015a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <HAL_RCC_OscConfig+0x478>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001500:	f7ff fb54 	bl	8000bac <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001508:	f7ff fb50 	bl	8000bac <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e045      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <HAL_RCC_OscConfig+0x470>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0x444>
 8001526:	e03d      	b.n	80015a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d107      	bne.n	8001540 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e038      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
 8001534:	40023800 	.word	0x40023800
 8001538:	40007000 	.word	0x40007000
 800153c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001540:	4b1b      	ldr	r3, [pc, #108]	@ (80015b0 <HAL_RCC_OscConfig+0x4ec>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d028      	beq.n	80015a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001558:	429a      	cmp	r2, r3
 800155a:	d121      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001566:	429a      	cmp	r2, r3
 8001568:	d11a      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001570:	4013      	ands	r3, r2
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001576:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001578:	4293      	cmp	r3, r2
 800157a:	d111      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001586:	085b      	lsrs	r3, r3, #1
 8001588:	3b01      	subs	r3, #1
 800158a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800158c:	429a      	cmp	r2, r3
 800158e:	d107      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800159a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800159c:	429a      	cmp	r2, r3
 800159e:	d001      	beq.n	80015a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40023800 	.word	0x40023800

080015b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e0cc      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015c8:	4b68      	ldr	r3, [pc, #416]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d90c      	bls.n	80015f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015d6:	4b65      	ldr	r3, [pc, #404]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015de:	4b63      	ldr	r3, [pc, #396]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d001      	beq.n	80015f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e0b8      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d020      	beq.n	800163e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001608:	4b59      	ldr	r3, [pc, #356]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	4a58      	ldr	r2, [pc, #352]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800160e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001620:	4b53      	ldr	r3, [pc, #332]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4a52      	ldr	r2, [pc, #328]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800162a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800162c:	4b50      	ldr	r3, [pc, #320]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	494d      	ldr	r1, [pc, #308]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	4313      	orrs	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d044      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001652:	4b47      	ldr	r3, [pc, #284]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d119      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e07f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d003      	beq.n	8001672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800166e:	2b03      	cmp	r3, #3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001672:	4b3f      	ldr	r3, [pc, #252]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d109      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e06f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001682:	4b3b      	ldr	r3, [pc, #236]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e067      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001692:	4b37      	ldr	r3, [pc, #220]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f023 0203 	bic.w	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4934      	ldr	r1, [pc, #208]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016a4:	f7ff fa82 	bl	8000bac <HAL_GetTick>
 80016a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016aa:	e00a      	b.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ac:	f7ff fa7e 	bl	8000bac <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e04f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 020c 	and.w	r2, r3, #12
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d1eb      	bne.n	80016ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016d4:	4b25      	ldr	r3, [pc, #148]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d20c      	bcs.n	80016fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	4b22      	ldr	r3, [pc, #136]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ea:	4b20      	ldr	r3, [pc, #128]	@ (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e032      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b00      	cmp	r3, #0
 8001706:	d008      	beq.n	800171a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4916      	ldr	r1, [pc, #88]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	4313      	orrs	r3, r2
 8001718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001726:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	490e      	ldr	r1, [pc, #56]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800173a:	f000 f821 	bl	8001780 <HAL_RCC_GetSysClockFreq>
 800173e:	4602      	mov	r2, r0
 8001740:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	091b      	lsrs	r3, r3, #4
 8001746:	f003 030f 	and.w	r3, r3, #15
 800174a:	490a      	ldr	r1, [pc, #40]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 800174c:	5ccb      	ldrb	r3, [r1, r3]
 800174e:	fa22 f303 	lsr.w	r3, r2, r3
 8001752:	4a09      	ldr	r2, [pc, #36]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_RCC_ClockConfig+0x1c8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff f87c 	bl	8000858 <HAL_InitTick>

  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40023c00 	.word	0x40023c00
 8001770:	40023800 	.word	0x40023800
 8001774:	08004b08 	.word	0x08004b08
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001784:	b094      	sub	sp, #80	@ 0x50
 8001786:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001788:	2300      	movs	r3, #0
 800178a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800178c:	2300      	movs	r3, #0
 800178e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001790:	2300      	movs	r3, #0
 8001792:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001794:	2300      	movs	r3, #0
 8001796:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001798:	4b79      	ldr	r3, [pc, #484]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x200>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f003 030c 	and.w	r3, r3, #12
 80017a0:	2b08      	cmp	r3, #8
 80017a2:	d00d      	beq.n	80017c0 <HAL_RCC_GetSysClockFreq+0x40>
 80017a4:	2b08      	cmp	r3, #8
 80017a6:	f200 80e1 	bhi.w	800196c <HAL_RCC_GetSysClockFreq+0x1ec>
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d002      	beq.n	80017b4 <HAL_RCC_GetSysClockFreq+0x34>
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d003      	beq.n	80017ba <HAL_RCC_GetSysClockFreq+0x3a>
 80017b2:	e0db      	b.n	800196c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017b4:	4b73      	ldr	r3, [pc, #460]	@ (8001984 <HAL_RCC_GetSysClockFreq+0x204>)
 80017b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80017b8:	e0db      	b.n	8001972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017ba:	4b73      	ldr	r3, [pc, #460]	@ (8001988 <HAL_RCC_GetSysClockFreq+0x208>)
 80017bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80017be:	e0d8      	b.n	8001972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x200>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x200>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d063      	beq.n	800189e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x200>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	099b      	lsrs	r3, r3, #6
 80017dc:	2200      	movs	r2, #0
 80017de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80017e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80017e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80017ea:	2300      	movs	r3, #0
 80017ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80017ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80017f2:	4622      	mov	r2, r4
 80017f4:	462b      	mov	r3, r5
 80017f6:	f04f 0000 	mov.w	r0, #0
 80017fa:	f04f 0100 	mov.w	r1, #0
 80017fe:	0159      	lsls	r1, r3, #5
 8001800:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001804:	0150      	lsls	r0, r2, #5
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4621      	mov	r1, r4
 800180c:	1a51      	subs	r1, r2, r1
 800180e:	6139      	str	r1, [r7, #16]
 8001810:	4629      	mov	r1, r5
 8001812:	eb63 0301 	sbc.w	r3, r3, r1
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	f04f 0300 	mov.w	r3, #0
 8001820:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001824:	4659      	mov	r1, fp
 8001826:	018b      	lsls	r3, r1, #6
 8001828:	4651      	mov	r1, sl
 800182a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800182e:	4651      	mov	r1, sl
 8001830:	018a      	lsls	r2, r1, #6
 8001832:	4651      	mov	r1, sl
 8001834:	ebb2 0801 	subs.w	r8, r2, r1
 8001838:	4659      	mov	r1, fp
 800183a:	eb63 0901 	sbc.w	r9, r3, r1
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800184a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800184e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001852:	4690      	mov	r8, r2
 8001854:	4699      	mov	r9, r3
 8001856:	4623      	mov	r3, r4
 8001858:	eb18 0303 	adds.w	r3, r8, r3
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	462b      	mov	r3, r5
 8001860:	eb49 0303 	adc.w	r3, r9, r3
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	f04f 0200 	mov.w	r2, #0
 800186a:	f04f 0300 	mov.w	r3, #0
 800186e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001872:	4629      	mov	r1, r5
 8001874:	024b      	lsls	r3, r1, #9
 8001876:	4621      	mov	r1, r4
 8001878:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800187c:	4621      	mov	r1, r4
 800187e:	024a      	lsls	r2, r1, #9
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001886:	2200      	movs	r2, #0
 8001888:	62bb      	str	r3, [r7, #40]	@ 0x28
 800188a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800188c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001890:	f7fe fca6 	bl	80001e0 <__aeabi_uldivmod>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	4613      	mov	r3, r2
 800189a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800189c:	e058      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800189e:	4b38      	ldr	r3, [pc, #224]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x200>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	099b      	lsrs	r3, r3, #6
 80018a4:	2200      	movs	r2, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	4611      	mov	r1, r2
 80018aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018ae:	623b      	str	r3, [r7, #32]
 80018b0:	2300      	movs	r3, #0
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80018b8:	4642      	mov	r2, r8
 80018ba:	464b      	mov	r3, r9
 80018bc:	f04f 0000 	mov.w	r0, #0
 80018c0:	f04f 0100 	mov.w	r1, #0
 80018c4:	0159      	lsls	r1, r3, #5
 80018c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018ca:	0150      	lsls	r0, r2, #5
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	4641      	mov	r1, r8
 80018d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80018d6:	4649      	mov	r1, r9
 80018d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80018e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80018ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80018f0:	ebb2 040a 	subs.w	r4, r2, sl
 80018f4:	eb63 050b 	sbc.w	r5, r3, fp
 80018f8:	f04f 0200 	mov.w	r2, #0
 80018fc:	f04f 0300 	mov.w	r3, #0
 8001900:	00eb      	lsls	r3, r5, #3
 8001902:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001906:	00e2      	lsls	r2, r4, #3
 8001908:	4614      	mov	r4, r2
 800190a:	461d      	mov	r5, r3
 800190c:	4643      	mov	r3, r8
 800190e:	18e3      	adds	r3, r4, r3
 8001910:	603b      	str	r3, [r7, #0]
 8001912:	464b      	mov	r3, r9
 8001914:	eb45 0303 	adc.w	r3, r5, r3
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	f04f 0300 	mov.w	r3, #0
 8001922:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001926:	4629      	mov	r1, r5
 8001928:	028b      	lsls	r3, r1, #10
 800192a:	4621      	mov	r1, r4
 800192c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001930:	4621      	mov	r1, r4
 8001932:	028a      	lsls	r2, r1, #10
 8001934:	4610      	mov	r0, r2
 8001936:	4619      	mov	r1, r3
 8001938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800193a:	2200      	movs	r2, #0
 800193c:	61bb      	str	r3, [r7, #24]
 800193e:	61fa      	str	r2, [r7, #28]
 8001940:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001944:	f7fe fc4c 	bl	80001e0 <__aeabi_uldivmod>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4613      	mov	r3, r2
 800194e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x200>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	0c1b      	lsrs	r3, r3, #16
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	3301      	adds	r3, #1
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001960:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001964:	fbb2 f3f3 	udiv	r3, r2, r3
 8001968:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800196a:	e002      	b.n	8001972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <HAL_RCC_GetSysClockFreq+0x204>)
 800196e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001970:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001974:	4618      	mov	r0, r3
 8001976:	3750      	adds	r7, #80	@ 0x50
 8001978:	46bd      	mov	sp, r7
 800197a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	00f42400 	.word	0x00f42400
 8001988:	007a1200 	.word	0x007a1200

0800198c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001990:	4b03      	ldr	r3, [pc, #12]	@ (80019a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001992:	681b      	ldr	r3, [r3, #0]
}
 8001994:	4618      	mov	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	20000000 	.word	0x20000000

080019a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019a8:	f7ff fff0 	bl	800198c <HAL_RCC_GetHCLKFreq>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b05      	ldr	r3, [pc, #20]	@ (80019c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	0a9b      	lsrs	r3, r3, #10
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	4903      	ldr	r1, [pc, #12]	@ (80019c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019ba:	5ccb      	ldrb	r3, [r1, r3]
 80019bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40023800 	.word	0x40023800
 80019c8:	08004b18 	.word	0x08004b18

080019cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	220f      	movs	r2, #15
 80019da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019dc:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <HAL_RCC_GetClockConfig+0x5c>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 0203 	and.w	r2, r3, #3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80019e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <HAL_RCC_GetClockConfig+0x5c>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <HAL_RCC_GetClockConfig+0x5c>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a00:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <HAL_RCC_GetClockConfig+0x5c>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	08db      	lsrs	r3, r3, #3
 8001a06:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a0e:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <HAL_RCC_GetClockConfig+0x60>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0207 	and.w	r2, r3, #7
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	601a      	str	r2, [r3, #0]
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40023c00 	.word	0x40023c00

08001a30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e041      	b.n	8001ac6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d106      	bne.n	8001a5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f000 f839 	bl	8001ace <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2202      	movs	r2, #2
 8001a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3304      	adds	r3, #4
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4610      	mov	r0, r2
 8001a70:	f000 f9b2 	bl	8001dd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
	...

08001ae4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d001      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e044      	b.n	8001b86 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2202      	movs	r2, #2
 8001b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f042 0201 	orr.w	r2, r2, #1
 8001b12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a1e      	ldr	r2, [pc, #120]	@ (8001b94 <HAL_TIM_Base_Start_IT+0xb0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d018      	beq.n	8001b50 <HAL_TIM_Base_Start_IT+0x6c>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b26:	d013      	beq.n	8001b50 <HAL_TIM_Base_Start_IT+0x6c>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8001b98 <HAL_TIM_Base_Start_IT+0xb4>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d00e      	beq.n	8001b50 <HAL_TIM_Base_Start_IT+0x6c>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a19      	ldr	r2, [pc, #100]	@ (8001b9c <HAL_TIM_Base_Start_IT+0xb8>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d009      	beq.n	8001b50 <HAL_TIM_Base_Start_IT+0x6c>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a17      	ldr	r2, [pc, #92]	@ (8001ba0 <HAL_TIM_Base_Start_IT+0xbc>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d004      	beq.n	8001b50 <HAL_TIM_Base_Start_IT+0x6c>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a16      	ldr	r2, [pc, #88]	@ (8001ba4 <HAL_TIM_Base_Start_IT+0xc0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d111      	bne.n	8001b74 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2b06      	cmp	r3, #6
 8001b60:	d010      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f042 0201 	orr.w	r2, r2, #1
 8001b70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b72:	e007      	b.n	8001b84 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f042 0201 	orr.w	r2, r2, #1
 8001b82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40010000 	.word	0x40010000
 8001b98:	40000400 	.word	0x40000400
 8001b9c:	40000800 	.word	0x40000800
 8001ba0:	40000c00 	.word	0x40000c00
 8001ba4:	40014000 	.word	0x40014000

08001ba8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	691b      	ldr	r3, [r3, #16]
 8001bbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d020      	beq.n	8001c0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d01b      	beq.n	8001c0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f06f 0202 	mvn.w	r2, #2
 8001bdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 f8d2 	bl	8001d9c <HAL_TIM_IC_CaptureCallback>
 8001bf8:	e005      	b.n	8001c06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f8c4 	bl	8001d88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f8d5 	bl	8001db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	f003 0304 	and.w	r3, r3, #4
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d020      	beq.n	8001c58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d01b      	beq.n	8001c58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f06f 0204 	mvn.w	r2, #4
 8001c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f8ac 	bl	8001d9c <HAL_TIM_IC_CaptureCallback>
 8001c44:	e005      	b.n	8001c52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 f89e 	bl	8001d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f8af 	bl	8001db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d020      	beq.n	8001ca4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f003 0308 	and.w	r3, r3, #8
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d01b      	beq.n	8001ca4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f06f 0208 	mvn.w	r2, #8
 8001c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2204      	movs	r2, #4
 8001c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	f003 0303 	and.w	r3, r3, #3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f886 	bl	8001d9c <HAL_TIM_IC_CaptureCallback>
 8001c90:	e005      	b.n	8001c9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f878 	bl	8001d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f889 	bl	8001db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	f003 0310 	and.w	r3, r3, #16
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d020      	beq.n	8001cf0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f003 0310 	and.w	r3, r3, #16
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d01b      	beq.n	8001cf0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f06f 0210 	mvn.w	r2, #16
 8001cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2208      	movs	r2, #8
 8001cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f860 	bl	8001d9c <HAL_TIM_IC_CaptureCallback>
 8001cdc:	e005      	b.n	8001cea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f852 	bl	8001d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f863 	bl	8001db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00c      	beq.n	8001d14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d007      	beq.n	8001d14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f06f 0201 	mvn.w	r2, #1
 8001d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f7fe fd62 	bl	80007d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00c      	beq.n	8001d38 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d007      	beq.n	8001d38 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f8e6 	bl	8001f04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00c      	beq.n	8001d5c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d007      	beq.n	8001d5c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f834 	bl	8001dc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	f003 0320 	and.w	r3, r3, #32
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00c      	beq.n	8001d80 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f003 0320 	and.w	r3, r3, #32
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d007      	beq.n	8001d80 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 0220 	mvn.w	r2, #32
 8001d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f8b8 	bl	8001ef0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d80:	bf00      	nop
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a3a      	ldr	r2, [pc, #232]	@ (8001ed4 <TIM_Base_SetConfig+0xfc>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d00f      	beq.n	8001e10 <TIM_Base_SetConfig+0x38>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001df6:	d00b      	beq.n	8001e10 <TIM_Base_SetConfig+0x38>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a37      	ldr	r2, [pc, #220]	@ (8001ed8 <TIM_Base_SetConfig+0x100>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d007      	beq.n	8001e10 <TIM_Base_SetConfig+0x38>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4a36      	ldr	r2, [pc, #216]	@ (8001edc <TIM_Base_SetConfig+0x104>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d003      	beq.n	8001e10 <TIM_Base_SetConfig+0x38>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a35      	ldr	r2, [pc, #212]	@ (8001ee0 <TIM_Base_SetConfig+0x108>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d108      	bne.n	8001e22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed4 <TIM_Base_SetConfig+0xfc>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d01b      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e30:	d017      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a28      	ldr	r2, [pc, #160]	@ (8001ed8 <TIM_Base_SetConfig+0x100>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d013      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a27      	ldr	r2, [pc, #156]	@ (8001edc <TIM_Base_SetConfig+0x104>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d00f      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a26      	ldr	r2, [pc, #152]	@ (8001ee0 <TIM_Base_SetConfig+0x108>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d00b      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a25      	ldr	r2, [pc, #148]	@ (8001ee4 <TIM_Base_SetConfig+0x10c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d007      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a24      	ldr	r2, [pc, #144]	@ (8001ee8 <TIM_Base_SetConfig+0x110>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d003      	beq.n	8001e62 <TIM_Base_SetConfig+0x8a>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a23      	ldr	r2, [pc, #140]	@ (8001eec <TIM_Base_SetConfig+0x114>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d108      	bne.n	8001e74 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed4 <TIM_Base_SetConfig+0xfc>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d103      	bne.n	8001ea8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	691a      	ldr	r2, [r3, #16]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d105      	bne.n	8001ec6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	f023 0201 	bic.w	r2, r3, #1
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	611a      	str	r2, [r3, #16]
  }
}
 8001ec6:	bf00      	nop
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40010000 	.word	0x40010000
 8001ed8:	40000400 	.word	0x40000400
 8001edc:	40000800 	.word	0x40000800
 8001ee0:	40000c00 	.word	0x40000c00
 8001ee4:	40014000 	.word	0x40014000
 8001ee8:	40014400 	.word	0x40014400
 8001eec:	40014800 	.word	0x40014800

08001ef0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f103 0208 	add.w	r2, r3, #8
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f30:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f103 0208 	add.w	r2, r3, #8
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f103 0208 	add.w	r2, r3, #8
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001f72:	b480      	push	{r7}
 8001f74:	b085      	sub	sp, #20
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f88:	d103      	bne.n	8001f92 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	e00c      	b.n	8001fac <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	3308      	adds	r3, #8
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	e002      	b.n	8001fa0 <vListInsert+0x2e>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d2f6      	bcs.n	8001f9a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	601a      	str	r2, [r3, #0]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6892      	ldr	r2, [r2, #8]
 8001ffa:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6852      	ldr	r2, [r2, #4]
 8002004:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	429a      	cmp	r2, r3
 800200e:	d103      	bne.n	8002018 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	1e5a      	subs	r2, r3, #1
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002042:	2301      	movs	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10b      	bne.n	8002068 <xQueueGenericReset+0x30>
        __asm volatile
 8002050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002054:	f383 8811 	msr	BASEPRI, r3
 8002058:	f3bf 8f6f 	isb	sy
 800205c:	f3bf 8f4f 	dsb	sy
 8002060:	60fb      	str	r3, [r7, #12]
    }
 8002062:	bf00      	nop
 8002064:	bf00      	nop
 8002066:	e7fd      	b.n	8002064 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d052      	beq.n	8002114 <xQueueGenericReset+0xdc>
        ( pxQueue->uxLength >= 1U ) &&
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002072:	2b00      	cmp	r3, #0
 8002074:	d04e      	beq.n	8002114 <xQueueGenericReset+0xdc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800207e:	2100      	movs	r1, #0
 8002080:	fba3 2302 	umull	r2, r3, r3, r2
 8002084:	2b00      	cmp	r3, #0
 8002086:	d000      	beq.n	800208a <xQueueGenericReset+0x52>
 8002088:	2101      	movs	r1, #1
 800208a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800208c:	2b00      	cmp	r3, #0
 800208e:	d141      	bne.n	8002114 <xQueueGenericReset+0xdc>
    {
        taskENTER_CRITICAL();
 8002090:	f001 fd94 	bl	8003bbc <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800209c:	6939      	ldr	r1, [r7, #16]
 800209e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80020a0:	fb01 f303 	mul.w	r3, r1, r3
 80020a4:	441a      	add	r2, r3
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	2200      	movs	r2, #0
 80020ae:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020c0:	3b01      	subs	r3, #1
 80020c2:	6939      	ldr	r1, [r7, #16]
 80020c4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80020c6:	fb01 f303 	mul.w	r3, r1, r3
 80020ca:	441a      	add	r2, r3
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	22ff      	movs	r2, #255	@ 0xff
 80020d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	22ff      	movs	r2, #255	@ 0xff
 80020dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d109      	bne.n	80020fa <xQueueGenericReset+0xc2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00f      	beq.n	800210e <xQueueGenericReset+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	3310      	adds	r3, #16
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 fef8 	bl	8002ee8 <xTaskRemoveFromEventList>
 80020f8:	e009      	b.n	800210e <xQueueGenericReset+0xd6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	3310      	adds	r3, #16
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff ff0a 	bl	8001f18 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	3324      	adds	r3, #36	@ 0x24
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff05 	bl	8001f18 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800210e:	f001 fd87 	bl	8003c20 <vPortExitCritical>
 8002112:	e001      	b.n	8002118 <xQueueGenericReset+0xe0>
    }
    else
    {
        xReturn = pdFAIL;
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d10b      	bne.n	8002136 <xQueueGenericReset+0xfe>
        __asm volatile
 800211e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002122:	f383 8811 	msr	BASEPRI, r3
 8002126:	f3bf 8f6f 	isb	sy
 800212a:	f3bf 8f4f 	dsb	sy
 800212e:	60bb      	str	r3, [r7, #8]
    }
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	e7fd      	b.n	8002132 <xQueueGenericReset+0xfa>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002136:	697b      	ldr	r3, [r7, #20]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3718      	adds	r7, #24
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af02      	add	r7, sp, #8
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	4613      	mov	r3, r2
 800214c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d02e      	beq.n	80021b6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002158:	2100      	movs	r1, #0
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	fba3 2302 	umull	r2, r3, r3, r2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d000      	beq.n	8002168 <xQueueGenericCreate+0x28>
 8002166:	2101      	movs	r1, #1
 8002168:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800216a:	2b00      	cmp	r3, #0
 800216c:	d123      	bne.n	80021b6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002176:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800217a:	d81c      	bhi.n	80021b6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	68ba      	ldr	r2, [r7, #8]
 8002180:	fb02 f303 	mul.w	r3, r2, r3
 8002184:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	3350      	adds	r3, #80	@ 0x50
 800218a:	4618      	mov	r0, r3
 800218c:	f001 fdfe 	bl	8003d8c <pvPortMalloc>
 8002190:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d01d      	beq.n	80021d4 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	3350      	adds	r3, #80	@ 0x50
 80021a0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80021a2:	79fa      	ldrb	r2, [r7, #7]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	4613      	mov	r3, r2
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	68b9      	ldr	r1, [r7, #8]
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 f815 	bl	80021de <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80021b4:	e00e      	b.n	80021d4 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10b      	bne.n	80021d4 <xQueueGenericCreate+0x94>
        __asm volatile
 80021bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021c0:	f383 8811 	msr	BASEPRI, r3
 80021c4:	f3bf 8f6f 	isb	sy
 80021c8:	f3bf 8f4f 	dsb	sy
 80021cc:	613b      	str	r3, [r7, #16]
    }
 80021ce:	bf00      	nop
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80021d4:	69fb      	ldr	r3, [r7, #28]
    }
 80021d6:	4618      	mov	r0, r3
 80021d8:	3720      	adds	r7, #32
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b084      	sub	sp, #16
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d103      	bne.n	80021fa <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	e002      	b.n	8002200 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800220c:	2101      	movs	r1, #1
 800220e:	69b8      	ldr	r0, [r7, #24]
 8002210:	f7ff ff12 	bl	8002038 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	78fa      	ldrb	r2, [r7, #3]
 8002218:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08c      	sub	sp, #48	@ 0x30
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002230:	2300      	movs	r3, #0
 8002232:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10b      	bne.n	8002256 <xQueueReceive+0x32>
        __asm volatile
 800223e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002242:	f383 8811 	msr	BASEPRI, r3
 8002246:	f3bf 8f6f 	isb	sy
 800224a:	f3bf 8f4f 	dsb	sy
 800224e:	623b      	str	r3, [r7, #32]
    }
 8002250:	bf00      	nop
 8002252:	bf00      	nop
 8002254:	e7fd      	b.n	8002252 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d103      	bne.n	8002264 <xQueueReceive+0x40>
 800225c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <xQueueReceive+0x44>
 8002264:	2301      	movs	r3, #1
 8002266:	e000      	b.n	800226a <xQueueReceive+0x46>
 8002268:	2300      	movs	r3, #0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10b      	bne.n	8002286 <xQueueReceive+0x62>
        __asm volatile
 800226e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002272:	f383 8811 	msr	BASEPRI, r3
 8002276:	f3bf 8f6f 	isb	sy
 800227a:	f3bf 8f4f 	dsb	sy
 800227e:	61fb      	str	r3, [r7, #28]
    }
 8002280:	bf00      	nop
 8002282:	bf00      	nop
 8002284:	e7fd      	b.n	8002282 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002286:	f001 f83d 	bl	8003304 <xTaskGetSchedulerState>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <xQueueReceive+0x72>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <xQueueReceive+0x76>
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <xQueueReceive+0x78>
 800229a:	2300      	movs	r3, #0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10b      	bne.n	80022b8 <xQueueReceive+0x94>
        __asm volatile
 80022a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022a4:	f383 8811 	msr	BASEPRI, r3
 80022a8:	f3bf 8f6f 	isb	sy
 80022ac:	f3bf 8f4f 	dsb	sy
 80022b0:	61bb      	str	r3, [r7, #24]
    }
 80022b2:	bf00      	nop
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80022b8:	f001 fc80 	bl	8003bbc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80022bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80022c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d014      	beq.n	80022f2 <xQueueReceive+0xce>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80022c8:	68b9      	ldr	r1, [r7, #8]
 80022ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022cc:	f000 f882 	bl	80023d4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80022d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d2:	1e5a      	subs	r2, r3, #1
 80022d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d004      	beq.n	80022ea <xQueueReceive+0xc6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e2:	3310      	adds	r3, #16
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 fdff 	bl	8002ee8 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80022ea:	f001 fc99 	bl	8003c20 <vPortExitCritical>
                return pdPASS;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e069      	b.n	80023c6 <xQueueReceive+0x1a2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d103      	bne.n	8002300 <xQueueReceive+0xdc>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80022f8:	f001 fc92 	bl	8003c20 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80022fc:	2300      	movs	r3, #0
 80022fe:	e062      	b.n	80023c6 <xQueueReceive+0x1a2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002302:	2b00      	cmp	r3, #0
 8002304:	d106      	bne.n	8002314 <xQueueReceive+0xf0>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002306:	f107 0310 	add.w	r3, r7, #16
 800230a:	4618      	mov	r0, r3
 800230c:	f000 fec4 	bl	8003098 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002310:	2301      	movs	r3, #1
 8002312:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002314:	f001 fc84 	bl	8003c20 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002318:	f000 fb1e 	bl	8002958 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800231c:	f001 fc4e 	bl	8003bbc <vPortEnterCritical>
 8002320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002322:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002326:	b25b      	sxtb	r3, r3
 8002328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800232c:	d103      	bne.n	8002336 <xQueueReceive+0x112>
 800232e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002338:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800233c:	b25b      	sxtb	r3, r3
 800233e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002342:	d103      	bne.n	800234c <xQueueReceive+0x128>
 8002344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800234c:	f001 fc68 	bl	8003c20 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002350:	1d3a      	adds	r2, r7, #4
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	4611      	mov	r1, r2
 8002358:	4618      	mov	r0, r3
 800235a:	f000 feb3 	bl	80030c4 <xTaskCheckForTimeOut>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d123      	bne.n	80023ac <xQueueReceive+0x188>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002364:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002366:	f000 f8ad 	bl	80024c4 <prvIsQueueEmpty>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d017      	beq.n	80023a0 <xQueueReceive+0x17c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002372:	3324      	adds	r3, #36	@ 0x24
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	4611      	mov	r1, r2
 8002378:	4618      	mov	r0, r3
 800237a:	f000 fd49 	bl	8002e10 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800237e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002380:	f000 f84e 	bl	8002420 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002384:	f000 faf6 	bl	8002974 <xTaskResumeAll>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d194      	bne.n	80022b8 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 800238e:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <xQueueReceive+0x1ac>)
 8002390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	f3bf 8f6f 	isb	sy
 800239e:	e78b      	b.n	80022b8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80023a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023a2:	f000 f83d 	bl	8002420 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80023a6:	f000 fae5 	bl	8002974 <xTaskResumeAll>
 80023aa:	e785      	b.n	80022b8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80023ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023ae:	f000 f837 	bl	8002420 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80023b2:	f000 fadf 	bl	8002974 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80023b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023b8:	f000 f884 	bl	80024c4 <prvIsQueueEmpty>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f43f af7a 	beq.w	80022b8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80023c4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3730      	adds	r7, #48	@ 0x30
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	e000ed04 	.word	0xe000ed04

080023d4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d018      	beq.n	8002418 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68da      	ldr	r2, [r3, #12]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	441a      	add	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d303      	bcc.n	8002408 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68d9      	ldr	r1, [r3, #12]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002410:	461a      	mov	r2, r3
 8002412:	6838      	ldr	r0, [r7, #0]
 8002414:	f002 f8f3 	bl	80045fe <memcpy>
    }
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002428:	f001 fbc8 	bl	8003bbc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002432:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002434:	e011      	b.n	800245a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243a:	2b00      	cmp	r3, #0
 800243c:	d012      	beq.n	8002464 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3324      	adds	r3, #36	@ 0x24
 8002442:	4618      	mov	r0, r3
 8002444:	f000 fd50 	bl	8002ee8 <xTaskRemoveFromEventList>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800244e:	f000 fea1 	bl	8003194 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
 8002454:	3b01      	subs	r3, #1
 8002456:	b2db      	uxtb	r3, r3
 8002458:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800245a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800245e:	2b00      	cmp	r3, #0
 8002460:	dce9      	bgt.n	8002436 <prvUnlockQueue+0x16>
 8002462:	e000      	b.n	8002466 <prvUnlockQueue+0x46>
                    break;
 8002464:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	22ff      	movs	r2, #255	@ 0xff
 800246a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800246e:	f001 fbd7 	bl	8003c20 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002472:	f001 fba3 	bl	8003bbc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800247c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800247e:	e011      	b.n	80024a4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d012      	beq.n	80024ae <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3310      	adds	r3, #16
 800248c:	4618      	mov	r0, r3
 800248e:	f000 fd2b 	bl	8002ee8 <xTaskRemoveFromEventList>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002498:	f000 fe7c 	bl	8003194 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800249c:	7bbb      	ldrb	r3, [r7, #14]
 800249e:	3b01      	subs	r3, #1
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80024a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	dce9      	bgt.n	8002480 <prvUnlockQueue+0x60>
 80024ac:	e000      	b.n	80024b0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80024ae:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	22ff      	movs	r2, #255	@ 0xff
 80024b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80024b8:	f001 fbb2 	bl	8003c20 <vPortExitCritical>
}
 80024bc:	bf00      	nop
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80024cc:	f001 fb76 	bl	8003bbc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d102      	bne.n	80024de <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80024d8:	2301      	movs	r3, #1
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	e001      	b.n	80024e2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80024de:	2300      	movs	r3, #0
 80024e0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80024e2:	f001 fb9d 	bl	8003c20 <vPortExitCritical>

    return xReturn;
 80024e6:	68fb      	ldr	r3, [r7, #12]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80024f0:	b480      	push	{r7}
 80024f2:	b087      	sub	sp, #28
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d10b      	bne.n	800251c <vQueueAddToRegistry+0x2c>
        __asm volatile
 8002504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002508:	f383 8811 	msr	BASEPRI, r3
 800250c:	f3bf 8f6f 	isb	sy
 8002510:	f3bf 8f4f 	dsb	sy
 8002514:	60fb      	str	r3, [r7, #12]
    }
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	e7fd      	b.n	8002518 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d024      	beq.n	800256c <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	e01e      	b.n	8002566 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002528:	4a18      	ldr	r2, [pc, #96]	@ (800258c <vQueueAddToRegistry+0x9c>)
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	4413      	add	r3, r2
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	d105      	bne.n	8002544 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4a13      	ldr	r2, [pc, #76]	@ (800258c <vQueueAddToRegistry+0x9c>)
 800253e:	4413      	add	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
                    break;
 8002542:	e013      	b.n	800256c <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10a      	bne.n	8002560 <vQueueAddToRegistry+0x70>
 800254a:	4a10      	ldr	r2, [pc, #64]	@ (800258c <vQueueAddToRegistry+0x9c>)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d104      	bne.n	8002560 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	4a0c      	ldr	r2, [pc, #48]	@ (800258c <vQueueAddToRegistry+0x9c>)
 800255c:	4413      	add	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	3301      	adds	r3, #1
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2b07      	cmp	r3, #7
 800256a:	d9dd      	bls.n	8002528 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800257e:	bf00      	nop
 8002580:	371c      	adds	r7, #28
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	200000dc 	.word	0x200000dc

08002590 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80025a0:	f001 fb0c 	bl	8003bbc <vPortEnterCritical>
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80025aa:	b25b      	sxtb	r3, r3
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b0:	d103      	bne.n	80025ba <vQueueWaitForMessageRestricted+0x2a>
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80025c0:	b25b      	sxtb	r3, r3
 80025c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c6:	d103      	bne.n	80025d0 <vQueueWaitForMessageRestricted+0x40>
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80025d0:	f001 fb26 	bl	8003c20 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d106      	bne.n	80025ea <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	3324      	adds	r3, #36	@ 0x24
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	68b9      	ldr	r1, [r7, #8]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f000 fc39 	bl	8002e5c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80025ea:	6978      	ldr	r0, [r7, #20]
 80025ec:	f7ff ff18 	bl	8002420 <prvUnlockQueue>
    }
 80025f0:	bf00      	nop
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08c      	sub	sp, #48	@ 0x30
 80025fc:	af04      	add	r7, sp, #16
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	4613      	mov	r3, r2
 8002606:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002608:	88fb      	ldrh	r3, [r7, #6]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4618      	mov	r0, r3
 800260e:	f001 fbbd 	bl	8003d8c <pvPortMalloc>
 8002612:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d013      	beq.n	8002642 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800261a:	2058      	movs	r0, #88	@ 0x58
 800261c:	f001 fbb6 	bl	8003d8c <pvPortMalloc>
 8002620:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002628:	2258      	movs	r2, #88	@ 0x58
 800262a:	2100      	movs	r1, #0
 800262c:	69f8      	ldr	r0, [r7, #28]
 800262e:	f001 ff71 	bl	8004514 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	631a      	str	r2, [r3, #48]	@ 0x30
 8002638:	e005      	b.n	8002646 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f001 fc62 	bl	8003f04 <vPortFree>
 8002640:	e001      	b.n	8002646 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d013      	beq.n	8002674 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800264c:	88fa      	ldrh	r2, [r7, #6]
 800264e:	2300      	movs	r3, #0
 8002650:	9303      	str	r3, [sp, #12]
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	9302      	str	r3, [sp, #8]
 8002656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002658:	9301      	str	r3, [sp, #4]
 800265a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	68b9      	ldr	r1, [r7, #8]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f80e 	bl	8002684 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002668:	69f8      	ldr	r0, [r7, #28]
 800266a:	f000 f89b 	bl	80027a4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800266e:	2301      	movs	r3, #1
 8002670:	61bb      	str	r3, [r7, #24]
 8002672:	e002      	b.n	800267a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002674:	f04f 33ff 	mov.w	r3, #4294967295
 8002678:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800267a:	69bb      	ldr	r3, [r7, #24]
    }
 800267c:	4618      	mov	r0, r3
 800267e:	3720      	adds	r7, #32
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b088      	sub	sp, #32
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
 8002690:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002694:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	461a      	mov	r2, r3
 800269c:	21a5      	movs	r1, #165	@ 0xa5
 800269e:	f001 ff39 	bl	8004514 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80026a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80026ac:	3b01      	subs	r3, #1
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	f023 0307 	bic.w	r3, r3, #7
 80026ba:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00b      	beq.n	80026de <prvInitialiseNewTask+0x5a>
        __asm volatile
 80026c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026ca:	f383 8811 	msr	BASEPRI, r3
 80026ce:	f3bf 8f6f 	isb	sy
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	617b      	str	r3, [r7, #20]
    }
 80026d8:	bf00      	nop
 80026da:	bf00      	nop
 80026dc:	e7fd      	b.n	80026da <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d01e      	beq.n	8002722 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026e4:	2300      	movs	r3, #0
 80026e6:	61fb      	str	r3, [r7, #28]
 80026e8:	e012      	b.n	8002710 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	4413      	add	r3, r2
 80026f0:	7819      	ldrb	r1, [r3, #0]
 80026f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	4413      	add	r3, r2
 80026f8:	3334      	adds	r3, #52	@ 0x34
 80026fa:	460a      	mov	r2, r1
 80026fc:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	4413      	add	r3, r2
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d006      	beq.n	8002718 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3301      	adds	r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b09      	cmp	r3, #9
 8002714:	d9e9      	bls.n	80026ea <prvInitialiseNewTask+0x66>
 8002716:	e000      	b.n	800271a <prvInitialiseNewTask+0x96>
            {
                break;
 8002718:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800271a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002724:	2b04      	cmp	r3, #4
 8002726:	d90b      	bls.n	8002740 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8002728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800272c:	f383 8811 	msr	BASEPRI, r3
 8002730:	f3bf 8f6f 	isb	sy
 8002734:	f3bf 8f4f 	dsb	sy
 8002738:	613b      	str	r3, [r7, #16]
    }
 800273a:	bf00      	nop
 800273c:	bf00      	nop
 800273e:	e7fd      	b.n	800273c <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002742:	2b04      	cmp	r3, #4
 8002744:	d901      	bls.n	800274a <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002746:	2304      	movs	r3, #4
 8002748:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800274a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800274c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800274e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002752:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002754:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002758:	3304      	adds	r3, #4
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff fbfc 	bl	8001f58 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002762:	3318      	adds	r3, #24
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fbf7 	bl	8001f58 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800276a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800276c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800276e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002772:	f1c3 0205 	rsb	r2, r3, #5
 8002776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002778:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800277a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800277c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800277e:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	68f9      	ldr	r1, [r7, #12]
 8002784:	69b8      	ldr	r0, [r7, #24]
 8002786:	f001 f8e7 	bl	8003958 <pxPortInitialiseStack>
 800278a:	4602      	mov	r2, r0
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002792:	2b00      	cmp	r3, #0
 8002794:	d002      	beq.n	800279c <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800279a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800279c:	bf00      	nop
 800279e:	3720      	adds	r7, #32
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80027ac:	f001 fa06 	bl	8003bbc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80027b0:	4b3a      	ldr	r3, [pc, #232]	@ (800289c <prvAddNewTaskToReadyList+0xf8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	3301      	adds	r3, #1
 80027b6:	4a39      	ldr	r2, [pc, #228]	@ (800289c <prvAddNewTaskToReadyList+0xf8>)
 80027b8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80027ba:	4b39      	ldr	r3, [pc, #228]	@ (80028a0 <prvAddNewTaskToReadyList+0xfc>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d109      	bne.n	80027d6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80027c2:	4a37      	ldr	r2, [pc, #220]	@ (80028a0 <prvAddNewTaskToReadyList+0xfc>)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027c8:	4b34      	ldr	r3, [pc, #208]	@ (800289c <prvAddNewTaskToReadyList+0xf8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d110      	bne.n	80027f2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80027d0:	f000 fcfe 	bl	80031d0 <prvInitialiseTaskLists>
 80027d4:	e00d      	b.n	80027f2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80027d6:	4b33      	ldr	r3, [pc, #204]	@ (80028a4 <prvAddNewTaskToReadyList+0x100>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d109      	bne.n	80027f2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027de:	4b30      	ldr	r3, [pc, #192]	@ (80028a0 <prvAddNewTaskToReadyList+0xfc>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d802      	bhi.n	80027f2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80027ec:	4a2c      	ldr	r2, [pc, #176]	@ (80028a0 <prvAddNewTaskToReadyList+0xfc>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80027f2:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <prvAddNewTaskToReadyList+0x104>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	3301      	adds	r3, #1
 80027f8:	4a2b      	ldr	r2, [pc, #172]	@ (80028a8 <prvAddNewTaskToReadyList+0x104>)
 80027fa:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80027fc:	4b2a      	ldr	r3, [pc, #168]	@ (80028a8 <prvAddNewTaskToReadyList+0x104>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002808:	2201      	movs	r2, #1
 800280a:	409a      	lsls	r2, r3
 800280c:	4b27      	ldr	r3, [pc, #156]	@ (80028ac <prvAddNewTaskToReadyList+0x108>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4313      	orrs	r3, r2
 8002812:	4a26      	ldr	r2, [pc, #152]	@ (80028ac <prvAddNewTaskToReadyList+0x108>)
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800281a:	4925      	ldr	r1, [pc, #148]	@ (80028b0 <prvAddNewTaskToReadyList+0x10c>)
 800281c:	4613      	mov	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	4413      	add	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	3304      	adds	r3, #4
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	609a      	str	r2, [r3, #8]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	3204      	adds	r2, #4
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	1d1a      	adds	r2, r3, #4
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002850:	4613      	mov	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4a15      	ldr	r2, [pc, #84]	@ (80028b0 <prvAddNewTaskToReadyList+0x10c>)
 800285a:	441a      	add	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	615a      	str	r2, [r3, #20]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002864:	4912      	ldr	r1, [pc, #72]	@ (80028b0 <prvAddNewTaskToReadyList+0x10c>)
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	1c59      	adds	r1, r3, #1
 8002874:	480e      	ldr	r0, [pc, #56]	@ (80028b0 <prvAddNewTaskToReadyList+0x10c>)
 8002876:	4613      	mov	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4403      	add	r3, r0
 8002880:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002882:	f001 f9cd 	bl	8003c20 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002886:	4b07      	ldr	r3, [pc, #28]	@ (80028a4 <prvAddNewTaskToReadyList+0x100>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800288e:	4b04      	ldr	r3, [pc, #16]	@ (80028a0 <prvAddNewTaskToReadyList+0xfc>)
 8002890:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002892:	bf00      	nop
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	200001f4 	.word	0x200001f4
 80028a0:	2000011c 	.word	0x2000011c
 80028a4:	20000200 	.word	0x20000200
 80028a8:	20000210 	.word	0x20000210
 80028ac:	200001fc 	.word	0x200001fc
 80028b0:	20000120 	.word	0x20000120

080028b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80028ba:	4b20      	ldr	r3, [pc, #128]	@ (800293c <vTaskStartScheduler+0x88>)
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	2300      	movs	r3, #0
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	2300      	movs	r3, #0
 80028c4:	2282      	movs	r2, #130	@ 0x82
 80028c6:	491e      	ldr	r1, [pc, #120]	@ (8002940 <vTaskStartScheduler+0x8c>)
 80028c8:	481e      	ldr	r0, [pc, #120]	@ (8002944 <vTaskStartScheduler+0x90>)
 80028ca:	f7ff fe95 	bl	80025f8 <xTaskCreate>
 80028ce:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d102      	bne.n	80028dc <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80028d6:	f000 fdb3 	bl	8003440 <xTimerCreateTimerTask>
 80028da:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d116      	bne.n	8002910 <vTaskStartScheduler+0x5c>
        __asm volatile
 80028e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028e6:	f383 8811 	msr	BASEPRI, r3
 80028ea:	f3bf 8f6f 	isb	sy
 80028ee:	f3bf 8f4f 	dsb	sy
 80028f2:	60bb      	str	r3, [r7, #8]
    }
 80028f4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80028f6:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <vTaskStartScheduler+0x94>)
 80028f8:	f04f 32ff 	mov.w	r2, #4294967295
 80028fc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80028fe:	4b13      	ldr	r3, [pc, #76]	@ (800294c <vTaskStartScheduler+0x98>)
 8002900:	2201      	movs	r2, #1
 8002902:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002904:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <vTaskStartScheduler+0x9c>)
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800290a:	f001 f8b3 	bl	8003a74 <xPortStartScheduler>
 800290e:	e00f      	b.n	8002930 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002916:	d10b      	bne.n	8002930 <vTaskStartScheduler+0x7c>
        __asm volatile
 8002918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800291c:	f383 8811 	msr	BASEPRI, r3
 8002920:	f3bf 8f6f 	isb	sy
 8002924:	f3bf 8f4f 	dsb	sy
 8002928:	607b      	str	r3, [r7, #4]
    }
 800292a:	bf00      	nop
 800292c:	bf00      	nop
 800292e:	e7fd      	b.n	800292c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002930:	4b08      	ldr	r3, [pc, #32]	@ (8002954 <vTaskStartScheduler+0xa0>)
 8002932:	681b      	ldr	r3, [r3, #0]
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000218 	.word	0x20000218
 8002940:	08004af0 	.word	0x08004af0
 8002944:	080031ad 	.word	0x080031ad
 8002948:	20000214 	.word	0x20000214
 800294c:	20000200 	.word	0x20000200
 8002950:	200001f8 	.word	0x200001f8
 8002954:	08004b20 	.word	0x08004b20

08002958 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800295c:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <vTaskSuspendAll+0x18>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	3301      	adds	r3, #1
 8002962:	4a03      	ldr	r2, [pc, #12]	@ (8002970 <vTaskSuspendAll+0x18>)
 8002964:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002966:	bf00      	nop
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	2000021c 	.word	0x2000021c

08002974 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800297e:	2300      	movs	r3, #0
 8002980:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002982:	4b6b      	ldr	r3, [pc, #428]	@ (8002b30 <xTaskResumeAll+0x1bc>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10b      	bne.n	80029a2 <xTaskResumeAll+0x2e>
        __asm volatile
 800298a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800298e:	f383 8811 	msr	BASEPRI, r3
 8002992:	f3bf 8f6f 	isb	sy
 8002996:	f3bf 8f4f 	dsb	sy
 800299a:	607b      	str	r3, [r7, #4]
    }
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	e7fd      	b.n	800299e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80029a2:	f001 f90b 	bl	8003bbc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80029a6:	4b62      	ldr	r3, [pc, #392]	@ (8002b30 <xTaskResumeAll+0x1bc>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	4a60      	ldr	r2, [pc, #384]	@ (8002b30 <xTaskResumeAll+0x1bc>)
 80029ae:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029b0:	4b5f      	ldr	r3, [pc, #380]	@ (8002b30 <xTaskResumeAll+0x1bc>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f040 80b4 	bne.w	8002b22 <xTaskResumeAll+0x1ae>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029ba:	4b5e      	ldr	r3, [pc, #376]	@ (8002b34 <xTaskResumeAll+0x1c0>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 80af 	beq.w	8002b22 <xTaskResumeAll+0x1ae>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029c4:	e08a      	b.n	8002adc <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029c6:	4b5c      	ldr	r3, [pc, #368]	@ (8002b38 <xTaskResumeAll+0x1c4>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d2:	613b      	str	r3, [r7, #16]
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	69fa      	ldr	r2, [r7, #28]
 80029da:	6a12      	ldr	r2, [r2, #32]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	69fa      	ldr	r2, [r7, #28]
 80029e4:	69d2      	ldr	r2, [r2, #28]
 80029e6:	605a      	str	r2, [r3, #4]
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	3318      	adds	r3, #24
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d103      	bne.n	80029fc <xTaskResumeAll+0x88>
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	6a1a      	ldr	r2, [r3, #32]
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	605a      	str	r2, [r3, #4]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2200      	movs	r2, #0
 8002a00:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	1e5a      	subs	r2, r3, #1
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	69fa      	ldr	r2, [r7, #28]
 8002a18:	68d2      	ldr	r2, [r2, #12]
 8002a1a:	609a      	str	r2, [r3, #8]
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	69fa      	ldr	r2, [r7, #28]
 8002a22:	6892      	ldr	r2, [r2, #8]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d103      	bne.n	8002a3a <xTaskResumeAll+0xc6>
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	615a      	str	r2, [r3, #20]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	1e5a      	subs	r2, r3, #1
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4e:	2201      	movs	r2, #1
 8002a50:	409a      	lsls	r2, r3
 8002a52:	4b3a      	ldr	r3, [pc, #232]	@ (8002b3c <xTaskResumeAll+0x1c8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	4a38      	ldr	r2, [pc, #224]	@ (8002b3c <xTaskResumeAll+0x1c8>)
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a60:	4937      	ldr	r1, [pc, #220]	@ (8002b40 <xTaskResumeAll+0x1cc>)
 8002a62:	4613      	mov	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4413      	add	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	3304      	adds	r3, #4
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	60da      	str	r2, [r3, #12]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	69fa      	ldr	r2, [r7, #28]
 8002a86:	3204      	adds	r2, #4
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	1d1a      	adds	r2, r3, #4
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	609a      	str	r2, [r3, #8]
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a96:	4613      	mov	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4413      	add	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4a28      	ldr	r2, [pc, #160]	@ (8002b40 <xTaskResumeAll+0x1cc>)
 8002aa0:	441a      	add	r2, r3
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	615a      	str	r2, [r3, #20]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aaa:	4925      	ldr	r1, [pc, #148]	@ (8002b40 <xTaskResumeAll+0x1cc>)
 8002aac:	4613      	mov	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	1c59      	adds	r1, r3, #1
 8002aba:	4821      	ldr	r0, [pc, #132]	@ (8002b40 <xTaskResumeAll+0x1cc>)
 8002abc:	4613      	mov	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4413      	add	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4403      	add	r3, r0
 8002ac6:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002acc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b44 <xTaskResumeAll+0x1d0>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d302      	bcc.n	8002adc <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8002ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b48 <xTaskResumeAll+0x1d4>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002adc:	4b16      	ldr	r3, [pc, #88]	@ (8002b38 <xTaskResumeAll+0x1c4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f47f af70 	bne.w	80029c6 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002aec:	f000 fbee 	bl	80032cc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002af0:	4b16      	ldr	r3, [pc, #88]	@ (8002b4c <xTaskResumeAll+0x1d8>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d010      	beq.n	8002b1e <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002afc:	f000 f838 	bl	8002b70 <xTaskIncrementTick>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 8002b06:	4b10      	ldr	r3, [pc, #64]	@ (8002b48 <xTaskResumeAll+0x1d4>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1f1      	bne.n	8002afc <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8002b18:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <xTaskResumeAll+0x1d8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b48 <xTaskResumeAll+0x1d4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002b22:	f001 f87d 	bl	8003c20 <vPortExitCritical>

    return xAlreadyYielded;
 8002b26:	697b      	ldr	r3, [r7, #20]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3720      	adds	r7, #32
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	2000021c 	.word	0x2000021c
 8002b34:	200001f4 	.word	0x200001f4
 8002b38:	200001b4 	.word	0x200001b4
 8002b3c:	200001fc 	.word	0x200001fc
 8002b40:	20000120 	.word	0x20000120
 8002b44:	2000011c 	.word	0x2000011c
 8002b48:	20000208 	.word	0x20000208
 8002b4c:	20000204 	.word	0x20000204

08002b50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002b56:	4b05      	ldr	r3, [pc, #20]	@ (8002b6c <xTaskGetTickCount+0x1c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002b5c:	687b      	ldr	r3, [r7, #4]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	200001f8 	.word	0x200001f8

08002b70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08a      	sub	sp, #40	@ 0x28
 8002b74:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002b76:	2300      	movs	r3, #0
 8002b78:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b7a:	4b6e      	ldr	r3, [pc, #440]	@ (8002d34 <xTaskIncrementTick+0x1c4>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f040 80ce 	bne.w	8002d20 <xTaskIncrementTick+0x1b0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b84:	4b6c      	ldr	r3, [pc, #432]	@ (8002d38 <xTaskIncrementTick+0x1c8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002b8c:	4a6a      	ldr	r2, [pc, #424]	@ (8002d38 <xTaskIncrementTick+0x1c8>)
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d121      	bne.n	8002bdc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002b98:	4b68      	ldr	r3, [pc, #416]	@ (8002d3c <xTaskIncrementTick+0x1cc>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00b      	beq.n	8002bba <xTaskIncrementTick+0x4a>
        __asm volatile
 8002ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba6:	f383 8811 	msr	BASEPRI, r3
 8002baa:	f3bf 8f6f 	isb	sy
 8002bae:	f3bf 8f4f 	dsb	sy
 8002bb2:	607b      	str	r3, [r7, #4]
    }
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	e7fd      	b.n	8002bb6 <xTaskIncrementTick+0x46>
 8002bba:	4b60      	ldr	r3, [pc, #384]	@ (8002d3c <xTaskIncrementTick+0x1cc>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	61fb      	str	r3, [r7, #28]
 8002bc0:	4b5f      	ldr	r3, [pc, #380]	@ (8002d40 <xTaskIncrementTick+0x1d0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a5d      	ldr	r2, [pc, #372]	@ (8002d3c <xTaskIncrementTick+0x1cc>)
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4a5d      	ldr	r2, [pc, #372]	@ (8002d40 <xTaskIncrementTick+0x1d0>)
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	4b5d      	ldr	r3, [pc, #372]	@ (8002d44 <xTaskIncrementTick+0x1d4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	4a5b      	ldr	r2, [pc, #364]	@ (8002d44 <xTaskIncrementTick+0x1d4>)
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	f000 fb78 	bl	80032cc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002bdc:	4b5a      	ldr	r3, [pc, #360]	@ (8002d48 <xTaskIncrementTick+0x1d8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6a3a      	ldr	r2, [r7, #32]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	f0c0 80a1 	bcc.w	8002d2a <xTaskIncrementTick+0x1ba>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002be8:	4b54      	ldr	r3, [pc, #336]	@ (8002d3c <xTaskIncrementTick+0x1cc>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d104      	bne.n	8002bfc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bf2:	4b55      	ldr	r3, [pc, #340]	@ (8002d48 <xTaskIncrementTick+0x1d8>)
 8002bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf8:	601a      	str	r2, [r3, #0]
                    break;
 8002bfa:	e096      	b.n	8002d2a <xTaskIncrementTick+0x1ba>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8002d3c <xTaskIncrementTick+0x1cc>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002c0c:	6a3a      	ldr	r2, [r7, #32]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d203      	bcs.n	8002c1c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002c14:	4a4c      	ldr	r2, [pc, #304]	@ (8002d48 <xTaskIncrementTick+0x1d8>)
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002c1a:	e086      	b.n	8002d2a <xTaskIncrementTick+0x1ba>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	613b      	str	r3, [r7, #16]
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	68d2      	ldr	r2, [r2, #12]
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	6892      	ldr	r2, [r2, #8]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d103      	bne.n	8002c4a <xTaskIncrementTick+0xda>
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	615a      	str	r2, [r3, #20]
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d01e      	beq.n	8002ca0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	6a12      	ldr	r2, [r2, #32]
 8002c70:	609a      	str	r2, [r3, #8]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	69d2      	ldr	r2, [r2, #28]
 8002c7a:	605a      	str	r2, [r3, #4]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	3318      	adds	r3, #24
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d103      	bne.n	8002c90 <xTaskIncrementTick+0x120>
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	6a1a      	ldr	r2, [r3, #32]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	605a      	str	r2, [r3, #4]
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2200      	movs	r2, #0
 8002c94:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	1e5a      	subs	r2, r3, #1
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	409a      	lsls	r2, r3
 8002ca8:	4b28      	ldr	r3, [pc, #160]	@ (8002d4c <xTaskIncrementTick+0x1dc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	4a27      	ldr	r2, [pc, #156]	@ (8002d4c <xTaskIncrementTick+0x1dc>)
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cb6:	4926      	ldr	r1, [pc, #152]	@ (8002d50 <xTaskIncrementTick+0x1e0>)
 8002cb8:	4613      	mov	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3304      	adds	r3, #4
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	60bb      	str	r3, [r7, #8]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	609a      	str	r2, [r3, #8]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	60da      	str	r2, [r3, #12]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	3204      	adds	r2, #4
 8002cde:	605a      	str	r2, [r3, #4]
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	1d1a      	adds	r2, r3, #4
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cec:	4613      	mov	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4a16      	ldr	r2, [pc, #88]	@ (8002d50 <xTaskIncrementTick+0x1e0>)
 8002cf6:	441a      	add	r2, r3
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	615a      	str	r2, [r3, #20]
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d00:	4913      	ldr	r1, [pc, #76]	@ (8002d50 <xTaskIncrementTick+0x1e0>)
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	1c59      	adds	r1, r3, #1
 8002d10:	480f      	ldr	r0, [pc, #60]	@ (8002d50 <xTaskIncrementTick+0x1e0>)
 8002d12:	4613      	mov	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	4413      	add	r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	4403      	add	r3, r0
 8002d1c:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d1e:	e763      	b.n	8002be8 <xTaskIncrementTick+0x78>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002d20:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <xTaskIncrementTick+0x1e4>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	3301      	adds	r3, #1
 8002d26:	4a0b      	ldr	r2, [pc, #44]	@ (8002d54 <xTaskIncrementTick+0x1e4>)
 8002d28:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3728      	adds	r7, #40	@ 0x28
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	2000021c 	.word	0x2000021c
 8002d38:	200001f8 	.word	0x200001f8
 8002d3c:	200001ac 	.word	0x200001ac
 8002d40:	200001b0 	.word	0x200001b0
 8002d44:	2000020c 	.word	0x2000020c
 8002d48:	20000214 	.word	0x20000214
 8002d4c:	200001fc 	.word	0x200001fc
 8002d50:	20000120 	.word	0x20000120
 8002d54:	20000204 	.word	0x20000204

08002d58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002d5e:	4b27      	ldr	r3, [pc, #156]	@ (8002dfc <vTaskSwitchContext+0xa4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002d66:	4b26      	ldr	r3, [pc, #152]	@ (8002e00 <vTaskSwitchContext+0xa8>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002d6c:	e040      	b.n	8002df0 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 8002d6e:	4b24      	ldr	r3, [pc, #144]	@ (8002e00 <vTaskSwitchContext+0xa8>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d74:	4b23      	ldr	r3, [pc, #140]	@ (8002e04 <vTaskSwitchContext+0xac>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	fab3 f383 	clz	r3, r3
 8002d80:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002d82:	7afb      	ldrb	r3, [r7, #11]
 8002d84:	f1c3 031f 	rsb	r3, r3, #31
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	491f      	ldr	r1, [pc, #124]	@ (8002e08 <vTaskSwitchContext+0xb0>)
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10b      	bne.n	8002db6 <vTaskSwitchContext+0x5e>
        __asm volatile
 8002d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da2:	f383 8811 	msr	BASEPRI, r3
 8002da6:	f3bf 8f6f 	isb	sy
 8002daa:	f3bf 8f4f 	dsb	sy
 8002dae:	607b      	str	r3, [r7, #4]
    }
 8002db0:	bf00      	nop
 8002db2:	bf00      	nop
 8002db4:	e7fd      	b.n	8002db2 <vTaskSwitchContext+0x5a>
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4a11      	ldr	r2, [pc, #68]	@ (8002e08 <vTaskSwitchContext+0xb0>)
 8002dc2:	4413      	add	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	3308      	adds	r3, #8
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d104      	bne.n	8002de6 <vTaskSwitchContext+0x8e>
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	4a07      	ldr	r2, [pc, #28]	@ (8002e0c <vTaskSwitchContext+0xb4>)
 8002dee:	6013      	str	r3, [r2, #0]
}
 8002df0:	bf00      	nop
 8002df2:	371c      	adds	r7, #28
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	2000021c 	.word	0x2000021c
 8002e00:	20000208 	.word	0x20000208
 8002e04:	200001fc 	.word	0x200001fc
 8002e08:	20000120 	.word	0x20000120
 8002e0c:	2000011c 	.word	0x2000011c

08002e10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10b      	bne.n	8002e38 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8002e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e24:	f383 8811 	msr	BASEPRI, r3
 8002e28:	f3bf 8f6f 	isb	sy
 8002e2c:	f3bf 8f4f 	dsb	sy
 8002e30:	60fb      	str	r3, [r7, #12]
    }
 8002e32:	bf00      	nop
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e38:	4b07      	ldr	r3, [pc, #28]	@ (8002e58 <vTaskPlaceOnEventList+0x48>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3318      	adds	r3, #24
 8002e3e:	4619      	mov	r1, r3
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f7ff f896 	bl	8001f72 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002e46:	2101      	movs	r1, #1
 8002e48:	6838      	ldr	r0, [r7, #0]
 8002e4a:	f000 fa79 	bl	8003340 <prvAddCurrentTaskToDelayedList>
}
 8002e4e:	bf00      	nop
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	2000011c 	.word	0x2000011c

08002e5c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10b      	bne.n	8002e86 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8002e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e72:	f383 8811 	msr	BASEPRI, r3
 8002e76:	f3bf 8f6f 	isb	sy
 8002e7a:	f3bf 8f4f 	dsb	sy
 8002e7e:	613b      	str	r3, [r7, #16]
    }
 8002e80:	bf00      	nop
 8002e82:	bf00      	nop
 8002e84:	e7fd      	b.n	8002e82 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	61da      	str	r2, [r3, #28]
 8002e94:	4b13      	ldr	r3, [pc, #76]	@ (8002ee4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	6892      	ldr	r2, [r2, #8]
 8002e9c:	621a      	str	r2, [r3, #32]
 8002e9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ee4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	3218      	adds	r2, #24
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f103 0218 	add.w	r2, r3, #24
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	609a      	str	r2, [r3, #8]
 8002eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d002      	beq.n	8002ed4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8002ece:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	68b8      	ldr	r0, [r7, #8]
 8002ed8:	f000 fa32 	bl	8003340 <prvAddCurrentTaskToDelayedList>
    }
 8002edc:	bf00      	nop
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	2000011c 	.word	0x2000011c

08002ee8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b08b      	sub	sp, #44	@ 0x2c
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10b      	bne.n	8002f16 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8002efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f02:	f383 8811 	msr	BASEPRI, r3
 8002f06:	f3bf 8f6f 	isb	sy
 8002f0a:	f3bf 8f4f 	dsb	sy
 8002f0e:	60fb      	str	r3, [r7, #12]
    }
 8002f10:	bf00      	nop
 8002f12:	bf00      	nop
 8002f14:	e7fd      	b.n	8002f12 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1a:	61fb      	str	r3, [r7, #28]
 8002f1c:	6a3b      	ldr	r3, [r7, #32]
 8002f1e:	69db      	ldr	r3, [r3, #28]
 8002f20:	6a3a      	ldr	r2, [r7, #32]
 8002f22:	6a12      	ldr	r2, [r2, #32]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	6a3a      	ldr	r2, [r7, #32]
 8002f2c:	69d2      	ldr	r2, [r2, #28]
 8002f2e:	605a      	str	r2, [r3, #4]
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	3318      	adds	r3, #24
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d103      	bne.n	8002f44 <xTaskRemoveFromEventList+0x5c>
 8002f3c:	6a3b      	ldr	r3, [r7, #32]
 8002f3e:	6a1a      	ldr	r2, [r3, #32]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	605a      	str	r2, [r3, #4]
 8002f44:	6a3b      	ldr	r3, [r7, #32]
 8002f46:	2200      	movs	r2, #0
 8002f48:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	1e5a      	subs	r2, r3, #1
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f54:	4b4a      	ldr	r3, [pc, #296]	@ (8003080 <xTaskRemoveFromEventList+0x198>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d15e      	bne.n	800301a <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	6a3b      	ldr	r3, [r7, #32]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	6a3a      	ldr	r2, [r7, #32]
 8002f68:	68d2      	ldr	r2, [r2, #12]
 8002f6a:	609a      	str	r2, [r3, #8]
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	6a3a      	ldr	r2, [r7, #32]
 8002f72:	6892      	ldr	r2, [r2, #8]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d103      	bne.n	8002f8a <xTaskRemoveFromEventList+0xa2>
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	605a      	str	r2, [r3, #4]
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	615a      	str	r2, [r3, #20]
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	1e5a      	subs	r2, r3, #1
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	4b38      	ldr	r3, [pc, #224]	@ (8003084 <xTaskRemoveFromEventList+0x19c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	4a36      	ldr	r2, [pc, #216]	@ (8003084 <xTaskRemoveFromEventList+0x19c>)
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fb0:	4935      	ldr	r1, [pc, #212]	@ (8003088 <xTaskRemoveFromEventList+0x1a0>)
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4413      	add	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	440b      	add	r3, r1
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	60da      	str	r2, [r3, #12]
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	6a3a      	ldr	r2, [r7, #32]
 8002fd6:	3204      	adds	r2, #4
 8002fd8:	605a      	str	r2, [r3, #4]
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	1d1a      	adds	r2, r3, #4
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	609a      	str	r2, [r3, #8]
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4a26      	ldr	r2, [pc, #152]	@ (8003088 <xTaskRemoveFromEventList+0x1a0>)
 8002ff0:	441a      	add	r2, r3
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	615a      	str	r2, [r3, #20]
 8002ff6:	6a3b      	ldr	r3, [r7, #32]
 8002ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ffa:	4923      	ldr	r1, [pc, #140]	@ (8003088 <xTaskRemoveFromEventList+0x1a0>)
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	1c59      	adds	r1, r3, #1
 800300a:	481f      	ldr	r0, [pc, #124]	@ (8003088 <xTaskRemoveFromEventList+0x1a0>)
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4403      	add	r3, r0
 8003016:	6019      	str	r1, [r3, #0]
 8003018:	e01b      	b.n	8003052 <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800301a:	4b1c      	ldr	r3, [pc, #112]	@ (800308c <xTaskRemoveFromEventList+0x1a4>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	61bb      	str	r3, [r7, #24]
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	61da      	str	r2, [r3, #28]
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	621a      	str	r2, [r3, #32]
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	6a3a      	ldr	r2, [r7, #32]
 8003034:	3218      	adds	r2, #24
 8003036:	605a      	str	r2, [r3, #4]
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	f103 0218 	add.w	r2, r3, #24
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	609a      	str	r2, [r3, #8]
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	4a11      	ldr	r2, [pc, #68]	@ (800308c <xTaskRemoveFromEventList+0x1a4>)
 8003046:	629a      	str	r2, [r3, #40]	@ 0x28
 8003048:	4b10      	ldr	r3, [pc, #64]	@ (800308c <xTaskRemoveFromEventList+0x1a4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	3301      	adds	r3, #1
 800304e:	4a0f      	ldr	r2, [pc, #60]	@ (800308c <xTaskRemoveFromEventList+0x1a4>)
 8003050:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003052:	6a3b      	ldr	r3, [r7, #32]
 8003054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003056:	4b0e      	ldr	r3, [pc, #56]	@ (8003090 <xTaskRemoveFromEventList+0x1a8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800305c:	429a      	cmp	r2, r3
 800305e:	d905      	bls.n	800306c <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003060:	2301      	movs	r3, #1
 8003062:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003064:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <xTaskRemoveFromEventList+0x1ac>)
 8003066:	2201      	movs	r2, #1
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	e001      	b.n	8003070 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 800306c:	2300      	movs	r3, #0
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8003070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003072:	4618      	mov	r0, r3
 8003074:	372c      	adds	r7, #44	@ 0x2c
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	2000021c 	.word	0x2000021c
 8003084:	200001fc 	.word	0x200001fc
 8003088:	20000120 	.word	0x20000120
 800308c:	200001b4 	.word	0x200001b4
 8003090:	2000011c 	.word	0x2000011c
 8003094:	20000208 	.word	0x20000208

08003098 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80030a0:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <vTaskInternalSetTimeOutState+0x24>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80030a8:	4b05      	ldr	r3, [pc, #20]	@ (80030c0 <vTaskInternalSetTimeOutState+0x28>)
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	605a      	str	r2, [r3, #4]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	2000020c 	.word	0x2000020c
 80030c0:	200001f8 	.word	0x200001f8

080030c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b088      	sub	sp, #32
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10b      	bne.n	80030ec <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80030d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d8:	f383 8811 	msr	BASEPRI, r3
 80030dc:	f3bf 8f6f 	isb	sy
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	613b      	str	r3, [r7, #16]
    }
 80030e6:	bf00      	nop
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10b      	bne.n	800310a <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80030f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	60fb      	str	r3, [r7, #12]
    }
 8003104:	bf00      	nop
 8003106:	bf00      	nop
 8003108:	e7fd      	b.n	8003106 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800310a:	f000 fd57 	bl	8003bbc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800310e:	4b1f      	ldr	r3, [pc, #124]	@ (800318c <xTaskCheckForTimeOut+0xc8>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003126:	d102      	bne.n	800312e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003128:	2300      	movs	r3, #0
 800312a:	61fb      	str	r3, [r7, #28]
 800312c:	e026      	b.n	800317c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4b17      	ldr	r3, [pc, #92]	@ (8003190 <xTaskCheckForTimeOut+0xcc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d00a      	beq.n	8003150 <xTaskCheckForTimeOut+0x8c>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	429a      	cmp	r2, r3
 8003142:	d305      	bcc.n	8003150 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003144:	2301      	movs	r3, #1
 8003146:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	e015      	b.n	800317c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	429a      	cmp	r2, r3
 8003158:	d20b      	bcs.n	8003172 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	1ad2      	subs	r2, r2, r3
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7ff ff96 	bl	8003098 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800316c:	2300      	movs	r3, #0
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	e004      	b.n	800317c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003178:	2301      	movs	r3, #1
 800317a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800317c:	f000 fd50 	bl	8003c20 <vPortExitCritical>

    return xReturn;
 8003180:	69fb      	ldr	r3, [r7, #28]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3720      	adds	r7, #32
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	200001f8 	.word	0x200001f8
 8003190:	2000020c 	.word	0x2000020c

08003194 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003198:	4b03      	ldr	r3, [pc, #12]	@ (80031a8 <vTaskMissedYield+0x14>)
 800319a:	2201      	movs	r2, #1
 800319c:	601a      	str	r2, [r3, #0]
}
 800319e:	bf00      	nop
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	20000208 	.word	0x20000208

080031ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80031b4:	f000 f84c 	bl	8003250 <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 80031b8:	4b04      	ldr	r3, [pc, #16]	@ (80031cc <prvIdleTask+0x20>)
 80031ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	f3bf 8f4f 	dsb	sy
 80031c4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80031c8:	bf00      	nop
 80031ca:	e7f3      	b.n	80031b4 <prvIdleTask+0x8>
 80031cc:	e000ed04 	.word	0xe000ed04

080031d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80031d6:	2300      	movs	r3, #0
 80031d8:	607b      	str	r3, [r7, #4]
 80031da:	e00c      	b.n	80031f6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4413      	add	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	4a12      	ldr	r2, [pc, #72]	@ (8003230 <prvInitialiseTaskLists+0x60>)
 80031e8:	4413      	add	r3, r2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fe fe94 	bl	8001f18 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3301      	adds	r3, #1
 80031f4:	607b      	str	r3, [r7, #4]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	d9ef      	bls.n	80031dc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80031fc:	480d      	ldr	r0, [pc, #52]	@ (8003234 <prvInitialiseTaskLists+0x64>)
 80031fe:	f7fe fe8b 	bl	8001f18 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003202:	480d      	ldr	r0, [pc, #52]	@ (8003238 <prvInitialiseTaskLists+0x68>)
 8003204:	f7fe fe88 	bl	8001f18 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003208:	480c      	ldr	r0, [pc, #48]	@ (800323c <prvInitialiseTaskLists+0x6c>)
 800320a:	f7fe fe85 	bl	8001f18 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800320e:	480c      	ldr	r0, [pc, #48]	@ (8003240 <prvInitialiseTaskLists+0x70>)
 8003210:	f7fe fe82 	bl	8001f18 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003214:	480b      	ldr	r0, [pc, #44]	@ (8003244 <prvInitialiseTaskLists+0x74>)
 8003216:	f7fe fe7f 	bl	8001f18 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800321a:	4b0b      	ldr	r3, [pc, #44]	@ (8003248 <prvInitialiseTaskLists+0x78>)
 800321c:	4a05      	ldr	r2, [pc, #20]	@ (8003234 <prvInitialiseTaskLists+0x64>)
 800321e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003220:	4b0a      	ldr	r3, [pc, #40]	@ (800324c <prvInitialiseTaskLists+0x7c>)
 8003222:	4a05      	ldr	r2, [pc, #20]	@ (8003238 <prvInitialiseTaskLists+0x68>)
 8003224:	601a      	str	r2, [r3, #0]
}
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	20000120 	.word	0x20000120
 8003234:	20000184 	.word	0x20000184
 8003238:	20000198 	.word	0x20000198
 800323c:	200001b4 	.word	0x200001b4
 8003240:	200001c8 	.word	0x200001c8
 8003244:	200001e0 	.word	0x200001e0
 8003248:	200001ac 	.word	0x200001ac
 800324c:	200001b0 	.word	0x200001b0

08003250 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003256:	e019      	b.n	800328c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003258:	f000 fcb0 	bl	8003bbc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800325c:	4b10      	ldr	r3, [pc, #64]	@ (80032a0 <prvCheckTasksWaitingTermination+0x50>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3304      	adds	r3, #4
 8003268:	4618      	mov	r0, r3
 800326a:	f7fe febb 	bl	8001fe4 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800326e:	4b0d      	ldr	r3, [pc, #52]	@ (80032a4 <prvCheckTasksWaitingTermination+0x54>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3b01      	subs	r3, #1
 8003274:	4a0b      	ldr	r2, [pc, #44]	@ (80032a4 <prvCheckTasksWaitingTermination+0x54>)
 8003276:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003278:	4b0b      	ldr	r3, [pc, #44]	@ (80032a8 <prvCheckTasksWaitingTermination+0x58>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3b01      	subs	r3, #1
 800327e:	4a0a      	ldr	r2, [pc, #40]	@ (80032a8 <prvCheckTasksWaitingTermination+0x58>)
 8003280:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003282:	f000 fccd 	bl	8003c20 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f810 	bl	80032ac <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800328c:	4b06      	ldr	r3, [pc, #24]	@ (80032a8 <prvCheckTasksWaitingTermination+0x58>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1e1      	bne.n	8003258 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	200001c8 	.word	0x200001c8
 80032a4:	200001f4 	.word	0x200001f4
 80032a8:	200001dc 	.word	0x200001dc

080032ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 fe23 	bl	8003f04 <vPortFree>
            vPortFree( pxTCB );
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 fe20 	bl	8003f04 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032d0:	4b0a      	ldr	r3, [pc, #40]	@ (80032fc <prvResetNextTaskUnblockTime+0x30>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d104      	bne.n	80032e4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80032da:	4b09      	ldr	r3, [pc, #36]	@ (8003300 <prvResetNextTaskUnblockTime+0x34>)
 80032dc:	f04f 32ff 	mov.w	r2, #4294967295
 80032e0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80032e2:	e005      	b.n	80032f0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80032e4:	4b05      	ldr	r3, [pc, #20]	@ (80032fc <prvResetNextTaskUnblockTime+0x30>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a04      	ldr	r2, [pc, #16]	@ (8003300 <prvResetNextTaskUnblockTime+0x34>)
 80032ee:	6013      	str	r3, [r2, #0]
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	200001ac 	.word	0x200001ac
 8003300:	20000214 	.word	0x20000214

08003304 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800330a:	4b0b      	ldr	r3, [pc, #44]	@ (8003338 <xTaskGetSchedulerState+0x34>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d102      	bne.n	8003318 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003312:	2301      	movs	r3, #1
 8003314:	607b      	str	r3, [r7, #4]
 8003316:	e008      	b.n	800332a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003318:	4b08      	ldr	r3, [pc, #32]	@ (800333c <xTaskGetSchedulerState+0x38>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d102      	bne.n	8003326 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003320:	2302      	movs	r3, #2
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	e001      	b.n	800332a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003326:	2300      	movs	r3, #0
 8003328:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800332a:	687b      	ldr	r3, [r7, #4]
    }
 800332c:	4618      	mov	r0, r3
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	20000200 	.word	0x20000200
 800333c:	2000021c 	.word	0x2000021c

08003340 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800334a:	4b36      	ldr	r3, [pc, #216]	@ (8003424 <prvAddCurrentTaskToDelayedList+0xe4>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003350:	4b35      	ldr	r3, [pc, #212]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	3304      	adds	r3, #4
 8003356:	4618      	mov	r0, r3
 8003358:	f7fe fe44 	bl	8001fe4 <uxListRemove>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10b      	bne.n	800337a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003362:	4b31      	ldr	r3, [pc, #196]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	2201      	movs	r2, #1
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43da      	mvns	r2, r3
 8003370:	4b2e      	ldr	r3, [pc, #184]	@ (800342c <prvAddCurrentTaskToDelayedList+0xec>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4013      	ands	r3, r2
 8003376:	4a2d      	ldr	r2, [pc, #180]	@ (800342c <prvAddCurrentTaskToDelayedList+0xec>)
 8003378:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003380:	d124      	bne.n	80033cc <prvAddCurrentTaskToDelayedList+0x8c>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d021      	beq.n	80033cc <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003388:	4b29      	ldr	r3, [pc, #164]	@ (8003430 <prvAddCurrentTaskToDelayedList+0xf0>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	4b26      	ldr	r3, [pc, #152]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	609a      	str	r2, [r3, #8]
 8003396:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	6892      	ldr	r2, [r2, #8]
 800339e:	60da      	str	r2, [r3, #12]
 80033a0:	4b21      	ldr	r3, [pc, #132]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	3204      	adds	r2, #4
 80033aa:	605a      	str	r2, [r3, #4]
 80033ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	1d1a      	adds	r2, r3, #4
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	609a      	str	r2, [r3, #8]
 80033b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003430 <prvAddCurrentTaskToDelayedList+0xf0>)
 80033bc:	615a      	str	r2, [r3, #20]
 80033be:	4b1c      	ldr	r3, [pc, #112]	@ (8003430 <prvAddCurrentTaskToDelayedList+0xf0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3301      	adds	r3, #1
 80033c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003430 <prvAddCurrentTaskToDelayedList+0xf0>)
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80033ca:	e026      	b.n	800341a <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4413      	add	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80033d4:	4b14      	ldr	r3, [pc, #80]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d209      	bcs.n	80033f8 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033e4:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <prvAddCurrentTaskToDelayedList+0xf4>)
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3304      	adds	r3, #4
 80033ee:	4619      	mov	r1, r3
 80033f0:	4610      	mov	r0, r2
 80033f2:	f7fe fdbe 	bl	8001f72 <vListInsert>
}
 80033f6:	e010      	b.n	800341a <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <prvAddCurrentTaskToDelayedList+0xf8>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <prvAddCurrentTaskToDelayedList+0xe8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	3304      	adds	r3, #4
 8003402:	4619      	mov	r1, r3
 8003404:	4610      	mov	r0, r2
 8003406:	f7fe fdb4 	bl	8001f72 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800340a:	4b0c      	ldr	r3, [pc, #48]	@ (800343c <prvAddCurrentTaskToDelayedList+0xfc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	429a      	cmp	r2, r3
 8003412:	d202      	bcs.n	800341a <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003414:	4a09      	ldr	r2, [pc, #36]	@ (800343c <prvAddCurrentTaskToDelayedList+0xfc>)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6013      	str	r3, [r2, #0]
}
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	200001f8 	.word	0x200001f8
 8003428:	2000011c 	.word	0x2000011c
 800342c:	200001fc 	.word	0x200001fc
 8003430:	200001e0 	.word	0x200001e0
 8003434:	200001b0 	.word	0x200001b0
 8003438:	200001ac 	.word	0x200001ac
 800343c:	20000214 	.word	0x20000214

08003440 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003446:	2300      	movs	r3, #0
 8003448:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800344a:	f000 fa4f 	bl	80038ec <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800344e:	4b12      	ldr	r3, [pc, #72]	@ (8003498 <xTimerCreateTimerTask+0x58>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00b      	beq.n	800346e <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003456:	4b11      	ldr	r3, [pc, #68]	@ (800349c <xTimerCreateTimerTask+0x5c>)
 8003458:	9301      	str	r3, [sp, #4]
 800345a:	2302      	movs	r3, #2
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	2300      	movs	r3, #0
 8003460:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003464:	490e      	ldr	r1, [pc, #56]	@ (80034a0 <xTimerCreateTimerTask+0x60>)
 8003466:	480f      	ldr	r0, [pc, #60]	@ (80034a4 <xTimerCreateTimerTask+0x64>)
 8003468:	f7ff f8c6 	bl	80025f8 <xTaskCreate>
 800346c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10b      	bne.n	800348c <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003478:	f383 8811 	msr	BASEPRI, r3
 800347c:	f3bf 8f6f 	isb	sy
 8003480:	f3bf 8f4f 	dsb	sy
 8003484:	603b      	str	r3, [r7, #0]
    }
 8003486:	bf00      	nop
 8003488:	bf00      	nop
 800348a:	e7fd      	b.n	8003488 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800348c:	687b      	ldr	r3, [r7, #4]
    }
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000250 	.word	0x20000250
 800349c:	20000254 	.word	0x20000254
 80034a0:	08004af8 	.word	0x08004af8
 80034a4:	0800354d 	.word	0x0800354d

080034a8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80034b4:	e008      	b.n	80034c8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	4413      	add	r3, r2
 80034be:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	699a      	ldr	r2, [r3, #24]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	18d1      	adds	r1, r2, r3
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f8df 	bl	8003698 <prvInsertTimerInActiveList>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1ea      	bne.n	80034b6 <prvReloadTimer+0xe>
        }
    }
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034f6:	4b14      	ldr	r3, [pc, #80]	@ (8003548 <prvProcessExpiredTimer+0x5c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	3304      	adds	r3, #4
 8003504:	4618      	mov	r0, r3
 8003506:	f7fe fd6d 	bl	8001fe4 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f7ff ffc3 	bl	80034a8 <prvReloadTimer>
 8003522:	e008      	b.n	8003536 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800352a:	f023 0301 	bic.w	r3, r3, #1
 800352e:	b2da      	uxtb	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	4798      	blx	r3
    }
 800353e:	bf00      	nop
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	20000248 	.word	0x20000248

0800354c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003554:	f107 0308 	add.w	r3, r7, #8
 8003558:	4618      	mov	r0, r3
 800355a:	f000 f859 	bl	8003610 <prvGetNextExpireTime>
 800355e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	4619      	mov	r1, r3
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f000 f805 	bl	8003574 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800356a:	f000 f8d7 	bl	800371c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800356e:	bf00      	nop
 8003570:	e7f0      	b.n	8003554 <prvTimerTask+0x8>
	...

08003574 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800357e:	f7ff f9eb 	bl	8002958 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003582:	f107 0308 	add.w	r3, r7, #8
 8003586:	4618      	mov	r0, r3
 8003588:	f000 f866 	bl	8003658 <prvSampleTimeNow>
 800358c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d130      	bne.n	80035f6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10a      	bne.n	80035b0 <prvProcessTimerOrBlockTask+0x3c>
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d806      	bhi.n	80035b0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80035a2:	f7ff f9e7 	bl	8002974 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80035a6:	68f9      	ldr	r1, [r7, #12]
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ff9f 	bl	80034ec <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80035ae:	e024      	b.n	80035fa <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d008      	beq.n	80035c8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80035b6:	4b13      	ldr	r3, [pc, #76]	@ (8003604 <prvProcessTimerOrBlockTask+0x90>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <prvProcessTimerOrBlockTask+0x50>
 80035c0:	2301      	movs	r3, #1
 80035c2:	e000      	b.n	80035c6 <prvProcessTimerOrBlockTask+0x52>
 80035c4:	2300      	movs	r3, #0
 80035c6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <prvProcessTimerOrBlockTask+0x94>)
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	4619      	mov	r1, r3
 80035d6:	f7fe ffdb 	bl	8002590 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80035da:	f7ff f9cb 	bl	8002974 <xTaskResumeAll>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10a      	bne.n	80035fa <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80035e4:	4b09      	ldr	r3, [pc, #36]	@ (800360c <prvProcessTimerOrBlockTask+0x98>)
 80035e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035ea:	601a      	str	r2, [r3, #0]
 80035ec:	f3bf 8f4f 	dsb	sy
 80035f0:	f3bf 8f6f 	isb	sy
    }
 80035f4:	e001      	b.n	80035fa <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80035f6:	f7ff f9bd 	bl	8002974 <xTaskResumeAll>
    }
 80035fa:	bf00      	nop
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	2000024c 	.word	0x2000024c
 8003608:	20000250 	.word	0x20000250
 800360c:	e000ed04 	.word	0xe000ed04

08003610 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003618:	4b0e      	ldr	r3, [pc, #56]	@ (8003654 <prvGetNextExpireTime+0x44>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <prvGetNextExpireTime+0x16>
 8003622:	2201      	movs	r2, #1
 8003624:	e000      	b.n	8003628 <prvGetNextExpireTime+0x18>
 8003626:	2200      	movs	r2, #0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d105      	bne.n	8003640 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003634:	4b07      	ldr	r3, [pc, #28]	@ (8003654 <prvGetNextExpireTime+0x44>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	e001      	b.n	8003644 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003644:	68fb      	ldr	r3, [r7, #12]
    }
 8003646:	4618      	mov	r0, r3
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	20000248 	.word	0x20000248

08003658 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003660:	f7ff fa76 	bl	8002b50 <xTaskGetTickCount>
 8003664:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003666:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <prvSampleTimeNow+0x3c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	429a      	cmp	r2, r3
 800366e:	d205      	bcs.n	800367c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003670:	f000 f916 	bl	80038a0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	e002      	b.n	8003682 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003682:	4a04      	ldr	r2, [pc, #16]	@ (8003694 <prvSampleTimeNow+0x3c>)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003688:	68fb      	ldr	r3, [r7, #12]
    }
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	20000258 	.word	0x20000258

08003698 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80036a6:	2300      	movs	r3, #0
 80036a8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80036b6:	68ba      	ldr	r2, [r7, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d812      	bhi.n	80036e4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	1ad2      	subs	r2, r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d302      	bcc.n	80036d2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80036cc:	2301      	movs	r3, #1
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	e01b      	b.n	800370a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80036d2:	4b10      	ldr	r3, [pc, #64]	@ (8003714 <prvInsertTimerInActiveList+0x7c>)
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	3304      	adds	r3, #4
 80036da:	4619      	mov	r1, r3
 80036dc:	4610      	mov	r0, r2
 80036de:	f7fe fc48 	bl	8001f72 <vListInsert>
 80036e2:	e012      	b.n	800370a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d206      	bcs.n	80036fa <prvInsertTimerInActiveList+0x62>
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d302      	bcc.n	80036fa <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80036f4:	2301      	movs	r3, #1
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	e007      	b.n	800370a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80036fa:	4b07      	ldr	r3, [pc, #28]	@ (8003718 <prvInsertTimerInActiveList+0x80>)
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	3304      	adds	r3, #4
 8003702:	4619      	mov	r1, r3
 8003704:	4610      	mov	r0, r2
 8003706:	f7fe fc34 	bl	8001f72 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800370a:	697b      	ldr	r3, [r7, #20]
    }
 800370c:	4618      	mov	r0, r3
 800370e:	3718      	adds	r7, #24
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	2000024c 	.word	0x2000024c
 8003718:	20000248 	.word	0x20000248

0800371c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003722:	e0a9      	b.n	8003878 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	f2c0 80a6 	blt.w	8003878 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d004      	beq.n	8003742 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	3304      	adds	r3, #4
 800373c:	4618      	mov	r0, r3
 800373e:	f7fe fc51 	bl	8001fe4 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003742:	1d3b      	adds	r3, r7, #4
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff87 	bl	8003658 <prvSampleTimeNow>
 800374a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	3b01      	subs	r3, #1
 8003750:	2b08      	cmp	r3, #8
 8003752:	f200 808e 	bhi.w	8003872 <prvProcessReceivedCommands+0x156>
 8003756:	a201      	add	r2, pc, #4	@ (adr r2, 800375c <prvProcessReceivedCommands+0x40>)
 8003758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375c:	08003781 	.word	0x08003781
 8003760:	08003781 	.word	0x08003781
 8003764:	080037e9 	.word	0x080037e9
 8003768:	080037fd 	.word	0x080037fd
 800376c:	08003849 	.word	0x08003849
 8003770:	08003781 	.word	0x08003781
 8003774:	08003781 	.word	0x08003781
 8003778:	080037e9 	.word	0x080037e9
 800377c:	080037fd 	.word	0x080037fd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003786:	f043 0301 	orr.w	r3, r3, #1
 800378a:	b2da      	uxtb	r2, r3
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	18d1      	adds	r1, r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	69f8      	ldr	r0, [r7, #28]
 80037a0:	f7ff ff7a 	bl	8003698 <prvInsertTimerInActiveList>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d065      	beq.n	8003876 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d009      	beq.n	80037cc <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	4413      	add	r3, r2
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4619      	mov	r1, r3
 80037c4:	69f8      	ldr	r0, [r7, #28]
 80037c6:	f7ff fe6f 	bl	80034a8 <prvReloadTimer>
 80037ca:	e008      	b.n	80037de <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037d2:	f023 0301 	bic.w	r3, r3, #1
 80037d6:	b2da      	uxtb	r2, r3
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	69f8      	ldr	r0, [r7, #28]
 80037e4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80037e6:	e046      	b.n	8003876 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037ee:	f023 0301 	bic.w	r3, r3, #1
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80037fa:	e03d      	b.n	8003878 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003802:	f043 0301 	orr.w	r3, r3, #1
 8003806:	b2da      	uxtb	r2, r3
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10b      	bne.n	8003834 <prvProcessReceivedCommands+0x118>
        __asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	617b      	str	r3, [r7, #20]
    }
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	699a      	ldr	r2, [r3, #24]
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	18d1      	adds	r1, r2, r3
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	69f8      	ldr	r0, [r7, #28]
 8003842:	f7ff ff29 	bl	8003698 <prvInsertTimerInActiveList>
                        break;
 8003846:	e017      	b.n	8003878 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d103      	bne.n	800385e <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8003856:	69f8      	ldr	r0, [r7, #28]
 8003858:	f000 fb54 	bl	8003f04 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800385c:	e00c      	b.n	8003878 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003864:	f023 0301 	bic.w	r3, r3, #1
 8003868:	b2da      	uxtb	r2, r3
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003870:	e002      	b.n	8003878 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003872:	bf00      	nop
 8003874:	e000      	b.n	8003878 <prvProcessReceivedCommands+0x15c>
                        break;
 8003876:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003878:	4b08      	ldr	r3, [pc, #32]	@ (800389c <prvProcessReceivedCommands+0x180>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f107 0108 	add.w	r1, r7, #8
 8003880:	2200      	movs	r2, #0
 8003882:	4618      	mov	r0, r3
 8003884:	f7fe fcce 	bl	8002224 <xQueueReceive>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	f47f af4a 	bne.w	8003724 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003890:	bf00      	nop
 8003892:	bf00      	nop
 8003894:	3720      	adds	r7, #32
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	20000250 	.word	0x20000250

080038a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80038a6:	e009      	b.n	80038bc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80038a8:	4b0e      	ldr	r3, [pc, #56]	@ (80038e4 <prvSwitchTimerLists+0x44>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80038b2:	f04f 31ff 	mov.w	r1, #4294967295
 80038b6:	6838      	ldr	r0, [r7, #0]
 80038b8:	f7ff fe18 	bl	80034ec <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80038bc:	4b09      	ldr	r3, [pc, #36]	@ (80038e4 <prvSwitchTimerLists+0x44>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1f0      	bne.n	80038a8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80038c6:	4b07      	ldr	r3, [pc, #28]	@ (80038e4 <prvSwitchTimerLists+0x44>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80038cc:	4b06      	ldr	r3, [pc, #24]	@ (80038e8 <prvSwitchTimerLists+0x48>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <prvSwitchTimerLists+0x44>)
 80038d2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80038d4:	4a04      	ldr	r2, [pc, #16]	@ (80038e8 <prvSwitchTimerLists+0x48>)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6013      	str	r3, [r2, #0]
    }
 80038da:	bf00      	nop
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000248 	.word	0x20000248
 80038e8:	2000024c 	.word	0x2000024c

080038ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80038f0:	f000 f964 	bl	8003bbc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80038f4:	4b12      	ldr	r3, [pc, #72]	@ (8003940 <prvCheckForValidListAndQueue+0x54>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d11d      	bne.n	8003938 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80038fc:	4811      	ldr	r0, [pc, #68]	@ (8003944 <prvCheckForValidListAndQueue+0x58>)
 80038fe:	f7fe fb0b 	bl	8001f18 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003902:	4811      	ldr	r0, [pc, #68]	@ (8003948 <prvCheckForValidListAndQueue+0x5c>)
 8003904:	f7fe fb08 	bl	8001f18 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003908:	4b10      	ldr	r3, [pc, #64]	@ (800394c <prvCheckForValidListAndQueue+0x60>)
 800390a:	4a0e      	ldr	r2, [pc, #56]	@ (8003944 <prvCheckForValidListAndQueue+0x58>)
 800390c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800390e:	4b10      	ldr	r3, [pc, #64]	@ (8003950 <prvCheckForValidListAndQueue+0x64>)
 8003910:	4a0d      	ldr	r2, [pc, #52]	@ (8003948 <prvCheckForValidListAndQueue+0x5c>)
 8003912:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003914:	2200      	movs	r2, #0
 8003916:	210c      	movs	r1, #12
 8003918:	200a      	movs	r0, #10
 800391a:	f7fe fc11 	bl	8002140 <xQueueGenericCreate>
 800391e:	4603      	mov	r3, r0
 8003920:	4a07      	ldr	r2, [pc, #28]	@ (8003940 <prvCheckForValidListAndQueue+0x54>)
 8003922:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003924:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <prvCheckForValidListAndQueue+0x54>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800392c:	4b04      	ldr	r3, [pc, #16]	@ (8003940 <prvCheckForValidListAndQueue+0x54>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4908      	ldr	r1, [pc, #32]	@ (8003954 <prvCheckForValidListAndQueue+0x68>)
 8003932:	4618      	mov	r0, r3
 8003934:	f7fe fddc 	bl	80024f0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003938:	f000 f972 	bl	8003c20 <vPortExitCritical>
    }
 800393c:	bf00      	nop
 800393e:	bd80      	pop	{r7, pc}
 8003940:	20000250 	.word	0x20000250
 8003944:	20000220 	.word	0x20000220
 8003948:	20000234 	.word	0x20000234
 800394c:	20000248 	.word	0x20000248
 8003950:	2000024c 	.word	0x2000024c
 8003954:	08004b00 	.word	0x08004b00

08003958 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	3b04      	subs	r3, #4
 8003968:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003970:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	3b04      	subs	r3, #4
 8003976:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	f023 0201 	bic.w	r2, r3, #1
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3b04      	subs	r3, #4
 8003986:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003988:	4a0c      	ldr	r2, [pc, #48]	@ (80039bc <pxPortInitialiseStack+0x64>)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	3b14      	subs	r3, #20
 8003992:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	3b04      	subs	r3, #4
 800399e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f06f 0202 	mvn.w	r2, #2
 80039a6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	3b20      	subs	r3, #32
 80039ac:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80039ae:	68fb      	ldr	r3, [r7, #12]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3714      	adds	r7, #20
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	080039c1 	.word	0x080039c1

080039c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80039c6:	2300      	movs	r3, #0
 80039c8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80039ca:	4b13      	ldr	r3, [pc, #76]	@ (8003a18 <prvTaskExitError+0x58>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d2:	d00b      	beq.n	80039ec <prvTaskExitError+0x2c>
        __asm volatile
 80039d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d8:	f383 8811 	msr	BASEPRI, r3
 80039dc:	f3bf 8f6f 	isb	sy
 80039e0:	f3bf 8f4f 	dsb	sy
 80039e4:	60fb      	str	r3, [r7, #12]
    }
 80039e6:	bf00      	nop
 80039e8:	bf00      	nop
 80039ea:	e7fd      	b.n	80039e8 <prvTaskExitError+0x28>
        __asm volatile
 80039ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f0:	f383 8811 	msr	BASEPRI, r3
 80039f4:	f3bf 8f6f 	isb	sy
 80039f8:	f3bf 8f4f 	dsb	sy
 80039fc:	60bb      	str	r3, [r7, #8]
    }
 80039fe:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003a00:	bf00      	nop
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0fc      	beq.n	8003a02 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	2000000c 	.word	0x2000000c
 8003a1c:	00000000 	.word	0x00000000

08003a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003a20:	4b07      	ldr	r3, [pc, #28]	@ (8003a40 <pxCurrentTCBConst2>)
 8003a22:	6819      	ldr	r1, [r3, #0]
 8003a24:	6808      	ldr	r0, [r1, #0]
 8003a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a2a:	f380 8809 	msr	PSP, r0
 8003a2e:	f3bf 8f6f 	isb	sy
 8003a32:	f04f 0000 	mov.w	r0, #0
 8003a36:	f380 8811 	msr	BASEPRI, r0
 8003a3a:	4770      	bx	lr
 8003a3c:	f3af 8000 	nop.w

08003a40 <pxCurrentTCBConst2>:
 8003a40:	2000011c 	.word	0x2000011c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003a44:	bf00      	nop
 8003a46:	bf00      	nop

08003a48 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003a48:	4808      	ldr	r0, [pc, #32]	@ (8003a6c <prvPortStartFirstTask+0x24>)
 8003a4a:	6800      	ldr	r0, [r0, #0]
 8003a4c:	6800      	ldr	r0, [r0, #0]
 8003a4e:	f380 8808 	msr	MSP, r0
 8003a52:	f04f 0000 	mov.w	r0, #0
 8003a56:	f380 8814 	msr	CONTROL, r0
 8003a5a:	b662      	cpsie	i
 8003a5c:	b661      	cpsie	f
 8003a5e:	f3bf 8f4f 	dsb	sy
 8003a62:	f3bf 8f6f 	isb	sy
 8003a66:	df00      	svc	0
 8003a68:	bf00      	nop
 8003a6a:	0000      	.short	0x0000
 8003a6c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop

08003a74 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003a7a:	4b47      	ldr	r3, [pc, #284]	@ (8003b98 <xPortStartScheduler+0x124>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a47      	ldr	r2, [pc, #284]	@ (8003b9c <xPortStartScheduler+0x128>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d10b      	bne.n	8003a9c <xPortStartScheduler+0x28>
        __asm volatile
 8003a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a88:	f383 8811 	msr	BASEPRI, r3
 8003a8c:	f3bf 8f6f 	isb	sy
 8003a90:	f3bf 8f4f 	dsb	sy
 8003a94:	60fb      	str	r3, [r7, #12]
    }
 8003a96:	bf00      	nop
 8003a98:	bf00      	nop
 8003a9a:	e7fd      	b.n	8003a98 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003a9c:	4b3e      	ldr	r3, [pc, #248]	@ (8003b98 <xPortStartScheduler+0x124>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a3f      	ldr	r2, [pc, #252]	@ (8003ba0 <xPortStartScheduler+0x12c>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d10b      	bne.n	8003abe <xPortStartScheduler+0x4a>
        __asm volatile
 8003aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	613b      	str	r3, [r7, #16]
    }
 8003ab8:	bf00      	nop
 8003aba:	bf00      	nop
 8003abc:	e7fd      	b.n	8003aba <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003abe:	4b39      	ldr	r3, [pc, #228]	@ (8003ba4 <xPortStartScheduler+0x130>)
 8003ac0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	22ff      	movs	r2, #255	@ 0xff
 8003ace:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ad8:	78fb      	ldrb	r3, [r7, #3]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	4b31      	ldr	r3, [pc, #196]	@ (8003ba8 <xPortStartScheduler+0x134>)
 8003ae4:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ae6:	4b31      	ldr	r3, [pc, #196]	@ (8003bac <xPortStartScheduler+0x138>)
 8003ae8:	2207      	movs	r2, #7
 8003aea:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003aec:	e009      	b.n	8003b02 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8003aee:	4b2f      	ldr	r3, [pc, #188]	@ (8003bac <xPortStartScheduler+0x138>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	4a2d      	ldr	r2, [pc, #180]	@ (8003bac <xPortStartScheduler+0x138>)
 8003af6:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003af8:	78fb      	ldrb	r3, [r7, #3]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b02:	78fb      	ldrb	r3, [r7, #3]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0a:	2b80      	cmp	r3, #128	@ 0x80
 8003b0c:	d0ef      	beq.n	8003aee <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003b0e:	4b27      	ldr	r3, [pc, #156]	@ (8003bac <xPortStartScheduler+0x138>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f1c3 0307 	rsb	r3, r3, #7
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d00b      	beq.n	8003b32 <xPortStartScheduler+0xbe>
        __asm volatile
 8003b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b1e:	f383 8811 	msr	BASEPRI, r3
 8003b22:	f3bf 8f6f 	isb	sy
 8003b26:	f3bf 8f4f 	dsb	sy
 8003b2a:	60bb      	str	r3, [r7, #8]
    }
 8003b2c:	bf00      	nop
 8003b2e:	bf00      	nop
 8003b30:	e7fd      	b.n	8003b2e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003b32:	4b1e      	ldr	r3, [pc, #120]	@ (8003bac <xPortStartScheduler+0x138>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	4a1c      	ldr	r2, [pc, #112]	@ (8003bac <xPortStartScheduler+0x138>)
 8003b3a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bac <xPortStartScheduler+0x138>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b44:	4a19      	ldr	r2, [pc, #100]	@ (8003bac <xPortStartScheduler+0x138>)
 8003b46:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003b50:	4b17      	ldr	r3, [pc, #92]	@ (8003bb0 <xPortStartScheduler+0x13c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a16      	ldr	r2, [pc, #88]	@ (8003bb0 <xPortStartScheduler+0x13c>)
 8003b56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b5a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003b5c:	4b14      	ldr	r3, [pc, #80]	@ (8003bb0 <xPortStartScheduler+0x13c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a13      	ldr	r2, [pc, #76]	@ (8003bb0 <xPortStartScheduler+0x13c>)
 8003b62:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003b66:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003b68:	f000 f8e0 	bl	8003d2c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003b6c:	4b11      	ldr	r3, [pc, #68]	@ (8003bb4 <xPortStartScheduler+0x140>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003b72:	f000 f8ff 	bl	8003d74 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003b76:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <xPortStartScheduler+0x144>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8003bb8 <xPortStartScheduler+0x144>)
 8003b7c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003b80:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003b82:	f7ff ff61 	bl	8003a48 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003b86:	f7ff f8e7 	bl	8002d58 <vTaskSwitchContext>
    prvTaskExitError();
 8003b8a:	f7ff ff19 	bl	80039c0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3718      	adds	r7, #24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	e000ed00 	.word	0xe000ed00
 8003b9c:	410fc271 	.word	0x410fc271
 8003ba0:	410fc270 	.word	0x410fc270
 8003ba4:	e000e400 	.word	0xe000e400
 8003ba8:	2000025c 	.word	0x2000025c
 8003bac:	20000260 	.word	0x20000260
 8003bb0:	e000ed20 	.word	0xe000ed20
 8003bb4:	2000000c 	.word	0x2000000c
 8003bb8:	e000ef34 	.word	0xe000ef34

08003bbc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
        __asm volatile
 8003bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bc6:	f383 8811 	msr	BASEPRI, r3
 8003bca:	f3bf 8f6f 	isb	sy
 8003bce:	f3bf 8f4f 	dsb	sy
 8003bd2:	607b      	str	r3, [r7, #4]
    }
 8003bd4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003bd6:	4b10      	ldr	r3, [pc, #64]	@ (8003c18 <vPortEnterCritical+0x5c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	3301      	adds	r3, #1
 8003bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8003c18 <vPortEnterCritical+0x5c>)
 8003bde:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003be0:	4b0d      	ldr	r3, [pc, #52]	@ (8003c18 <vPortEnterCritical+0x5c>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d110      	bne.n	8003c0a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003be8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c1c <vPortEnterCritical+0x60>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00b      	beq.n	8003c0a <vPortEnterCritical+0x4e>
        __asm volatile
 8003bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf6:	f383 8811 	msr	BASEPRI, r3
 8003bfa:	f3bf 8f6f 	isb	sy
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	603b      	str	r3, [r7, #0]
    }
 8003c04:	bf00      	nop
 8003c06:	bf00      	nop
 8003c08:	e7fd      	b.n	8003c06 <vPortEnterCritical+0x4a>
    }
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	2000000c 	.word	0x2000000c
 8003c1c:	e000ed04 	.word	0xe000ed04

08003c20 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003c26:	4b12      	ldr	r3, [pc, #72]	@ (8003c70 <vPortExitCritical+0x50>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10b      	bne.n	8003c46 <vPortExitCritical+0x26>
        __asm volatile
 8003c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c32:	f383 8811 	msr	BASEPRI, r3
 8003c36:	f3bf 8f6f 	isb	sy
 8003c3a:	f3bf 8f4f 	dsb	sy
 8003c3e:	607b      	str	r3, [r7, #4]
    }
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	e7fd      	b.n	8003c42 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003c46:	4b0a      	ldr	r3, [pc, #40]	@ (8003c70 <vPortExitCritical+0x50>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	4a08      	ldr	r2, [pc, #32]	@ (8003c70 <vPortExitCritical+0x50>)
 8003c4e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003c50:	4b07      	ldr	r3, [pc, #28]	@ (8003c70 <vPortExitCritical+0x50>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d105      	bne.n	8003c64 <vPortExitCritical+0x44>
 8003c58:	2300      	movs	r3, #0
 8003c5a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003c62:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	2000000c 	.word	0x2000000c
	...

08003c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003c80:	f3ef 8009 	mrs	r0, PSP
 8003c84:	f3bf 8f6f 	isb	sy
 8003c88:	4b15      	ldr	r3, [pc, #84]	@ (8003ce0 <pxCurrentTCBConst>)
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	f01e 0f10 	tst.w	lr, #16
 8003c90:	bf08      	it	eq
 8003c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c9a:	6010      	str	r0, [r2, #0]
 8003c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003ca0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003ca4:	f380 8811 	msr	BASEPRI, r0
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	f3bf 8f6f 	isb	sy
 8003cb0:	f7ff f852 	bl	8002d58 <vTaskSwitchContext>
 8003cb4:	f04f 0000 	mov.w	r0, #0
 8003cb8:	f380 8811 	msr	BASEPRI, r0
 8003cbc:	bc09      	pop	{r0, r3}
 8003cbe:	6819      	ldr	r1, [r3, #0]
 8003cc0:	6808      	ldr	r0, [r1, #0]
 8003cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc6:	f01e 0f10 	tst.w	lr, #16
 8003cca:	bf08      	it	eq
 8003ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003cd0:	f380 8809 	msr	PSP, r0
 8003cd4:	f3bf 8f6f 	isb	sy
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	f3af 8000 	nop.w

08003ce0 <pxCurrentTCBConst>:
 8003ce0:	2000011c 	.word	0x2000011c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop

08003ce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
        __asm volatile
 8003cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cf2:	f383 8811 	msr	BASEPRI, r3
 8003cf6:	f3bf 8f6f 	isb	sy
 8003cfa:	f3bf 8f4f 	dsb	sy
 8003cfe:	607b      	str	r3, [r7, #4]
    }
 8003d00:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003d02:	f7fe ff35 	bl	8002b70 <xTaskIncrementTick>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003d0c:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <SysTick_Handler+0x40>)
 8003d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	2300      	movs	r3, #0
 8003d16:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	f383 8811 	msr	BASEPRI, r3
    }
 8003d1e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8003d20:	bf00      	nop
 8003d22:	3708      	adds	r7, #8
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	e000ed04 	.word	0xe000ed04

08003d2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003d30:	4b0b      	ldr	r3, [pc, #44]	@ (8003d60 <vPortSetupTimerInterrupt+0x34>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003d36:	4b0b      	ldr	r3, [pc, #44]	@ (8003d64 <vPortSetupTimerInterrupt+0x38>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d68 <vPortSetupTimerInterrupt+0x3c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a0a      	ldr	r2, [pc, #40]	@ (8003d6c <vPortSetupTimerInterrupt+0x40>)
 8003d42:	fba2 2303 	umull	r2, r3, r2, r3
 8003d46:	099b      	lsrs	r3, r3, #6
 8003d48:	4a09      	ldr	r2, [pc, #36]	@ (8003d70 <vPortSetupTimerInterrupt+0x44>)
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003d4e:	4b04      	ldr	r3, [pc, #16]	@ (8003d60 <vPortSetupTimerInterrupt+0x34>)
 8003d50:	2207      	movs	r2, #7
 8003d52:	601a      	str	r2, [r3, #0]
}
 8003d54:	bf00      	nop
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	e000e010 	.word	0xe000e010
 8003d64:	e000e018 	.word	0xe000e018
 8003d68:	20000000 	.word	0x20000000
 8003d6c:	10624dd3 	.word	0x10624dd3
 8003d70:	e000e014 	.word	0xe000e014

08003d74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003d74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003d84 <vPortEnableVFP+0x10>
 8003d78:	6801      	ldr	r1, [r0, #0]
 8003d7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003d7e:	6001      	str	r1, [r0, #0]
 8003d80:	4770      	bx	lr
 8003d82:	0000      	.short	0x0000
 8003d84:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop

08003d8c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b08a      	sub	sp, #40	@ 0x28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8003d98:	f7fe fdde 	bl	8002958 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003d9c:	4b54      	ldr	r3, [pc, #336]	@ (8003ef0 <pvPortMalloc+0x164>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003da4:	f000 f908 	bl	8003fb8 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d012      	beq.n	8003dd4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8003dae:	2208      	movs	r2, #8
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f003 0307 	and.w	r3, r3, #7
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	3308      	adds	r3, #8
 8003dba:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	43db      	mvns	r3, r3
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d804      	bhi.n	8003dd0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	4413      	add	r3, r2
 8003dcc:	607b      	str	r3, [r7, #4]
 8003dce:	e001      	b.n	8003dd4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	db71      	blt.n	8003ebe <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d06e      	beq.n	8003ebe <pvPortMalloc+0x132>
 8003de0:	4b44      	ldr	r3, [pc, #272]	@ (8003ef4 <pvPortMalloc+0x168>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d869      	bhi.n	8003ebe <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003dea:	4b43      	ldr	r3, [pc, #268]	@ (8003ef8 <pvPortMalloc+0x16c>)
 8003dec:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003dee:	4b42      	ldr	r3, [pc, #264]	@ (8003ef8 <pvPortMalloc+0x16c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003df4:	e004      	b.n	8003e00 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d903      	bls.n	8003e12 <pvPortMalloc+0x86>
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f1      	bne.n	8003df6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003e12:	4b37      	ldr	r3, [pc, #220]	@ (8003ef0 <pvPortMalloc+0x164>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d050      	beq.n	8003ebe <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2208      	movs	r2, #8
 8003e22:	4413      	add	r3, r2
 8003e24:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	6a3b      	ldr	r3, [r7, #32]
 8003e2c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	1ad2      	subs	r2, r2, r3
 8003e36:	2308      	movs	r3, #8
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d920      	bls.n	8003e80 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4413      	add	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00b      	beq.n	8003e68 <pvPortMalloc+0xdc>
        __asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	613b      	str	r3, [r7, #16]
    }
 8003e62:	bf00      	nop
 8003e64:	bf00      	nop
 8003e66:	e7fd      	b.n	8003e64 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	1ad2      	subs	r2, r2, r3
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003e7a:	6978      	ldr	r0, [r7, #20]
 8003e7c:	f000 f8f8 	bl	8004070 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003e80:	4b1c      	ldr	r3, [pc, #112]	@ (8003ef4 <pvPortMalloc+0x168>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ef4 <pvPortMalloc+0x168>)
 8003e8c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003e8e:	4b19      	ldr	r3, [pc, #100]	@ (8003ef4 <pvPortMalloc+0x168>)
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	4b1a      	ldr	r3, [pc, #104]	@ (8003efc <pvPortMalloc+0x170>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d203      	bcs.n	8003ea2 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003e9a:	4b16      	ldr	r3, [pc, #88]	@ (8003ef4 <pvPortMalloc+0x168>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a17      	ldr	r2, [pc, #92]	@ (8003efc <pvPortMalloc+0x170>)
 8003ea0:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eac:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003eb4:	4b12      	ldr	r3, [pc, #72]	@ (8003f00 <pvPortMalloc+0x174>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <pvPortMalloc+0x174>)
 8003ebc:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003ebe:	f7fe fd59 	bl	8002974 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00b      	beq.n	8003ee4 <pvPortMalloc+0x158>
        __asm volatile
 8003ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed0:	f383 8811 	msr	BASEPRI, r3
 8003ed4:	f3bf 8f6f 	isb	sy
 8003ed8:	f3bf 8f4f 	dsb	sy
 8003edc:	60fb      	str	r3, [r7, #12]
    }
 8003ede:	bf00      	nop
 8003ee0:	bf00      	nop
 8003ee2:	e7fd      	b.n	8003ee0 <pvPortMalloc+0x154>
    return pvReturn;
 8003ee4:	69fb      	ldr	r3, [r7, #28]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3728      	adds	r7, #40	@ 0x28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20012e6c 	.word	0x20012e6c
 8003ef4:	20012e70 	.word	0x20012e70
 8003ef8:	20012e64 	.word	0x20012e64
 8003efc:	20012e74 	.word	0x20012e74
 8003f00:	20012e78 	.word	0x20012e78

08003f04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d047      	beq.n	8003fa6 <vPortFree+0xa2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003f16:	2308      	movs	r3, #8
 8003f18:	425b      	negs	r3, r3
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	db0b      	blt.n	8003f44 <vPortFree+0x40>
        __asm volatile
 8003f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f30:	f383 8811 	msr	BASEPRI, r3
 8003f34:	f3bf 8f6f 	isb	sy
 8003f38:	f3bf 8f4f 	dsb	sy
 8003f3c:	60fb      	str	r3, [r7, #12]
    }
 8003f3e:	bf00      	nop
 8003f40:	bf00      	nop
 8003f42:	e7fd      	b.n	8003f40 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00b      	beq.n	8003f64 <vPortFree+0x60>
        __asm volatile
 8003f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f50:	f383 8811 	msr	BASEPRI, r3
 8003f54:	f3bf 8f6f 	isb	sy
 8003f58:	f3bf 8f4f 	dsb	sy
 8003f5c:	60bb      	str	r3, [r7, #8]
    }
 8003f5e:	bf00      	nop
 8003f60:	bf00      	nop
 8003f62:	e7fd      	b.n	8003f60 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	da1c      	bge.n	8003fa6 <vPortFree+0xa2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d118      	bne.n	8003fa6 <vPortFree+0xa2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8003f80:	f7fe fcea 	bl	8002958 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	4b09      	ldr	r3, [pc, #36]	@ (8003fb0 <vPortFree+0xac>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	4a08      	ldr	r2, [pc, #32]	@ (8003fb0 <vPortFree+0xac>)
 8003f90:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003f92:	6938      	ldr	r0, [r7, #16]
 8003f94:	f000 f86c 	bl	8004070 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003f98:	4b06      	ldr	r3, [pc, #24]	@ (8003fb4 <vPortFree+0xb0>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	4a05      	ldr	r2, [pc, #20]	@ (8003fb4 <vPortFree+0xb0>)
 8003fa0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003fa2:	f7fe fce7 	bl	8002974 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003fa6:	bf00      	nop
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	20012e70 	.word	0x20012e70
 8003fb4:	20012e7c 	.word	0x20012e7c

08003fb8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003fbe:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003fc2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003fc4:	4b25      	ldr	r3, [pc, #148]	@ (800405c <prvHeapInit+0xa4>)
 8003fc6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00c      	beq.n	8003fec <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	3307      	adds	r3, #7
 8003fd6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f023 0307 	bic.w	r3, r3, #7
 8003fde:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800405c <prvHeapInit+0xa4>)
 8003fe8:	4413      	add	r3, r2
 8003fea:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8004060 <prvHeapInit+0xa8>)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003ff6:	4b1a      	ldr	r3, [pc, #104]	@ (8004060 <prvHeapInit+0xa8>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	4413      	add	r3, r2
 8004002:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004004:	2208      	movs	r2, #8
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	1a9b      	subs	r3, r3, r2
 800400a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f023 0307 	bic.w	r3, r3, #7
 8004012:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4a13      	ldr	r2, [pc, #76]	@ (8004064 <prvHeapInit+0xac>)
 8004018:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800401a:	4b12      	ldr	r3, [pc, #72]	@ (8004064 <prvHeapInit+0xac>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2200      	movs	r2, #0
 8004020:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004022:	4b10      	ldr	r3, [pc, #64]	@ (8004064 <prvHeapInit+0xac>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2200      	movs	r2, #0
 8004028:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	1ad2      	subs	r2, r2, r3
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004038:	4b0a      	ldr	r3, [pc, #40]	@ (8004064 <prvHeapInit+0xac>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	4a08      	ldr	r2, [pc, #32]	@ (8004068 <prvHeapInit+0xb0>)
 8004046:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	4a07      	ldr	r2, [pc, #28]	@ (800406c <prvHeapInit+0xb4>)
 800404e:	6013      	str	r3, [r2, #0]
}
 8004050:	bf00      	nop
 8004052:	3714      	adds	r7, #20
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	20000264 	.word	0x20000264
 8004060:	20012e64 	.word	0x20012e64
 8004064:	20012e6c 	.word	0x20012e6c
 8004068:	20012e74 	.word	0x20012e74
 800406c:	20012e70 	.word	0x20012e70

08004070 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004078:	4b28      	ldr	r3, [pc, #160]	@ (800411c <prvInsertBlockIntoFreeList+0xac>)
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	e002      	b.n	8004084 <prvInsertBlockIntoFreeList+0x14>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	429a      	cmp	r2, r3
 800408c:	d8f7      	bhi.n	800407e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	4413      	add	r3, r2
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	429a      	cmp	r2, r3
 800409e:	d108      	bne.n	80040b2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	441a      	add	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	441a      	add	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d118      	bne.n	80040f8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	4b15      	ldr	r3, [pc, #84]	@ (8004120 <prvInsertBlockIntoFreeList+0xb0>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d00d      	beq.n	80040ee <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	441a      	add	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	e008      	b.n	8004100 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80040ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <prvInsertBlockIntoFreeList+0xb0>)
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	601a      	str	r2, [r3, #0]
 80040f6:	e003      	b.n	8004100 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	429a      	cmp	r2, r3
 8004106:	d002      	beq.n	800410e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800410e:	bf00      	nop
 8004110:	3714      	adds	r7, #20
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	20012e64 	.word	0x20012e64
 8004120:	20012e6c 	.word	0x20012e6c

08004124 <std>:
 8004124:	2300      	movs	r3, #0
 8004126:	b510      	push	{r4, lr}
 8004128:	4604      	mov	r4, r0
 800412a:	e9c0 3300 	strd	r3, r3, [r0]
 800412e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004132:	6083      	str	r3, [r0, #8]
 8004134:	8181      	strh	r1, [r0, #12]
 8004136:	6643      	str	r3, [r0, #100]	@ 0x64
 8004138:	81c2      	strh	r2, [r0, #14]
 800413a:	6183      	str	r3, [r0, #24]
 800413c:	4619      	mov	r1, r3
 800413e:	2208      	movs	r2, #8
 8004140:	305c      	adds	r0, #92	@ 0x5c
 8004142:	f000 f9e7 	bl	8004514 <memset>
 8004146:	4b0d      	ldr	r3, [pc, #52]	@ (800417c <std+0x58>)
 8004148:	6263      	str	r3, [r4, #36]	@ 0x24
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <std+0x5c>)
 800414c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800414e:	4b0d      	ldr	r3, [pc, #52]	@ (8004184 <std+0x60>)
 8004150:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004152:	4b0d      	ldr	r3, [pc, #52]	@ (8004188 <std+0x64>)
 8004154:	6323      	str	r3, [r4, #48]	@ 0x30
 8004156:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <std+0x68>)
 8004158:	6224      	str	r4, [r4, #32]
 800415a:	429c      	cmp	r4, r3
 800415c:	d006      	beq.n	800416c <std+0x48>
 800415e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004162:	4294      	cmp	r4, r2
 8004164:	d002      	beq.n	800416c <std+0x48>
 8004166:	33d0      	adds	r3, #208	@ 0xd0
 8004168:	429c      	cmp	r4, r3
 800416a:	d105      	bne.n	8004178 <std+0x54>
 800416c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004174:	f000 ba40 	b.w	80045f8 <__retarget_lock_init_recursive>
 8004178:	bd10      	pop	{r4, pc}
 800417a:	bf00      	nop
 800417c:	08004365 	.word	0x08004365
 8004180:	08004387 	.word	0x08004387
 8004184:	080043bf 	.word	0x080043bf
 8004188:	080043e3 	.word	0x080043e3
 800418c:	20012e80 	.word	0x20012e80

08004190 <stdio_exit_handler>:
 8004190:	4a02      	ldr	r2, [pc, #8]	@ (800419c <stdio_exit_handler+0xc>)
 8004192:	4903      	ldr	r1, [pc, #12]	@ (80041a0 <stdio_exit_handler+0x10>)
 8004194:	4803      	ldr	r0, [pc, #12]	@ (80041a4 <stdio_exit_handler+0x14>)
 8004196:	f000 b869 	b.w	800426c <_fwalk_sglue>
 800419a:	bf00      	nop
 800419c:	20000010 	.word	0x20000010
 80041a0:	08004915 	.word	0x08004915
 80041a4:	20000020 	.word	0x20000020

080041a8 <cleanup_stdio>:
 80041a8:	6841      	ldr	r1, [r0, #4]
 80041aa:	4b0c      	ldr	r3, [pc, #48]	@ (80041dc <cleanup_stdio+0x34>)
 80041ac:	4299      	cmp	r1, r3
 80041ae:	b510      	push	{r4, lr}
 80041b0:	4604      	mov	r4, r0
 80041b2:	d001      	beq.n	80041b8 <cleanup_stdio+0x10>
 80041b4:	f000 fbae 	bl	8004914 <_fflush_r>
 80041b8:	68a1      	ldr	r1, [r4, #8]
 80041ba:	4b09      	ldr	r3, [pc, #36]	@ (80041e0 <cleanup_stdio+0x38>)
 80041bc:	4299      	cmp	r1, r3
 80041be:	d002      	beq.n	80041c6 <cleanup_stdio+0x1e>
 80041c0:	4620      	mov	r0, r4
 80041c2:	f000 fba7 	bl	8004914 <_fflush_r>
 80041c6:	68e1      	ldr	r1, [r4, #12]
 80041c8:	4b06      	ldr	r3, [pc, #24]	@ (80041e4 <cleanup_stdio+0x3c>)
 80041ca:	4299      	cmp	r1, r3
 80041cc:	d004      	beq.n	80041d8 <cleanup_stdio+0x30>
 80041ce:	4620      	mov	r0, r4
 80041d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041d4:	f000 bb9e 	b.w	8004914 <_fflush_r>
 80041d8:	bd10      	pop	{r4, pc}
 80041da:	bf00      	nop
 80041dc:	20012e80 	.word	0x20012e80
 80041e0:	20012ee8 	.word	0x20012ee8
 80041e4:	20012f50 	.word	0x20012f50

080041e8 <global_stdio_init.part.0>:
 80041e8:	b510      	push	{r4, lr}
 80041ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <global_stdio_init.part.0+0x30>)
 80041ec:	4c0b      	ldr	r4, [pc, #44]	@ (800421c <global_stdio_init.part.0+0x34>)
 80041ee:	4a0c      	ldr	r2, [pc, #48]	@ (8004220 <global_stdio_init.part.0+0x38>)
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	4620      	mov	r0, r4
 80041f4:	2200      	movs	r2, #0
 80041f6:	2104      	movs	r1, #4
 80041f8:	f7ff ff94 	bl	8004124 <std>
 80041fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004200:	2201      	movs	r2, #1
 8004202:	2109      	movs	r1, #9
 8004204:	f7ff ff8e 	bl	8004124 <std>
 8004208:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800420c:	2202      	movs	r2, #2
 800420e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004212:	2112      	movs	r1, #18
 8004214:	f7ff bf86 	b.w	8004124 <std>
 8004218:	20012fb8 	.word	0x20012fb8
 800421c:	20012e80 	.word	0x20012e80
 8004220:	08004191 	.word	0x08004191

08004224 <__sfp_lock_acquire>:
 8004224:	4801      	ldr	r0, [pc, #4]	@ (800422c <__sfp_lock_acquire+0x8>)
 8004226:	f000 b9e8 	b.w	80045fa <__retarget_lock_acquire_recursive>
 800422a:	bf00      	nop
 800422c:	20012fc1 	.word	0x20012fc1

08004230 <__sfp_lock_release>:
 8004230:	4801      	ldr	r0, [pc, #4]	@ (8004238 <__sfp_lock_release+0x8>)
 8004232:	f000 b9e3 	b.w	80045fc <__retarget_lock_release_recursive>
 8004236:	bf00      	nop
 8004238:	20012fc1 	.word	0x20012fc1

0800423c <__sinit>:
 800423c:	b510      	push	{r4, lr}
 800423e:	4604      	mov	r4, r0
 8004240:	f7ff fff0 	bl	8004224 <__sfp_lock_acquire>
 8004244:	6a23      	ldr	r3, [r4, #32]
 8004246:	b11b      	cbz	r3, 8004250 <__sinit+0x14>
 8004248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800424c:	f7ff bff0 	b.w	8004230 <__sfp_lock_release>
 8004250:	4b04      	ldr	r3, [pc, #16]	@ (8004264 <__sinit+0x28>)
 8004252:	6223      	str	r3, [r4, #32]
 8004254:	4b04      	ldr	r3, [pc, #16]	@ (8004268 <__sinit+0x2c>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1f5      	bne.n	8004248 <__sinit+0xc>
 800425c:	f7ff ffc4 	bl	80041e8 <global_stdio_init.part.0>
 8004260:	e7f2      	b.n	8004248 <__sinit+0xc>
 8004262:	bf00      	nop
 8004264:	080041a9 	.word	0x080041a9
 8004268:	20012fb8 	.word	0x20012fb8

0800426c <_fwalk_sglue>:
 800426c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004270:	4607      	mov	r7, r0
 8004272:	4688      	mov	r8, r1
 8004274:	4614      	mov	r4, r2
 8004276:	2600      	movs	r6, #0
 8004278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800427c:	f1b9 0901 	subs.w	r9, r9, #1
 8004280:	d505      	bpl.n	800428e <_fwalk_sglue+0x22>
 8004282:	6824      	ldr	r4, [r4, #0]
 8004284:	2c00      	cmp	r4, #0
 8004286:	d1f7      	bne.n	8004278 <_fwalk_sglue+0xc>
 8004288:	4630      	mov	r0, r6
 800428a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800428e:	89ab      	ldrh	r3, [r5, #12]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d907      	bls.n	80042a4 <_fwalk_sglue+0x38>
 8004294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004298:	3301      	adds	r3, #1
 800429a:	d003      	beq.n	80042a4 <_fwalk_sglue+0x38>
 800429c:	4629      	mov	r1, r5
 800429e:	4638      	mov	r0, r7
 80042a0:	47c0      	blx	r8
 80042a2:	4306      	orrs	r6, r0
 80042a4:	3568      	adds	r5, #104	@ 0x68
 80042a6:	e7e9      	b.n	800427c <_fwalk_sglue+0x10>

080042a8 <_puts_r>:
 80042a8:	6a03      	ldr	r3, [r0, #32]
 80042aa:	b570      	push	{r4, r5, r6, lr}
 80042ac:	6884      	ldr	r4, [r0, #8]
 80042ae:	4605      	mov	r5, r0
 80042b0:	460e      	mov	r6, r1
 80042b2:	b90b      	cbnz	r3, 80042b8 <_puts_r+0x10>
 80042b4:	f7ff ffc2 	bl	800423c <__sinit>
 80042b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042ba:	07db      	lsls	r3, r3, #31
 80042bc:	d405      	bmi.n	80042ca <_puts_r+0x22>
 80042be:	89a3      	ldrh	r3, [r4, #12]
 80042c0:	0598      	lsls	r0, r3, #22
 80042c2:	d402      	bmi.n	80042ca <_puts_r+0x22>
 80042c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042c6:	f000 f998 	bl	80045fa <__retarget_lock_acquire_recursive>
 80042ca:	89a3      	ldrh	r3, [r4, #12]
 80042cc:	0719      	lsls	r1, r3, #28
 80042ce:	d502      	bpl.n	80042d6 <_puts_r+0x2e>
 80042d0:	6923      	ldr	r3, [r4, #16]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d135      	bne.n	8004342 <_puts_r+0x9a>
 80042d6:	4621      	mov	r1, r4
 80042d8:	4628      	mov	r0, r5
 80042da:	f000 f8c5 	bl	8004468 <__swsetup_r>
 80042de:	b380      	cbz	r0, 8004342 <_puts_r+0x9a>
 80042e0:	f04f 35ff 	mov.w	r5, #4294967295
 80042e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042e6:	07da      	lsls	r2, r3, #31
 80042e8:	d405      	bmi.n	80042f6 <_puts_r+0x4e>
 80042ea:	89a3      	ldrh	r3, [r4, #12]
 80042ec:	059b      	lsls	r3, r3, #22
 80042ee:	d402      	bmi.n	80042f6 <_puts_r+0x4e>
 80042f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042f2:	f000 f983 	bl	80045fc <__retarget_lock_release_recursive>
 80042f6:	4628      	mov	r0, r5
 80042f8:	bd70      	pop	{r4, r5, r6, pc}
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	da04      	bge.n	8004308 <_puts_r+0x60>
 80042fe:	69a2      	ldr	r2, [r4, #24]
 8004300:	429a      	cmp	r2, r3
 8004302:	dc17      	bgt.n	8004334 <_puts_r+0x8c>
 8004304:	290a      	cmp	r1, #10
 8004306:	d015      	beq.n	8004334 <_puts_r+0x8c>
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	6022      	str	r2, [r4, #0]
 800430e:	7019      	strb	r1, [r3, #0]
 8004310:	68a3      	ldr	r3, [r4, #8]
 8004312:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004316:	3b01      	subs	r3, #1
 8004318:	60a3      	str	r3, [r4, #8]
 800431a:	2900      	cmp	r1, #0
 800431c:	d1ed      	bne.n	80042fa <_puts_r+0x52>
 800431e:	2b00      	cmp	r3, #0
 8004320:	da11      	bge.n	8004346 <_puts_r+0x9e>
 8004322:	4622      	mov	r2, r4
 8004324:	210a      	movs	r1, #10
 8004326:	4628      	mov	r0, r5
 8004328:	f000 f85f 	bl	80043ea <__swbuf_r>
 800432c:	3001      	adds	r0, #1
 800432e:	d0d7      	beq.n	80042e0 <_puts_r+0x38>
 8004330:	250a      	movs	r5, #10
 8004332:	e7d7      	b.n	80042e4 <_puts_r+0x3c>
 8004334:	4622      	mov	r2, r4
 8004336:	4628      	mov	r0, r5
 8004338:	f000 f857 	bl	80043ea <__swbuf_r>
 800433c:	3001      	adds	r0, #1
 800433e:	d1e7      	bne.n	8004310 <_puts_r+0x68>
 8004340:	e7ce      	b.n	80042e0 <_puts_r+0x38>
 8004342:	3e01      	subs	r6, #1
 8004344:	e7e4      	b.n	8004310 <_puts_r+0x68>
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	1c5a      	adds	r2, r3, #1
 800434a:	6022      	str	r2, [r4, #0]
 800434c:	220a      	movs	r2, #10
 800434e:	701a      	strb	r2, [r3, #0]
 8004350:	e7ee      	b.n	8004330 <_puts_r+0x88>
	...

08004354 <puts>:
 8004354:	4b02      	ldr	r3, [pc, #8]	@ (8004360 <puts+0xc>)
 8004356:	4601      	mov	r1, r0
 8004358:	6818      	ldr	r0, [r3, #0]
 800435a:	f7ff bfa5 	b.w	80042a8 <_puts_r>
 800435e:	bf00      	nop
 8004360:	2000001c 	.word	0x2000001c

08004364 <__sread>:
 8004364:	b510      	push	{r4, lr}
 8004366:	460c      	mov	r4, r1
 8004368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800436c:	f000 f8fc 	bl	8004568 <_read_r>
 8004370:	2800      	cmp	r0, #0
 8004372:	bfab      	itete	ge
 8004374:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004376:	89a3      	ldrhlt	r3, [r4, #12]
 8004378:	181b      	addge	r3, r3, r0
 800437a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800437e:	bfac      	ite	ge
 8004380:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004382:	81a3      	strhlt	r3, [r4, #12]
 8004384:	bd10      	pop	{r4, pc}

08004386 <__swrite>:
 8004386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800438a:	461f      	mov	r7, r3
 800438c:	898b      	ldrh	r3, [r1, #12]
 800438e:	05db      	lsls	r3, r3, #23
 8004390:	4605      	mov	r5, r0
 8004392:	460c      	mov	r4, r1
 8004394:	4616      	mov	r6, r2
 8004396:	d505      	bpl.n	80043a4 <__swrite+0x1e>
 8004398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800439c:	2302      	movs	r3, #2
 800439e:	2200      	movs	r2, #0
 80043a0:	f000 f8d0 	bl	8004544 <_lseek_r>
 80043a4:	89a3      	ldrh	r3, [r4, #12]
 80043a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043ae:	81a3      	strh	r3, [r4, #12]
 80043b0:	4632      	mov	r2, r6
 80043b2:	463b      	mov	r3, r7
 80043b4:	4628      	mov	r0, r5
 80043b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043ba:	f000 b8e7 	b.w	800458c <_write_r>

080043be <__sseek>:
 80043be:	b510      	push	{r4, lr}
 80043c0:	460c      	mov	r4, r1
 80043c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043c6:	f000 f8bd 	bl	8004544 <_lseek_r>
 80043ca:	1c43      	adds	r3, r0, #1
 80043cc:	89a3      	ldrh	r3, [r4, #12]
 80043ce:	bf15      	itete	ne
 80043d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80043d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80043d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80043da:	81a3      	strheq	r3, [r4, #12]
 80043dc:	bf18      	it	ne
 80043de:	81a3      	strhne	r3, [r4, #12]
 80043e0:	bd10      	pop	{r4, pc}

080043e2 <__sclose>:
 80043e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043e6:	f000 b89d 	b.w	8004524 <_close_r>

080043ea <__swbuf_r>:
 80043ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ec:	460e      	mov	r6, r1
 80043ee:	4614      	mov	r4, r2
 80043f0:	4605      	mov	r5, r0
 80043f2:	b118      	cbz	r0, 80043fc <__swbuf_r+0x12>
 80043f4:	6a03      	ldr	r3, [r0, #32]
 80043f6:	b90b      	cbnz	r3, 80043fc <__swbuf_r+0x12>
 80043f8:	f7ff ff20 	bl	800423c <__sinit>
 80043fc:	69a3      	ldr	r3, [r4, #24]
 80043fe:	60a3      	str	r3, [r4, #8]
 8004400:	89a3      	ldrh	r3, [r4, #12]
 8004402:	071a      	lsls	r2, r3, #28
 8004404:	d501      	bpl.n	800440a <__swbuf_r+0x20>
 8004406:	6923      	ldr	r3, [r4, #16]
 8004408:	b943      	cbnz	r3, 800441c <__swbuf_r+0x32>
 800440a:	4621      	mov	r1, r4
 800440c:	4628      	mov	r0, r5
 800440e:	f000 f82b 	bl	8004468 <__swsetup_r>
 8004412:	b118      	cbz	r0, 800441c <__swbuf_r+0x32>
 8004414:	f04f 37ff 	mov.w	r7, #4294967295
 8004418:	4638      	mov	r0, r7
 800441a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800441c:	6823      	ldr	r3, [r4, #0]
 800441e:	6922      	ldr	r2, [r4, #16]
 8004420:	1a98      	subs	r0, r3, r2
 8004422:	6963      	ldr	r3, [r4, #20]
 8004424:	b2f6      	uxtb	r6, r6
 8004426:	4283      	cmp	r3, r0
 8004428:	4637      	mov	r7, r6
 800442a:	dc05      	bgt.n	8004438 <__swbuf_r+0x4e>
 800442c:	4621      	mov	r1, r4
 800442e:	4628      	mov	r0, r5
 8004430:	f000 fa70 	bl	8004914 <_fflush_r>
 8004434:	2800      	cmp	r0, #0
 8004436:	d1ed      	bne.n	8004414 <__swbuf_r+0x2a>
 8004438:	68a3      	ldr	r3, [r4, #8]
 800443a:	3b01      	subs	r3, #1
 800443c:	60a3      	str	r3, [r4, #8]
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	6022      	str	r2, [r4, #0]
 8004444:	701e      	strb	r6, [r3, #0]
 8004446:	6962      	ldr	r2, [r4, #20]
 8004448:	1c43      	adds	r3, r0, #1
 800444a:	429a      	cmp	r2, r3
 800444c:	d004      	beq.n	8004458 <__swbuf_r+0x6e>
 800444e:	89a3      	ldrh	r3, [r4, #12]
 8004450:	07db      	lsls	r3, r3, #31
 8004452:	d5e1      	bpl.n	8004418 <__swbuf_r+0x2e>
 8004454:	2e0a      	cmp	r6, #10
 8004456:	d1df      	bne.n	8004418 <__swbuf_r+0x2e>
 8004458:	4621      	mov	r1, r4
 800445a:	4628      	mov	r0, r5
 800445c:	f000 fa5a 	bl	8004914 <_fflush_r>
 8004460:	2800      	cmp	r0, #0
 8004462:	d0d9      	beq.n	8004418 <__swbuf_r+0x2e>
 8004464:	e7d6      	b.n	8004414 <__swbuf_r+0x2a>
	...

08004468 <__swsetup_r>:
 8004468:	b538      	push	{r3, r4, r5, lr}
 800446a:	4b29      	ldr	r3, [pc, #164]	@ (8004510 <__swsetup_r+0xa8>)
 800446c:	4605      	mov	r5, r0
 800446e:	6818      	ldr	r0, [r3, #0]
 8004470:	460c      	mov	r4, r1
 8004472:	b118      	cbz	r0, 800447c <__swsetup_r+0x14>
 8004474:	6a03      	ldr	r3, [r0, #32]
 8004476:	b90b      	cbnz	r3, 800447c <__swsetup_r+0x14>
 8004478:	f7ff fee0 	bl	800423c <__sinit>
 800447c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004480:	0719      	lsls	r1, r3, #28
 8004482:	d422      	bmi.n	80044ca <__swsetup_r+0x62>
 8004484:	06da      	lsls	r2, r3, #27
 8004486:	d407      	bmi.n	8004498 <__swsetup_r+0x30>
 8004488:	2209      	movs	r2, #9
 800448a:	602a      	str	r2, [r5, #0]
 800448c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004490:	81a3      	strh	r3, [r4, #12]
 8004492:	f04f 30ff 	mov.w	r0, #4294967295
 8004496:	e033      	b.n	8004500 <__swsetup_r+0x98>
 8004498:	0758      	lsls	r0, r3, #29
 800449a:	d512      	bpl.n	80044c2 <__swsetup_r+0x5a>
 800449c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800449e:	b141      	cbz	r1, 80044b2 <__swsetup_r+0x4a>
 80044a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80044a4:	4299      	cmp	r1, r3
 80044a6:	d002      	beq.n	80044ae <__swsetup_r+0x46>
 80044a8:	4628      	mov	r0, r5
 80044aa:	f000 f8b7 	bl	800461c <_free_r>
 80044ae:	2300      	movs	r3, #0
 80044b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80044b2:	89a3      	ldrh	r3, [r4, #12]
 80044b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80044b8:	81a3      	strh	r3, [r4, #12]
 80044ba:	2300      	movs	r3, #0
 80044bc:	6063      	str	r3, [r4, #4]
 80044be:	6923      	ldr	r3, [r4, #16]
 80044c0:	6023      	str	r3, [r4, #0]
 80044c2:	89a3      	ldrh	r3, [r4, #12]
 80044c4:	f043 0308 	orr.w	r3, r3, #8
 80044c8:	81a3      	strh	r3, [r4, #12]
 80044ca:	6923      	ldr	r3, [r4, #16]
 80044cc:	b94b      	cbnz	r3, 80044e2 <__swsetup_r+0x7a>
 80044ce:	89a3      	ldrh	r3, [r4, #12]
 80044d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80044d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044d8:	d003      	beq.n	80044e2 <__swsetup_r+0x7a>
 80044da:	4621      	mov	r1, r4
 80044dc:	4628      	mov	r0, r5
 80044de:	f000 fa67 	bl	80049b0 <__smakebuf_r>
 80044e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044e6:	f013 0201 	ands.w	r2, r3, #1
 80044ea:	d00a      	beq.n	8004502 <__swsetup_r+0x9a>
 80044ec:	2200      	movs	r2, #0
 80044ee:	60a2      	str	r2, [r4, #8]
 80044f0:	6962      	ldr	r2, [r4, #20]
 80044f2:	4252      	negs	r2, r2
 80044f4:	61a2      	str	r2, [r4, #24]
 80044f6:	6922      	ldr	r2, [r4, #16]
 80044f8:	b942      	cbnz	r2, 800450c <__swsetup_r+0xa4>
 80044fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044fe:	d1c5      	bne.n	800448c <__swsetup_r+0x24>
 8004500:	bd38      	pop	{r3, r4, r5, pc}
 8004502:	0799      	lsls	r1, r3, #30
 8004504:	bf58      	it	pl
 8004506:	6962      	ldrpl	r2, [r4, #20]
 8004508:	60a2      	str	r2, [r4, #8]
 800450a:	e7f4      	b.n	80044f6 <__swsetup_r+0x8e>
 800450c:	2000      	movs	r0, #0
 800450e:	e7f7      	b.n	8004500 <__swsetup_r+0x98>
 8004510:	2000001c 	.word	0x2000001c

08004514 <memset>:
 8004514:	4402      	add	r2, r0
 8004516:	4603      	mov	r3, r0
 8004518:	4293      	cmp	r3, r2
 800451a:	d100      	bne.n	800451e <memset+0xa>
 800451c:	4770      	bx	lr
 800451e:	f803 1b01 	strb.w	r1, [r3], #1
 8004522:	e7f9      	b.n	8004518 <memset+0x4>

08004524 <_close_r>:
 8004524:	b538      	push	{r3, r4, r5, lr}
 8004526:	4d06      	ldr	r5, [pc, #24]	@ (8004540 <_close_r+0x1c>)
 8004528:	2300      	movs	r3, #0
 800452a:	4604      	mov	r4, r0
 800452c:	4608      	mov	r0, r1
 800452e:	602b      	str	r3, [r5, #0]
 8004530:	f7fc fa95 	bl	8000a5e <_close>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d102      	bne.n	800453e <_close_r+0x1a>
 8004538:	682b      	ldr	r3, [r5, #0]
 800453a:	b103      	cbz	r3, 800453e <_close_r+0x1a>
 800453c:	6023      	str	r3, [r4, #0]
 800453e:	bd38      	pop	{r3, r4, r5, pc}
 8004540:	20012fbc 	.word	0x20012fbc

08004544 <_lseek_r>:
 8004544:	b538      	push	{r3, r4, r5, lr}
 8004546:	4d07      	ldr	r5, [pc, #28]	@ (8004564 <_lseek_r+0x20>)
 8004548:	4604      	mov	r4, r0
 800454a:	4608      	mov	r0, r1
 800454c:	4611      	mov	r1, r2
 800454e:	2200      	movs	r2, #0
 8004550:	602a      	str	r2, [r5, #0]
 8004552:	461a      	mov	r2, r3
 8004554:	f7fc faaa 	bl	8000aac <_lseek>
 8004558:	1c43      	adds	r3, r0, #1
 800455a:	d102      	bne.n	8004562 <_lseek_r+0x1e>
 800455c:	682b      	ldr	r3, [r5, #0]
 800455e:	b103      	cbz	r3, 8004562 <_lseek_r+0x1e>
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	bd38      	pop	{r3, r4, r5, pc}
 8004564:	20012fbc 	.word	0x20012fbc

08004568 <_read_r>:
 8004568:	b538      	push	{r3, r4, r5, lr}
 800456a:	4d07      	ldr	r5, [pc, #28]	@ (8004588 <_read_r+0x20>)
 800456c:	4604      	mov	r4, r0
 800456e:	4608      	mov	r0, r1
 8004570:	4611      	mov	r1, r2
 8004572:	2200      	movs	r2, #0
 8004574:	602a      	str	r2, [r5, #0]
 8004576:	461a      	mov	r2, r3
 8004578:	f7fc fa38 	bl	80009ec <_read>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d102      	bne.n	8004586 <_read_r+0x1e>
 8004580:	682b      	ldr	r3, [r5, #0]
 8004582:	b103      	cbz	r3, 8004586 <_read_r+0x1e>
 8004584:	6023      	str	r3, [r4, #0]
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	20012fbc 	.word	0x20012fbc

0800458c <_write_r>:
 800458c:	b538      	push	{r3, r4, r5, lr}
 800458e:	4d07      	ldr	r5, [pc, #28]	@ (80045ac <_write_r+0x20>)
 8004590:	4604      	mov	r4, r0
 8004592:	4608      	mov	r0, r1
 8004594:	4611      	mov	r1, r2
 8004596:	2200      	movs	r2, #0
 8004598:	602a      	str	r2, [r5, #0]
 800459a:	461a      	mov	r2, r3
 800459c:	f7fc fa43 	bl	8000a26 <_write>
 80045a0:	1c43      	adds	r3, r0, #1
 80045a2:	d102      	bne.n	80045aa <_write_r+0x1e>
 80045a4:	682b      	ldr	r3, [r5, #0]
 80045a6:	b103      	cbz	r3, 80045aa <_write_r+0x1e>
 80045a8:	6023      	str	r3, [r4, #0]
 80045aa:	bd38      	pop	{r3, r4, r5, pc}
 80045ac:	20012fbc 	.word	0x20012fbc

080045b0 <__libc_init_array>:
 80045b0:	b570      	push	{r4, r5, r6, lr}
 80045b2:	4d0d      	ldr	r5, [pc, #52]	@ (80045e8 <__libc_init_array+0x38>)
 80045b4:	4c0d      	ldr	r4, [pc, #52]	@ (80045ec <__libc_init_array+0x3c>)
 80045b6:	1b64      	subs	r4, r4, r5
 80045b8:	10a4      	asrs	r4, r4, #2
 80045ba:	2600      	movs	r6, #0
 80045bc:	42a6      	cmp	r6, r4
 80045be:	d109      	bne.n	80045d4 <__libc_init_array+0x24>
 80045c0:	4d0b      	ldr	r5, [pc, #44]	@ (80045f0 <__libc_init_array+0x40>)
 80045c2:	4c0c      	ldr	r4, [pc, #48]	@ (80045f4 <__libc_init_array+0x44>)
 80045c4:	f000 fa70 	bl	8004aa8 <_init>
 80045c8:	1b64      	subs	r4, r4, r5
 80045ca:	10a4      	asrs	r4, r4, #2
 80045cc:	2600      	movs	r6, #0
 80045ce:	42a6      	cmp	r6, r4
 80045d0:	d105      	bne.n	80045de <__libc_init_array+0x2e>
 80045d2:	bd70      	pop	{r4, r5, r6, pc}
 80045d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045d8:	4798      	blx	r3
 80045da:	3601      	adds	r6, #1
 80045dc:	e7ee      	b.n	80045bc <__libc_init_array+0xc>
 80045de:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e2:	4798      	blx	r3
 80045e4:	3601      	adds	r6, #1
 80045e6:	e7f2      	b.n	80045ce <__libc_init_array+0x1e>
 80045e8:	08004b2c 	.word	0x08004b2c
 80045ec:	08004b2c 	.word	0x08004b2c
 80045f0:	08004b2c 	.word	0x08004b2c
 80045f4:	08004b30 	.word	0x08004b30

080045f8 <__retarget_lock_init_recursive>:
 80045f8:	4770      	bx	lr

080045fa <__retarget_lock_acquire_recursive>:
 80045fa:	4770      	bx	lr

080045fc <__retarget_lock_release_recursive>:
 80045fc:	4770      	bx	lr

080045fe <memcpy>:
 80045fe:	440a      	add	r2, r1
 8004600:	4291      	cmp	r1, r2
 8004602:	f100 33ff 	add.w	r3, r0, #4294967295
 8004606:	d100      	bne.n	800460a <memcpy+0xc>
 8004608:	4770      	bx	lr
 800460a:	b510      	push	{r4, lr}
 800460c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004610:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004614:	4291      	cmp	r1, r2
 8004616:	d1f9      	bne.n	800460c <memcpy+0xe>
 8004618:	bd10      	pop	{r4, pc}
	...

0800461c <_free_r>:
 800461c:	b538      	push	{r3, r4, r5, lr}
 800461e:	4605      	mov	r5, r0
 8004620:	2900      	cmp	r1, #0
 8004622:	d041      	beq.n	80046a8 <_free_r+0x8c>
 8004624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004628:	1f0c      	subs	r4, r1, #4
 800462a:	2b00      	cmp	r3, #0
 800462c:	bfb8      	it	lt
 800462e:	18e4      	addlt	r4, r4, r3
 8004630:	f000 f8e0 	bl	80047f4 <__malloc_lock>
 8004634:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <_free_r+0x90>)
 8004636:	6813      	ldr	r3, [r2, #0]
 8004638:	b933      	cbnz	r3, 8004648 <_free_r+0x2c>
 800463a:	6063      	str	r3, [r4, #4]
 800463c:	6014      	str	r4, [r2, #0]
 800463e:	4628      	mov	r0, r5
 8004640:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004644:	f000 b8dc 	b.w	8004800 <__malloc_unlock>
 8004648:	42a3      	cmp	r3, r4
 800464a:	d908      	bls.n	800465e <_free_r+0x42>
 800464c:	6820      	ldr	r0, [r4, #0]
 800464e:	1821      	adds	r1, r4, r0
 8004650:	428b      	cmp	r3, r1
 8004652:	bf01      	itttt	eq
 8004654:	6819      	ldreq	r1, [r3, #0]
 8004656:	685b      	ldreq	r3, [r3, #4]
 8004658:	1809      	addeq	r1, r1, r0
 800465a:	6021      	streq	r1, [r4, #0]
 800465c:	e7ed      	b.n	800463a <_free_r+0x1e>
 800465e:	461a      	mov	r2, r3
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	b10b      	cbz	r3, 8004668 <_free_r+0x4c>
 8004664:	42a3      	cmp	r3, r4
 8004666:	d9fa      	bls.n	800465e <_free_r+0x42>
 8004668:	6811      	ldr	r1, [r2, #0]
 800466a:	1850      	adds	r0, r2, r1
 800466c:	42a0      	cmp	r0, r4
 800466e:	d10b      	bne.n	8004688 <_free_r+0x6c>
 8004670:	6820      	ldr	r0, [r4, #0]
 8004672:	4401      	add	r1, r0
 8004674:	1850      	adds	r0, r2, r1
 8004676:	4283      	cmp	r3, r0
 8004678:	6011      	str	r1, [r2, #0]
 800467a:	d1e0      	bne.n	800463e <_free_r+0x22>
 800467c:	6818      	ldr	r0, [r3, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	6053      	str	r3, [r2, #4]
 8004682:	4408      	add	r0, r1
 8004684:	6010      	str	r0, [r2, #0]
 8004686:	e7da      	b.n	800463e <_free_r+0x22>
 8004688:	d902      	bls.n	8004690 <_free_r+0x74>
 800468a:	230c      	movs	r3, #12
 800468c:	602b      	str	r3, [r5, #0]
 800468e:	e7d6      	b.n	800463e <_free_r+0x22>
 8004690:	6820      	ldr	r0, [r4, #0]
 8004692:	1821      	adds	r1, r4, r0
 8004694:	428b      	cmp	r3, r1
 8004696:	bf04      	itt	eq
 8004698:	6819      	ldreq	r1, [r3, #0]
 800469a:	685b      	ldreq	r3, [r3, #4]
 800469c:	6063      	str	r3, [r4, #4]
 800469e:	bf04      	itt	eq
 80046a0:	1809      	addeq	r1, r1, r0
 80046a2:	6021      	streq	r1, [r4, #0]
 80046a4:	6054      	str	r4, [r2, #4]
 80046a6:	e7ca      	b.n	800463e <_free_r+0x22>
 80046a8:	bd38      	pop	{r3, r4, r5, pc}
 80046aa:	bf00      	nop
 80046ac:	20012fc8 	.word	0x20012fc8

080046b0 <sbrk_aligned>:
 80046b0:	b570      	push	{r4, r5, r6, lr}
 80046b2:	4e0f      	ldr	r6, [pc, #60]	@ (80046f0 <sbrk_aligned+0x40>)
 80046b4:	460c      	mov	r4, r1
 80046b6:	6831      	ldr	r1, [r6, #0]
 80046b8:	4605      	mov	r5, r0
 80046ba:	b911      	cbnz	r1, 80046c2 <sbrk_aligned+0x12>
 80046bc:	f000 f9d6 	bl	8004a6c <_sbrk_r>
 80046c0:	6030      	str	r0, [r6, #0]
 80046c2:	4621      	mov	r1, r4
 80046c4:	4628      	mov	r0, r5
 80046c6:	f000 f9d1 	bl	8004a6c <_sbrk_r>
 80046ca:	1c43      	adds	r3, r0, #1
 80046cc:	d103      	bne.n	80046d6 <sbrk_aligned+0x26>
 80046ce:	f04f 34ff 	mov.w	r4, #4294967295
 80046d2:	4620      	mov	r0, r4
 80046d4:	bd70      	pop	{r4, r5, r6, pc}
 80046d6:	1cc4      	adds	r4, r0, #3
 80046d8:	f024 0403 	bic.w	r4, r4, #3
 80046dc:	42a0      	cmp	r0, r4
 80046de:	d0f8      	beq.n	80046d2 <sbrk_aligned+0x22>
 80046e0:	1a21      	subs	r1, r4, r0
 80046e2:	4628      	mov	r0, r5
 80046e4:	f000 f9c2 	bl	8004a6c <_sbrk_r>
 80046e8:	3001      	adds	r0, #1
 80046ea:	d1f2      	bne.n	80046d2 <sbrk_aligned+0x22>
 80046ec:	e7ef      	b.n	80046ce <sbrk_aligned+0x1e>
 80046ee:	bf00      	nop
 80046f0:	20012fc4 	.word	0x20012fc4

080046f4 <_malloc_r>:
 80046f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046f8:	1ccd      	adds	r5, r1, #3
 80046fa:	f025 0503 	bic.w	r5, r5, #3
 80046fe:	3508      	adds	r5, #8
 8004700:	2d0c      	cmp	r5, #12
 8004702:	bf38      	it	cc
 8004704:	250c      	movcc	r5, #12
 8004706:	2d00      	cmp	r5, #0
 8004708:	4606      	mov	r6, r0
 800470a:	db01      	blt.n	8004710 <_malloc_r+0x1c>
 800470c:	42a9      	cmp	r1, r5
 800470e:	d904      	bls.n	800471a <_malloc_r+0x26>
 8004710:	230c      	movs	r3, #12
 8004712:	6033      	str	r3, [r6, #0]
 8004714:	2000      	movs	r0, #0
 8004716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800471a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047f0 <_malloc_r+0xfc>
 800471e:	f000 f869 	bl	80047f4 <__malloc_lock>
 8004722:	f8d8 3000 	ldr.w	r3, [r8]
 8004726:	461c      	mov	r4, r3
 8004728:	bb44      	cbnz	r4, 800477c <_malloc_r+0x88>
 800472a:	4629      	mov	r1, r5
 800472c:	4630      	mov	r0, r6
 800472e:	f7ff ffbf 	bl	80046b0 <sbrk_aligned>
 8004732:	1c43      	adds	r3, r0, #1
 8004734:	4604      	mov	r4, r0
 8004736:	d158      	bne.n	80047ea <_malloc_r+0xf6>
 8004738:	f8d8 4000 	ldr.w	r4, [r8]
 800473c:	4627      	mov	r7, r4
 800473e:	2f00      	cmp	r7, #0
 8004740:	d143      	bne.n	80047ca <_malloc_r+0xd6>
 8004742:	2c00      	cmp	r4, #0
 8004744:	d04b      	beq.n	80047de <_malloc_r+0xea>
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	4639      	mov	r1, r7
 800474a:	4630      	mov	r0, r6
 800474c:	eb04 0903 	add.w	r9, r4, r3
 8004750:	f000 f98c 	bl	8004a6c <_sbrk_r>
 8004754:	4581      	cmp	r9, r0
 8004756:	d142      	bne.n	80047de <_malloc_r+0xea>
 8004758:	6821      	ldr	r1, [r4, #0]
 800475a:	1a6d      	subs	r5, r5, r1
 800475c:	4629      	mov	r1, r5
 800475e:	4630      	mov	r0, r6
 8004760:	f7ff ffa6 	bl	80046b0 <sbrk_aligned>
 8004764:	3001      	adds	r0, #1
 8004766:	d03a      	beq.n	80047de <_malloc_r+0xea>
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	442b      	add	r3, r5
 800476c:	6023      	str	r3, [r4, #0]
 800476e:	f8d8 3000 	ldr.w	r3, [r8]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	bb62      	cbnz	r2, 80047d0 <_malloc_r+0xdc>
 8004776:	f8c8 7000 	str.w	r7, [r8]
 800477a:	e00f      	b.n	800479c <_malloc_r+0xa8>
 800477c:	6822      	ldr	r2, [r4, #0]
 800477e:	1b52      	subs	r2, r2, r5
 8004780:	d420      	bmi.n	80047c4 <_malloc_r+0xd0>
 8004782:	2a0b      	cmp	r2, #11
 8004784:	d917      	bls.n	80047b6 <_malloc_r+0xc2>
 8004786:	1961      	adds	r1, r4, r5
 8004788:	42a3      	cmp	r3, r4
 800478a:	6025      	str	r5, [r4, #0]
 800478c:	bf18      	it	ne
 800478e:	6059      	strne	r1, [r3, #4]
 8004790:	6863      	ldr	r3, [r4, #4]
 8004792:	bf08      	it	eq
 8004794:	f8c8 1000 	streq.w	r1, [r8]
 8004798:	5162      	str	r2, [r4, r5]
 800479a:	604b      	str	r3, [r1, #4]
 800479c:	4630      	mov	r0, r6
 800479e:	f000 f82f 	bl	8004800 <__malloc_unlock>
 80047a2:	f104 000b 	add.w	r0, r4, #11
 80047a6:	1d23      	adds	r3, r4, #4
 80047a8:	f020 0007 	bic.w	r0, r0, #7
 80047ac:	1ac2      	subs	r2, r0, r3
 80047ae:	bf1c      	itt	ne
 80047b0:	1a1b      	subne	r3, r3, r0
 80047b2:	50a3      	strne	r3, [r4, r2]
 80047b4:	e7af      	b.n	8004716 <_malloc_r+0x22>
 80047b6:	6862      	ldr	r2, [r4, #4]
 80047b8:	42a3      	cmp	r3, r4
 80047ba:	bf0c      	ite	eq
 80047bc:	f8c8 2000 	streq.w	r2, [r8]
 80047c0:	605a      	strne	r2, [r3, #4]
 80047c2:	e7eb      	b.n	800479c <_malloc_r+0xa8>
 80047c4:	4623      	mov	r3, r4
 80047c6:	6864      	ldr	r4, [r4, #4]
 80047c8:	e7ae      	b.n	8004728 <_malloc_r+0x34>
 80047ca:	463c      	mov	r4, r7
 80047cc:	687f      	ldr	r7, [r7, #4]
 80047ce:	e7b6      	b.n	800473e <_malloc_r+0x4a>
 80047d0:	461a      	mov	r2, r3
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	42a3      	cmp	r3, r4
 80047d6:	d1fb      	bne.n	80047d0 <_malloc_r+0xdc>
 80047d8:	2300      	movs	r3, #0
 80047da:	6053      	str	r3, [r2, #4]
 80047dc:	e7de      	b.n	800479c <_malloc_r+0xa8>
 80047de:	230c      	movs	r3, #12
 80047e0:	6033      	str	r3, [r6, #0]
 80047e2:	4630      	mov	r0, r6
 80047e4:	f000 f80c 	bl	8004800 <__malloc_unlock>
 80047e8:	e794      	b.n	8004714 <_malloc_r+0x20>
 80047ea:	6005      	str	r5, [r0, #0]
 80047ec:	e7d6      	b.n	800479c <_malloc_r+0xa8>
 80047ee:	bf00      	nop
 80047f0:	20012fc8 	.word	0x20012fc8

080047f4 <__malloc_lock>:
 80047f4:	4801      	ldr	r0, [pc, #4]	@ (80047fc <__malloc_lock+0x8>)
 80047f6:	f7ff bf00 	b.w	80045fa <__retarget_lock_acquire_recursive>
 80047fa:	bf00      	nop
 80047fc:	20012fc0 	.word	0x20012fc0

08004800 <__malloc_unlock>:
 8004800:	4801      	ldr	r0, [pc, #4]	@ (8004808 <__malloc_unlock+0x8>)
 8004802:	f7ff befb 	b.w	80045fc <__retarget_lock_release_recursive>
 8004806:	bf00      	nop
 8004808:	20012fc0 	.word	0x20012fc0

0800480c <__sflush_r>:
 800480c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004814:	0716      	lsls	r6, r2, #28
 8004816:	4605      	mov	r5, r0
 8004818:	460c      	mov	r4, r1
 800481a:	d454      	bmi.n	80048c6 <__sflush_r+0xba>
 800481c:	684b      	ldr	r3, [r1, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	dc02      	bgt.n	8004828 <__sflush_r+0x1c>
 8004822:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004824:	2b00      	cmp	r3, #0
 8004826:	dd48      	ble.n	80048ba <__sflush_r+0xae>
 8004828:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800482a:	2e00      	cmp	r6, #0
 800482c:	d045      	beq.n	80048ba <__sflush_r+0xae>
 800482e:	2300      	movs	r3, #0
 8004830:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004834:	682f      	ldr	r7, [r5, #0]
 8004836:	6a21      	ldr	r1, [r4, #32]
 8004838:	602b      	str	r3, [r5, #0]
 800483a:	d030      	beq.n	800489e <__sflush_r+0x92>
 800483c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800483e:	89a3      	ldrh	r3, [r4, #12]
 8004840:	0759      	lsls	r1, r3, #29
 8004842:	d505      	bpl.n	8004850 <__sflush_r+0x44>
 8004844:	6863      	ldr	r3, [r4, #4]
 8004846:	1ad2      	subs	r2, r2, r3
 8004848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800484a:	b10b      	cbz	r3, 8004850 <__sflush_r+0x44>
 800484c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800484e:	1ad2      	subs	r2, r2, r3
 8004850:	2300      	movs	r3, #0
 8004852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004854:	6a21      	ldr	r1, [r4, #32]
 8004856:	4628      	mov	r0, r5
 8004858:	47b0      	blx	r6
 800485a:	1c43      	adds	r3, r0, #1
 800485c:	89a3      	ldrh	r3, [r4, #12]
 800485e:	d106      	bne.n	800486e <__sflush_r+0x62>
 8004860:	6829      	ldr	r1, [r5, #0]
 8004862:	291d      	cmp	r1, #29
 8004864:	d82b      	bhi.n	80048be <__sflush_r+0xb2>
 8004866:	4a2a      	ldr	r2, [pc, #168]	@ (8004910 <__sflush_r+0x104>)
 8004868:	40ca      	lsrs	r2, r1
 800486a:	07d6      	lsls	r6, r2, #31
 800486c:	d527      	bpl.n	80048be <__sflush_r+0xb2>
 800486e:	2200      	movs	r2, #0
 8004870:	6062      	str	r2, [r4, #4]
 8004872:	04d9      	lsls	r1, r3, #19
 8004874:	6922      	ldr	r2, [r4, #16]
 8004876:	6022      	str	r2, [r4, #0]
 8004878:	d504      	bpl.n	8004884 <__sflush_r+0x78>
 800487a:	1c42      	adds	r2, r0, #1
 800487c:	d101      	bne.n	8004882 <__sflush_r+0x76>
 800487e:	682b      	ldr	r3, [r5, #0]
 8004880:	b903      	cbnz	r3, 8004884 <__sflush_r+0x78>
 8004882:	6560      	str	r0, [r4, #84]	@ 0x54
 8004884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004886:	602f      	str	r7, [r5, #0]
 8004888:	b1b9      	cbz	r1, 80048ba <__sflush_r+0xae>
 800488a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800488e:	4299      	cmp	r1, r3
 8004890:	d002      	beq.n	8004898 <__sflush_r+0x8c>
 8004892:	4628      	mov	r0, r5
 8004894:	f7ff fec2 	bl	800461c <_free_r>
 8004898:	2300      	movs	r3, #0
 800489a:	6363      	str	r3, [r4, #52]	@ 0x34
 800489c:	e00d      	b.n	80048ba <__sflush_r+0xae>
 800489e:	2301      	movs	r3, #1
 80048a0:	4628      	mov	r0, r5
 80048a2:	47b0      	blx	r6
 80048a4:	4602      	mov	r2, r0
 80048a6:	1c50      	adds	r0, r2, #1
 80048a8:	d1c9      	bne.n	800483e <__sflush_r+0x32>
 80048aa:	682b      	ldr	r3, [r5, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0c6      	beq.n	800483e <__sflush_r+0x32>
 80048b0:	2b1d      	cmp	r3, #29
 80048b2:	d001      	beq.n	80048b8 <__sflush_r+0xac>
 80048b4:	2b16      	cmp	r3, #22
 80048b6:	d11e      	bne.n	80048f6 <__sflush_r+0xea>
 80048b8:	602f      	str	r7, [r5, #0]
 80048ba:	2000      	movs	r0, #0
 80048bc:	e022      	b.n	8004904 <__sflush_r+0xf8>
 80048be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048c2:	b21b      	sxth	r3, r3
 80048c4:	e01b      	b.n	80048fe <__sflush_r+0xf2>
 80048c6:	690f      	ldr	r7, [r1, #16]
 80048c8:	2f00      	cmp	r7, #0
 80048ca:	d0f6      	beq.n	80048ba <__sflush_r+0xae>
 80048cc:	0793      	lsls	r3, r2, #30
 80048ce:	680e      	ldr	r6, [r1, #0]
 80048d0:	bf08      	it	eq
 80048d2:	694b      	ldreq	r3, [r1, #20]
 80048d4:	600f      	str	r7, [r1, #0]
 80048d6:	bf18      	it	ne
 80048d8:	2300      	movne	r3, #0
 80048da:	eba6 0807 	sub.w	r8, r6, r7
 80048de:	608b      	str	r3, [r1, #8]
 80048e0:	f1b8 0f00 	cmp.w	r8, #0
 80048e4:	dde9      	ble.n	80048ba <__sflush_r+0xae>
 80048e6:	6a21      	ldr	r1, [r4, #32]
 80048e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80048ea:	4643      	mov	r3, r8
 80048ec:	463a      	mov	r2, r7
 80048ee:	4628      	mov	r0, r5
 80048f0:	47b0      	blx	r6
 80048f2:	2800      	cmp	r0, #0
 80048f4:	dc08      	bgt.n	8004908 <__sflush_r+0xfc>
 80048f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048fe:	81a3      	strh	r3, [r4, #12]
 8004900:	f04f 30ff 	mov.w	r0, #4294967295
 8004904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004908:	4407      	add	r7, r0
 800490a:	eba8 0800 	sub.w	r8, r8, r0
 800490e:	e7e7      	b.n	80048e0 <__sflush_r+0xd4>
 8004910:	20400001 	.word	0x20400001

08004914 <_fflush_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	690b      	ldr	r3, [r1, #16]
 8004918:	4605      	mov	r5, r0
 800491a:	460c      	mov	r4, r1
 800491c:	b913      	cbnz	r3, 8004924 <_fflush_r+0x10>
 800491e:	2500      	movs	r5, #0
 8004920:	4628      	mov	r0, r5
 8004922:	bd38      	pop	{r3, r4, r5, pc}
 8004924:	b118      	cbz	r0, 800492e <_fflush_r+0x1a>
 8004926:	6a03      	ldr	r3, [r0, #32]
 8004928:	b90b      	cbnz	r3, 800492e <_fflush_r+0x1a>
 800492a:	f7ff fc87 	bl	800423c <__sinit>
 800492e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d0f3      	beq.n	800491e <_fflush_r+0xa>
 8004936:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004938:	07d0      	lsls	r0, r2, #31
 800493a:	d404      	bmi.n	8004946 <_fflush_r+0x32>
 800493c:	0599      	lsls	r1, r3, #22
 800493e:	d402      	bmi.n	8004946 <_fflush_r+0x32>
 8004940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004942:	f7ff fe5a 	bl	80045fa <__retarget_lock_acquire_recursive>
 8004946:	4628      	mov	r0, r5
 8004948:	4621      	mov	r1, r4
 800494a:	f7ff ff5f 	bl	800480c <__sflush_r>
 800494e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004950:	07da      	lsls	r2, r3, #31
 8004952:	4605      	mov	r5, r0
 8004954:	d4e4      	bmi.n	8004920 <_fflush_r+0xc>
 8004956:	89a3      	ldrh	r3, [r4, #12]
 8004958:	059b      	lsls	r3, r3, #22
 800495a:	d4e1      	bmi.n	8004920 <_fflush_r+0xc>
 800495c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800495e:	f7ff fe4d 	bl	80045fc <__retarget_lock_release_recursive>
 8004962:	e7dd      	b.n	8004920 <_fflush_r+0xc>

08004964 <__swhatbuf_r>:
 8004964:	b570      	push	{r4, r5, r6, lr}
 8004966:	460c      	mov	r4, r1
 8004968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800496c:	2900      	cmp	r1, #0
 800496e:	b096      	sub	sp, #88	@ 0x58
 8004970:	4615      	mov	r5, r2
 8004972:	461e      	mov	r6, r3
 8004974:	da0d      	bge.n	8004992 <__swhatbuf_r+0x2e>
 8004976:	89a3      	ldrh	r3, [r4, #12]
 8004978:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800497c:	f04f 0100 	mov.w	r1, #0
 8004980:	bf14      	ite	ne
 8004982:	2340      	movne	r3, #64	@ 0x40
 8004984:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004988:	2000      	movs	r0, #0
 800498a:	6031      	str	r1, [r6, #0]
 800498c:	602b      	str	r3, [r5, #0]
 800498e:	b016      	add	sp, #88	@ 0x58
 8004990:	bd70      	pop	{r4, r5, r6, pc}
 8004992:	466a      	mov	r2, sp
 8004994:	f000 f848 	bl	8004a28 <_fstat_r>
 8004998:	2800      	cmp	r0, #0
 800499a:	dbec      	blt.n	8004976 <__swhatbuf_r+0x12>
 800499c:	9901      	ldr	r1, [sp, #4]
 800499e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80049a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80049a6:	4259      	negs	r1, r3
 80049a8:	4159      	adcs	r1, r3
 80049aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049ae:	e7eb      	b.n	8004988 <__swhatbuf_r+0x24>

080049b0 <__smakebuf_r>:
 80049b0:	898b      	ldrh	r3, [r1, #12]
 80049b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049b4:	079d      	lsls	r5, r3, #30
 80049b6:	4606      	mov	r6, r0
 80049b8:	460c      	mov	r4, r1
 80049ba:	d507      	bpl.n	80049cc <__smakebuf_r+0x1c>
 80049bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80049c0:	6023      	str	r3, [r4, #0]
 80049c2:	6123      	str	r3, [r4, #16]
 80049c4:	2301      	movs	r3, #1
 80049c6:	6163      	str	r3, [r4, #20]
 80049c8:	b003      	add	sp, #12
 80049ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049cc:	ab01      	add	r3, sp, #4
 80049ce:	466a      	mov	r2, sp
 80049d0:	f7ff ffc8 	bl	8004964 <__swhatbuf_r>
 80049d4:	9f00      	ldr	r7, [sp, #0]
 80049d6:	4605      	mov	r5, r0
 80049d8:	4639      	mov	r1, r7
 80049da:	4630      	mov	r0, r6
 80049dc:	f7ff fe8a 	bl	80046f4 <_malloc_r>
 80049e0:	b948      	cbnz	r0, 80049f6 <__smakebuf_r+0x46>
 80049e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049e6:	059a      	lsls	r2, r3, #22
 80049e8:	d4ee      	bmi.n	80049c8 <__smakebuf_r+0x18>
 80049ea:	f023 0303 	bic.w	r3, r3, #3
 80049ee:	f043 0302 	orr.w	r3, r3, #2
 80049f2:	81a3      	strh	r3, [r4, #12]
 80049f4:	e7e2      	b.n	80049bc <__smakebuf_r+0xc>
 80049f6:	89a3      	ldrh	r3, [r4, #12]
 80049f8:	6020      	str	r0, [r4, #0]
 80049fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049fe:	81a3      	strh	r3, [r4, #12]
 8004a00:	9b01      	ldr	r3, [sp, #4]
 8004a02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a06:	b15b      	cbz	r3, 8004a20 <__smakebuf_r+0x70>
 8004a08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	f000 f81d 	bl	8004a4c <_isatty_r>
 8004a12:	b128      	cbz	r0, 8004a20 <__smakebuf_r+0x70>
 8004a14:	89a3      	ldrh	r3, [r4, #12]
 8004a16:	f023 0303 	bic.w	r3, r3, #3
 8004a1a:	f043 0301 	orr.w	r3, r3, #1
 8004a1e:	81a3      	strh	r3, [r4, #12]
 8004a20:	89a3      	ldrh	r3, [r4, #12]
 8004a22:	431d      	orrs	r5, r3
 8004a24:	81a5      	strh	r5, [r4, #12]
 8004a26:	e7cf      	b.n	80049c8 <__smakebuf_r+0x18>

08004a28 <_fstat_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	4d07      	ldr	r5, [pc, #28]	@ (8004a48 <_fstat_r+0x20>)
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	4611      	mov	r1, r2
 8004a34:	602b      	str	r3, [r5, #0]
 8004a36:	f7fc f81e 	bl	8000a76 <_fstat>
 8004a3a:	1c43      	adds	r3, r0, #1
 8004a3c:	d102      	bne.n	8004a44 <_fstat_r+0x1c>
 8004a3e:	682b      	ldr	r3, [r5, #0]
 8004a40:	b103      	cbz	r3, 8004a44 <_fstat_r+0x1c>
 8004a42:	6023      	str	r3, [r4, #0]
 8004a44:	bd38      	pop	{r3, r4, r5, pc}
 8004a46:	bf00      	nop
 8004a48:	20012fbc 	.word	0x20012fbc

08004a4c <_isatty_r>:
 8004a4c:	b538      	push	{r3, r4, r5, lr}
 8004a4e:	4d06      	ldr	r5, [pc, #24]	@ (8004a68 <_isatty_r+0x1c>)
 8004a50:	2300      	movs	r3, #0
 8004a52:	4604      	mov	r4, r0
 8004a54:	4608      	mov	r0, r1
 8004a56:	602b      	str	r3, [r5, #0]
 8004a58:	f7fc f81d 	bl	8000a96 <_isatty>
 8004a5c:	1c43      	adds	r3, r0, #1
 8004a5e:	d102      	bne.n	8004a66 <_isatty_r+0x1a>
 8004a60:	682b      	ldr	r3, [r5, #0]
 8004a62:	b103      	cbz	r3, 8004a66 <_isatty_r+0x1a>
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	bd38      	pop	{r3, r4, r5, pc}
 8004a68:	20012fbc 	.word	0x20012fbc

08004a6c <_sbrk_r>:
 8004a6c:	b538      	push	{r3, r4, r5, lr}
 8004a6e:	4d06      	ldr	r5, [pc, #24]	@ (8004a88 <_sbrk_r+0x1c>)
 8004a70:	2300      	movs	r3, #0
 8004a72:	4604      	mov	r4, r0
 8004a74:	4608      	mov	r0, r1
 8004a76:	602b      	str	r3, [r5, #0]
 8004a78:	f000 f808 	bl	8004a8c <_sbrk>
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	d102      	bne.n	8004a86 <_sbrk_r+0x1a>
 8004a80:	682b      	ldr	r3, [r5, #0]
 8004a82:	b103      	cbz	r3, 8004a86 <_sbrk_r+0x1a>
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	bd38      	pop	{r3, r4, r5, pc}
 8004a88:	20012fbc 	.word	0x20012fbc

08004a8c <_sbrk>:
 8004a8c:	4a04      	ldr	r2, [pc, #16]	@ (8004aa0 <_sbrk+0x14>)
 8004a8e:	6811      	ldr	r1, [r2, #0]
 8004a90:	4603      	mov	r3, r0
 8004a92:	b909      	cbnz	r1, 8004a98 <_sbrk+0xc>
 8004a94:	4903      	ldr	r1, [pc, #12]	@ (8004aa4 <_sbrk+0x18>)
 8004a96:	6011      	str	r1, [r2, #0]
 8004a98:	6810      	ldr	r0, [r2, #0]
 8004a9a:	4403      	add	r3, r0
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	4770      	bx	lr
 8004aa0:	20012fcc 	.word	0x20012fcc
 8004aa4:	20012fd0 	.word	0x20012fd0

08004aa8 <_init>:
 8004aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aaa:	bf00      	nop
 8004aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aae:	bc08      	pop	{r3}
 8004ab0:	469e      	mov	lr, r3
 8004ab2:	4770      	bx	lr

08004ab4 <_fini>:
 8004ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ab6:	bf00      	nop
 8004ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aba:	bc08      	pop	{r3}
 8004abc:	469e      	mov	lr, r3
 8004abe:	4770      	bx	lr
