Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 12 13:06:23 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_methodology -file Sistema_onBoard_methodology_drc_routed.rpt -pb Sistema_onBoard_methodology_drc_routed.pb -rpx Sistema_onBoard_methodology_drc_routed.rpx
| Design       : Sistema_onBoard
| Device       : xc7a50ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 6          |
| TIMING-20 | Warning  | Non-clocked latch              | 1          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Y[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Y[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Y[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on Y[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch sys/unita_controllo/stop_reg cannot be properly analyzed as its control pin sys/unita_controllo/stop_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


