$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Sun Nov 24 15:51:29 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ASU_vlg_vec_tst $end
$var reg 1 ! Add_Sub $end
$var reg 4 " X [3:0] $end
$var reg 4 # Y [3:0] $end
$var wire 1 $ Cout $end
$var wire 1 % Overflow $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * Sign $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Add_Sub~combout $end
$var wire 1 3 Add0~1_cout $end
$var wire 1 4 Add0~2_combout $end
$var wire 1 5 Add0~3 $end
$var wire 1 6 Add0~4_combout $end
$var wire 1 7 Add0~5 $end
$var wire 1 8 Add0~6_combout $end
$var wire 1 9 Add0~7 $end
$var wire 1 : Add0~8_combout $end
$var wire 1 ; Add0~9 $end
$var wire 1 < Add0~10_combout $end
$var wire 1 = Overflow~2_combout $end
$var wire 1 > Y~combout [3] $end
$var wire 1 ? Y~combout [2] $end
$var wire 1 @ Y~combout [1] $end
$var wire 1 A Y~combout [0] $end
$var wire 1 B X~combout [3] $end
$var wire 1 C X~combout [2] $end
$var wire 1 D X~combout [1] $end
$var wire 1 E X~combout [0] $end
$var wire 1 F Y_mod [3] $end
$var wire 1 G Y_mod [2] $end
$var wire 1 H Y_mod [1] $end
$var wire 1 I Y_mod [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b10 "
b100 #
0$
0%
0)
1(
1'
1&
1*
x+
0,
1-
x.
1/
10
11
12
13
04
05
16
17
18
19
1:
0;
0<
1=
0A
0@
1?
0>
0E
1D
0C
0B
1I
1H
0G
1F
$end
#1000000
