# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:30:12 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:30:12 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:30:12 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlftqtd1ka".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqtd1ka
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [00000000] | [         0]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 8] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/luant/Desktop/design/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/luant/Desktop/design/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:15 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:31:15 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:17 on Aug 22,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 5
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:31:17 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlftf9exh3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf9exh3
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [ffffaa80] | [4294945408]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [ffffaa80] | [4294945408]
# 
#                   75: Memory [  0] read with value: [ffffaa80] | [4294945408]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 8] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:47 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:31:47 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:49 on Aug 22,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:31:49 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlfthssqxi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthssqxi
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [ffffaa00] | [4294945280]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [ffffaa00] | [4294945280]
# 
#                   75: Memory [  0] read with value: [ffffaa00] | [4294945280]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 8] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:35:20 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:35:20 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:22 on Aug 22,2023, Elapsed time: 0:03:33
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:35:22 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlft9f1ysw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9f1ysw
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [00ffaa80] | [  16755328]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [00ffaa80] | [  16755328]
# 
#                   75: Memory [  0] read with value: [00ffaa80] | [  16755328]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 8] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/luant/Desktop/design/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/luant/Desktop/design/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:35:46 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:35:46 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:48 on Aug 22,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:35:48 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlft8a1ex0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8a1ex0
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [ffff0080] | [4294901888]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [ffff0080] | [4294901888]
# 
#                   75: Memory [  0] read with value: [ffff0080] | [4294901888]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 8] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/luant/Desktop/design/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/luant/Desktop/design/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:40:37 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:40:37 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:38 on Aug 22,2023, Elapsed time: 0:04:50
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:40:38 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlft8dke9w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8dke9w
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [ff00aa80] | [4278233728]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [ff00aa80] | [4278233728]
# 
#                   75: Memory [  0] read with value: [ff00aa80] | [4278233728]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 8] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/luant/Desktop/design/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/luant/Desktop/design/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:33 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:41:33 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:41:34 on Aug 22,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:41:34 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlftvaag5i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvaag5i
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  2] written with value: [00000000] | [         0]
# 
#                   45: Register [ 7] written with value: [00000000] | [         0]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   60: Memory [  0] read with value: [ff00aa80] | [4278233728]
# 
#                   65: Memory [  2] written with value: [00000000] | [         0]
# 
#                   65: Register [ 9] written with value: [ff00aa80] | [4278233728]
# 
#                   75: Memory [  0] read with value: [ff00aa80] | [4278233728]
# 
#                   75: Memory [  0] read with value: [0000ffff] | [     65535]
# 
#                   80: Memory [  0] read with value: [0000aa80] | [     43648]
# 
#                   85: Register [ 8] written with value: [0000aa80] | [     43648]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:07 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:46:07 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:08 on Aug 22,2023, Elapsed time: 0:04:34
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:46:08 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlft2hcsje".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2hcsje
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [ffffaa80] | [4294945408]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:50 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:47:50 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:52 on Aug 22,2023, Elapsed time: 0:01:44
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:47:52 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlftnk1hvi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnk1hvi
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 4] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [ffffffff] | [4294967295]
# 
#                   70: Memory [  1] read with value: [ffffff8f] | [4294967183]
# 
#                   75: Register [ 6] written with value: [ffffff8f] | [4294967183]
# 
#                   85: Register [ 6] written with value: [00000004] | [         4]
# 
#                   85: Memory [  4] read with value: [ffffff8f] | [4294967183]
# 
#                   85: Memory [  4] read with value: [ffffffff] | [4294967295]
# 
#                   95: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   95: Memory [  4] read with value: [000000ff] | [       255]
# 
#                  105: Register [ 8] written with value: [000000ff] | [       255]
# 
#                  115: Register [ 9] written with value: [000000ff] | [       255]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/luant/Desktop/design/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/luant/Desktop/design/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:22 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:48:22 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:48:23 on Aug 22,2023, Elapsed time: 0:00:31
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:48:23 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlftnmvhe6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnmvhe6
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 4] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [ffffffff] | [4294967295]
# 
#                   70: Memory [  1] read with value: [ffffff8f] | [4294967183]
# 
#                   75: Register [ 6] written with value: [ffffff8f] | [4294967183]
# 
#                   85: Register [ 6] written with value: [00000004] | [         4]
# 
#                   85: Memory [  4] read with value: [ffffff8f] | [4294967183]
# 
#                   85: Memory [  4] read with value: [ffffffff] | [4294967295]
# 
#                   95: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   95: Memory [  4] read with value: [000000ff] | [       255]
# 
#                  105: Register [ 8] written with value: [000000ff] | [       255]
# 
#                  115: Register [ 9] written with value: [000000ff] | [       255]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/luant/Desktop/design/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/luant/Desktop/design/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:49:17 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:49:18 on Aug 22,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:49:18 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlfta0bx96".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta0bx96
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 4] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [ffffffff] | [4294967295]
# 
#                   70: Memory [  1] read with value: [ffffff8f] | [4294967183]
# 
#                   75: Register [ 6] written with value: [ffffff8f] | [4294967183]
# 
#                   85: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Memory [  8] read with value: [ffffff8f] | [4294967183]
# 
#                   85: Memory [  8] read with value: [fffffffb] | [4294967291]
# 
#                   95: Register [ 7] written with value: [fffffffb] | [4294967291]
# 
#                   95: Memory [  8] read with value: [ffffaafb] | [4294945531]
# 
#                  105: Register [ 8] written with value: [ffffaafb] | [4294945531]
# 
#                  105: Memory [  8] read with value: [0001aafb] | [    109307]
# 
#                  115: Register [ 9] written with value: [0001aafb] | [    109307]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:19 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:50:19 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:50:20 on Aug 22,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:50:20 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlftd2qx33".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd2qx33
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 4] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [ffffffff] | [4294967295]
# 
#                   70: Memory [  1] read with value: [ffffff8f] | [4294967183]
# 
#                   75: Register [ 6] written with value: [ffffff8f] | [4294967183]
# 
#                   85: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Memory [  0] read with value: [ffffff8f] | [4294967183]
# 
#                   85: Memory [  0] read with value: [000000fb] | [       251]
# 
#                   90: Memory [  0] read with value: [00000000] | [         0]
# 
#                   95: Memory [  8] read with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000000] | [         0]
# 
#                   95: Memory [  8] read with value: [00008f00] | [     36608]
# 
#                  100: Memory [  8] read with value: [0001aafb] | [    109307]
# 
#                  105: Register [ 8] written with value: [0001aafb] | [    109307]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:22 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:52:22 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:52:24 on Aug 22,2023, Elapsed time: 0:02:04
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:52:24 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlfth8ycna".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth8ycna
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 4] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [ffffffff] | [4294967295]
# 
#                   70: Memory [  1] read with value: [ffffff8f] | [4294967183]
# 
#                   75: Register [ 6] written with value: [ffffff8f] | [4294967183]
# 
#                   85: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Memory [  0] read with value: [ffffff8f] | [4294967183]
# 
#                   85: Memory [  0] read with value: [000000fb] | [       251]
# 
#                   90: Memory [  0] read with value: [00000000] | [         0]
# 
#                   95: Memory [  8] read with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000000] | [         0]
# 
#                   95: Memory [  8] read with value: [00008f00] | [     36608]
# 
#                  100: Memory [  8] read with value: [0001aafb] | [    109307]
# 
#                  105: Register [ 8] written with value: [0001aafb] | [    109307]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:08 on Aug 22,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:55:08 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:55:09 on Aug 22,2023, Elapsed time: 0:02:45
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:55:09 on Aug 22,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luant  Hostname: LUANTHIERS  ProcessID: 6264
#           Attempting to use alternate WLF file "./wlft0mcsah".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0mcsah
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 4] written with value: [00000004] | [         4]
# 
#                   65: Memory [  1] read with value: [ffffffff] | [4294967295]
# 
#                   70: Memory [  1] read with value: [ffffff8f] | [4294967183]
# 
#                   75: Register [ 6] written with value: [ffffff8f] | [4294967183]
# 
#                   85: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Memory [  0] read with value: [ffffff8f] | [4294967183]
# 
#                   85: Memory [  0] read with value: [fffffffb] | [4294967291]
# 
#                   90: Memory [  0] read with value: [00000000] | [         0]
# 
#                   95: Memory [  8] read with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000000] | [         0]
# 
#                   95: Memory [  8] read with value: [00008f00] | [     36608]
# 
#                  100: Memory [  8] read with value: [0001aafb] | [    109307]
# 
#                  105: Register [ 8] written with value: [0001aafb] | [    109307]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
# End time: 20:57:55 on Aug 22,2023, Elapsed time: 0:02:46
# Errors: 0, Warnings: 3
