Warning (10268): Verilog HDL information at OvenTimer.v(6): always construct contains both blocking and non-blocking assignments File: C:/Users/ider/OneDrive - Wentworth Institute of Technology/ELEC 3200 Advanced Digital Circuit Design/Finalproject/AdvancedFinalProject/OvenTimer.v Line: 6
