// Seed: 3952310663
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wand id_2,
    output wand id_3,
    output tri id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8
);
  wire id_10;
  xnor (id_4, id_1, id_10, id_6);
  module_0(
      id_10, id_10, id_10
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_ff @(posedge 1) id_2 = id_3;
  wire id_5;
  module_0(
      id_1, id_1, id_5
  );
  always @(negedge 1)
    if (((id_4))) begin
      $display(1, 1);
    end else id_2 = 1;
  wire id_6;
  if (id_6) wire module_2;
endmodule
