// Seed: 743846448
module module_0 ();
  wire [1 'b0 : 1] id_1, id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout reg id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output tri id_2;
  inout logic [7:0] id_1;
  assign id_2 = -1;
  always @(id_1[1] * -1 or posedge -1) begin : LABEL_0
    if (-1) id_5 = id_1;
  end
endmodule
