

================================================================
== Vitis HLS Report for 'fir_optimized'
================================================================
* Date:           Wed Oct  1 18:58:37 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fir_optimized
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2722|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|    1485|    450|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    3847|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    5332|   3364|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       5|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_10s_32_2_1_U5  |mul_32s_10s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_10s_32_2_1_U6  |mul_32s_10s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U3  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U7  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_12s_32_2_1_U4  |mul_32s_12s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_12s_32_2_1_U8  |mul_32s_12s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_8s_32_2_1_U2   |mul_32s_8s_32_2_1   |        0|   2|  165|  50|    0|
    |mul_32s_8s_32_2_1_U9   |mul_32s_8s_32_2_1   |        0|   2|  165|  50|    0|
    |mul_32s_9s_32_2_1_U1   |mul_32s_9s_32_2_1   |        0|   2|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|  18| 1485| 450|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln49_10_fu_740_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_11_fu_746_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_12_fu_752_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_13_fu_758_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_14_fu_794_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_15_fu_800_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_16_fu_806_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_17_fu_812_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_18_fu_818_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_19_fu_824_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_1_fu_686_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_20_fu_830_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_21_fu_836_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_22_fu_842_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln49_23_fu_1180_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_24_fu_1019_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_25_fu_1024_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_26_fu_1184_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_27_fu_1236_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_28_fu_1278_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_29_fu_1241_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_2_fu_692_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_30_fu_1245_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_31_fu_1282_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_32_fu_1305_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_33_fu_1189_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_34_fu_1250_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_35_fu_1255_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_36_fu_1259_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_37_fu_1296_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_38_fu_1265_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln49_39_fu_1287_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_3_fu_698_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_40_fu_1269_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_41_fu_1273_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_42_fu_1291_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_43_fu_1300_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_44_fu_1194_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_45_fu_1078_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_46_fu_901_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln49_47_fu_938_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln49_48_fu_949_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln49_49_fu_1089_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_4_fu_704_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_50_fu_1120_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_51_fu_976_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln49_52_fu_982_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln49_53_fu_1153_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln49_54_fu_866_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln49_5_fu_710_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_6_fu_716_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_7_fu_722_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_8_fu_728_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_9_fu_734_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln49_fu_680_p2      |         +|   0|  0|  39|          32|          32|
    |output_r                |         +|   0|  0|  32|          32|          32|
    |sub_ln49_10_fu_965_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln49_11_fu_1136_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln49_12_fu_1147_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln49_13_fu_860_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_14_fu_997_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln49_15_fu_884_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_16_fu_890_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_17_fu_1013_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln49_18_fu_1219_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln49_19_fu_1230_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln49_1_fu_1051_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_20_fu_1163_p2  |         -|   0|  0|  32|           1|          32|
    |sub_ln49_21_fu_1174_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln49_2_fu_1062_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_3_fu_776_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln49_4_fu_788_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln49_5_fu_911_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln49_6_fu_1208_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln49_7_fu_927_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln49_8_fu_1094_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_9_fu_1109_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln49_fu_1040_p2     |         -|   0|  0|  39|          32|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2722|        2435|        2498|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln49_10_reg_1372                  |  32|   0|   32|          0|
    |add_ln49_10_reg_1372_pp0_iter1_reg    |  32|   0|   32|          0|
    |add_ln49_11_reg_1382                  |  32|   0|   32|          0|
    |add_ln49_11_reg_1382_pp0_iter1_reg    |  32|   0|   32|          0|
    |add_ln49_12_reg_1389                  |  32|   0|   32|          0|
    |add_ln49_13_reg_1397                  |  32|   0|   32|          0|
    |add_ln49_13_reg_1397_pp0_iter1_reg    |  32|   0|   32|          0|
    |add_ln49_15_reg_1410                  |  32|   0|   32|          0|
    |add_ln49_17_reg_1416                  |  32|   0|   32|          0|
    |add_ln49_18_reg_1422                  |  32|   0|   32|          0|
    |add_ln49_19_reg_1427                  |  32|   0|   32|          0|
    |add_ln49_1_reg_1320                   |  32|   0|   32|          0|
    |add_ln49_20_reg_1433                  |  32|   0|   32|          0|
    |add_ln49_21_reg_1438                  |  32|   0|   32|          0|
    |add_ln49_22_reg_1443                  |  32|   0|   32|          0|
    |add_ln49_22_reg_1443_pp0_iter1_reg    |  32|   0|   32|          0|
    |add_ln49_25_reg_1474                  |  32|   0|   32|          0|
    |add_ln49_26_reg_1539                  |  32|   0|   32|          0|
    |add_ln49_27_reg_1559                  |  32|   0|   32|          0|
    |add_ln49_2_reg_1329                   |  32|   0|   32|          0|
    |add_ln49_2_reg_1329_pp0_iter1_reg     |  32|   0|   32|          0|
    |add_ln49_30_reg_1564                  |  32|   0|   32|          0|
    |add_ln49_31_reg_1589                  |  32|   0|   32|          0|
    |add_ln49_31_reg_1589_pp0_iter5_reg    |  32|   0|   32|          0|
    |add_ln49_33_reg_1544                  |  32|   0|   32|          0|
    |add_ln49_34_reg_1569                  |  32|   0|   32|          0|
    |add_ln49_34_reg_1569_pp0_iter4_reg    |  32|   0|   32|          0|
    |add_ln49_36_reg_1574                  |  32|   0|   32|          0|
    |add_ln49_36_reg_1574_pp0_iter4_reg    |  32|   0|   32|          0|
    |add_ln49_38_reg_1579                  |  32|   0|   32|          0|
    |add_ln49_3_reg_1335                   |  32|   0|   32|          0|
    |add_ln49_41_reg_1584                  |  32|   0|   32|          0|
    |add_ln49_42_reg_1594                  |  32|   0|   32|          0|
    |add_ln49_43_reg_1599                  |  32|   0|   32|          0|
    |add_ln49_48_reg_1464                  |  32|   0|   32|          0|
    |add_ln49_4_reg_1341                   |  32|   0|   32|          0|
    |add_ln49_50_reg_1514                  |  32|   0|   32|          0|
    |add_ln49_52_reg_1469                  |  32|   0|   32|          0|
    |add_ln49_53_reg_1519                  |  32|   0|   32|          0|
    |add_ln49_54_reg_1449                  |  32|   0|   32|          0|
    |add_ln49_54_reg_1449_pp0_iter1_reg    |  32|   0|   32|          0|
    |add_ln49_5_reg_1347                   |  32|   0|   32|          0|
    |add_ln49_6_reg_1352                   |  32|   0|   32|          0|
    |add_ln49_7_reg_1357                   |  32|   0|   32|          0|
    |add_ln49_8_reg_1362                   |  32|   0|   32|          0|
    |add_ln49_9_reg_1367                   |  32|   0|   32|          0|
    |add_ln49_reg_1315                     |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |fir_optimized_int_int_shift_reg       |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_1     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_2     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_3     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_4     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_5     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_6     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_7     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_8     |  32|   0|   32|          0|
    |fir_optimized_int_int_shift_reg_9     |  32|   0|   32|          0|
    |mul_ln49_1_reg_1489                   |  32|   0|   32|          0|
    |mul_ln49_2_reg_1494                   |  32|   0|   32|          0|
    |mul_ln49_3_reg_1549                   |  32|   0|   32|          0|
    |mul_ln49_4_reg_1499                   |  32|   0|   32|          0|
    |mul_ln49_5_reg_1504                   |  32|   0|   32|          0|
    |mul_ln49_6_reg_1554                   |  32|   0|   32|          0|
    |mul_ln49_7_reg_1524                   |  32|   0|   32|          0|
    |mul_ln49_8_reg_1529                   |  32|   0|   32|          0|
    |mul_ln49_reg_1479                     |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_10  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_11  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_12  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_13  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_14  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_15  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_16  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_17  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_18  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_19  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_20  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_21  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_22  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_23  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_24  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_25  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_26  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_27  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_28  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_29  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_30  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_31  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_32  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_33  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_34  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_35  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_36  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_37  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_38  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_39  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_40  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_41  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_42  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_43  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_44  |  32|   0|   32|          0|
    |p_ZZ13fir_optimizedPiiE9shift_reg_45  |  32|   0|   32|          0|
    |sub_ln49_16_reg_1454                  |  32|   0|   32|          0|
    |sub_ln49_21_reg_1534                  |  32|   0|   32|          0|
    |sub_ln49_2_reg_1484                   |  32|   0|   32|          0|
    |sub_ln49_4_reg_1405                   |  32|   0|   32|          0|
    |sub_ln49_5_reg_1459                   |  32|   0|   32|          0|
    |sub_ln49_8_reg_1509                   |  32|   0|   32|          0|
    |add_ln49_18_reg_1422                  |  64|  32|   32|          0|
    |add_ln49_19_reg_1427                  |  64|  32|   32|          0|
    |add_ln49_1_reg_1320                   |  64|  32|   32|          0|
    |add_ln49_26_reg_1539                  |  64|  32|   32|          0|
    |add_ln49_4_reg_1341                   |  64|  32|   32|          0|
    |add_ln49_7_reg_1357                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |3847| 192| 3655|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fir_optimized|  return value|
|output_r         |  out|   32|      ap_vld|       output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|       output_r|       pointer|
|input_r          |   in|   32|     ap_none|        input_r|        scalar|
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.92>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [../HLS/symmetrical_fir_filter.cpp:9]   --->   Operation 8 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_45" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 9 'load' 'fir_optimized_int_int_shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_4 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_44" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 10 'load' 'fir_optimized_int_int_shift_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_4, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_45" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 11 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_5 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_43" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 12 'load' 'fir_optimized_int_int_shift_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_5, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_44" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 13 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_6 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_42" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 14 'load' 'fir_optimized_int_int_shift_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_6, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_43" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 15 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_7 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_41" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 16 'load' 'fir_optimized_int_int_shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_7, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_42" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_40_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 18 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_41" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 19 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_39_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 20 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 21 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_38_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 22 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 23 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_37_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 24 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 25 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_36_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 26 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 27 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_8 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_35" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 28 'load' 'fir_optimized_int_int_shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_8, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 29 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_9 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_34" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 30 'load' 'fir_optimized_int_int_shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_9, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_35" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 31 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_10 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_33" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 32 'load' 'fir_optimized_int_int_shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_10, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_34" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 33 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_11 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_32" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 34 'load' 'fir_optimized_int_int_shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_11, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_33" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_12 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_31" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 36 'load' 'fir_optimized_int_int_shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_12, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_32" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_30_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 38 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_31" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_29_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 40 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 41 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_28_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 42 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_27_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 44 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 45 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_26_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 46 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 47 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_13 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_25" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 48 'load' 'fir_optimized_int_int_shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_13, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 49 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_14 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_24" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 50 'load' 'fir_optimized_int_int_shift_reg_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_14, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_25" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 51 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_15 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_23" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 52 'load' 'fir_optimized_int_int_shift_reg_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_15, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_24" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_16 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_22" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 54 'load' 'fir_optimized_int_int_shift_reg_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_16, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_23" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 55 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_17 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_21" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 56 'load' 'fir_optimized_int_int_shift_reg_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_17, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_22" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_20_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 58 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_21" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 59 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_19_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 60 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 61 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_18_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 62 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 63 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_17_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 64 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 65 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_16_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 66 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 67 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_18 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 68 'load' 'fir_optimized_int_int_shift_reg_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_18, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 69 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_19 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 70 'load' 'fir_optimized_int_int_shift_reg_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_19, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 71 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_20 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 72 'load' 'fir_optimized_int_int_shift_reg_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_20, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 73 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_21 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 74 'load' 'fir_optimized_int_int_shift_reg_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_21, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 75 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_22 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 76 'load' 'fir_optimized_int_int_shift_reg_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_22, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 77 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_10_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 78 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 79 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_9_load = load i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 80 'load' 'fir_optimized_int_int_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_9_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 81 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_8_load = load i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 82 'load' 'fir_optimized_int_int_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_8_load, i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 83 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_7_load = load i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 84 'load' 'fir_optimized_int_int_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_7_load, i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 85 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_6_load = load i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 86 'load' 'fir_optimized_int_int_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_6_load, i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 87 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_5_load = load i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 88 'load' 'fir_optimized_int_int_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_5_load, i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 89 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_4_load = load i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 90 'load' 'fir_optimized_int_int_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_4_load, i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 91 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_3_load = load i32 %fir_optimized_int_int_shift_reg_3" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 92 'load' 'fir_optimized_int_int_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_3_load, i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 93 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_2_load = load i32 %fir_optimized_int_int_shift_reg_2" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 94 'load' 'fir_optimized_int_int_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_2_load, i32 %fir_optimized_int_int_shift_reg_3" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 95 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_1_load = load i32 %fir_optimized_int_int_shift_reg_1" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 96 'load' 'fir_optimized_int_int_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_1_load, i32 %fir_optimized_int_int_shift_reg_2" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 97 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_load = load i32 %fir_optimized_int_int_shift_reg" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 98 'load' 'fir_optimized_int_int_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_load, i32 %fir_optimized_int_int_shift_reg_1" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 99 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln36 = store i32 %input_r_read, i32 %fir_optimized_int_int_shift_reg" [../HLS/symmetrical_fir_filter.cpp:36]   --->   Operation 100 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %fir_optimized_int_int_shift_reg_21, i32 %fir_optimized_int_int_shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 101 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln49_1 = add i32 %fir_optimized_int_int_shift_reg_22, i32 %fir_optimized_int_int_shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 102 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln49_2 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10_load, i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 103 'add' 'add_ln49_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln49_3 = add i32 %fir_optimized_int_int_shift_reg_9_load, i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 104 'add' 'add_ln49_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln49_4 = add i32 %fir_optimized_int_int_shift_reg_8_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 105 'add' 'add_ln49_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln49_5 = add i32 %fir_optimized_int_int_shift_reg_7_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 106 'add' 'add_ln49_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln49_6 = add i32 %fir_optimized_int_int_shift_reg_6_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 107 'add' 'add_ln49_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln49_7 = add i32 %fir_optimized_int_int_shift_reg_5_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 108 'add' 'add_ln49_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln49_8 = add i32 %fir_optimized_int_int_shift_reg_4_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 109 'add' 'add_ln49_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln49_9 = add i32 %fir_optimized_int_int_shift_reg_3_load, i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 110 'add' 'add_ln49_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln49_10 = add i32 %fir_optimized_int_int_shift_reg_2_load, i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 111 'add' 'add_ln49_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln49_11 = add i32 %fir_optimized_int_int_shift_reg_1_load, i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 112 'add' 'add_ln49_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln49_12 = add i32 %fir_optimized_int_int_shift_reg, i32 %input_r_read" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 113 'add' 'add_ln49_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln49_13 = add i32 %fir_optimized_int_int_shift_reg_load, i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 114 'add' 'add_ln49_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln49_6 = shl i32 %add_ln49_3, i32 10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 115 'shl' 'shl_ln49_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln49_7 = shl i32 %add_ln49_3, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 116 'shl' 'shl_ln49_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_3 = sub i32 %shl_ln49_6, i32 %shl_ln49_7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 117 'sub' 'sub_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln49_8 = shl i32 %add_ln49_3, i32 5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 118 'shl' 'shl_ln49_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_4 = sub i32 %sub_ln49_3, i32 %shl_ln49_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 119 'sub' 'sub_ln49_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln49_14 = add i32 %fir_optimized_int_int_shift_reg_17, i32 %fir_optimized_int_int_shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 120 'add' 'add_ln49_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.55ns)   --->   "%add_ln49_15 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20_load, i32 %fir_optimized_int_int_shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 121 'add' 'add_ln49_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln49_16 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19_load, i32 %fir_optimized_int_int_shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 122 'add' 'add_ln49_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln49_17 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 123 'add' 'add_ln49_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln49_18 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 124 'add' 'add_ln49_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln49_19 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 125 'add' 'add_ln49_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln49_20 = add i32 %fir_optimized_int_int_shift_reg_18, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 126 'add' 'add_ln49_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln49_21 = add i32 %fir_optimized_int_int_shift_reg_19, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 127 'add' 'add_ln49_21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln49_22 = add i32 %fir_optimized_int_int_shift_reg_20, i32 %fir_optimized_int_int_shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 128 'add' 'add_ln49_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln49_27 = shl i32 %add_ln49_14, i32 5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 129 'shl' 'shl_ln49_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln49_28 = shl i32 %add_ln49_14, i32 3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 130 'shl' 'shl_ln49_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_13 = sub i32 %shl_ln49_27, i32 %shl_ln49_28" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 131 'sub' 'sub_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_54 = add i32 %sub_ln49_13, i32 %add_ln49_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 132 'add' 'add_ln49_54' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln49_31 = shl i32 %add_ln49_16, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 133 'shl' 'shl_ln49_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln49_32 = shl i32 %add_ln49_16, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 134 'shl' 'shl_ln49_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_15 = sub i32 %shl_ln49_31, i32 %shl_ln49_32" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 135 'sub' 'sub_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_16 = sub i32 %sub_ln49_15, i32 %add_ln49_16" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 136 'sub' 'sub_ln49_16' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln49 = mul i32 %add_ln49, i32 4294967050" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 137 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln49_9 = shl i32 %add_ln49_3, i32 3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 138 'shl' 'shl_ln49_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_46 = add i32 %sub_ln49_4, i32 %shl_ln49_9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 139 'add' 'add_ln49_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln49_10 = shl i32 %add_ln49_3, i32 1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 140 'shl' 'shl_ln49_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_5 = sub i32 %add_ln49_46, i32 %shl_ln49_10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 141 'sub' 'sub_ln49_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [2/2] (6.91ns)   --->   "%mul_ln49_1 = mul i32 %add_ln49_5, i32 4294967182" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 142 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln49_2 = mul i32 %add_ln49_6, i32 4294966392" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 143 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [2/2] (6.91ns)   --->   "%mul_ln49_4 = mul i32 %add_ln49_8, i32 4294965955" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 144 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [2/2] (6.91ns)   --->   "%mul_ln49_5 = mul i32 %add_ln49_9, i32 4294967001" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 145 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_7)   --->   "%shl_ln49_13 = shl i32 %add_ln49_10, i32 11" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 146 'shl' 'shl_ln49_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_7)   --->   "%shl_ln49_14 = shl i32 %add_ln49_10, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 147 'shl' 'shl_ln49_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_7 = sub i32 %shl_ln49_13, i32 %shl_ln49_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 148 'sub' 'sub_ln49_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln49_15 = shl i32 %add_ln49_10, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 149 'shl' 'shl_ln49_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_47 = add i32 %sub_ln49_7, i32 %shl_ln49_15" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 150 'add' 'add_ln49_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln49_16 = shl i32 %add_ln49_10, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 151 'shl' 'shl_ln49_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_48 = add i32 %add_ln49_47, i32 %shl_ln49_16" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 152 'add' 'add_ln49_48' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_10)   --->   "%shl_ln49_21 = shl i32 %add_ln49_12, i32 13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 153 'shl' 'shl_ln49_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_10)   --->   "%shl_ln49_22 = shl i32 %add_ln49_12, i32 10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 154 'shl' 'shl_ln49_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_10 = sub i32 %shl_ln49_21, i32 %shl_ln49_22" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 155 'sub' 'sub_ln49_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln49_23 = shl i32 %add_ln49_12, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 156 'shl' 'shl_ln49_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_51 = add i32 %sub_ln49_10, i32 %shl_ln49_23" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 157 'add' 'add_ln49_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_52 = add i32 %add_ln49_51, i32 %add_ln49_12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 158 'add' 'add_ln49_52' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_14)   --->   "%shl_ln49_29 = shl i32 %add_ln49_15, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 159 'shl' 'shl_ln49_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_14)   --->   "%shl_ln49_30 = shl i32 %add_ln49_15, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 160 'shl' 'shl_ln49_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_14 = sub i32 %shl_ln49_29, i32 %shl_ln49_30" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 161 'sub' 'sub_ln49_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_17)   --->   "%shl_ln49_33 = shl i32 %add_ln49_17, i32 5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 162 'shl' 'shl_ln49_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_17)   --->   "%shl_ln49_34 = shl i32 %add_ln49_17, i32 3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 163 'shl' 'shl_ln49_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_17 = sub i32 %shl_ln49_33, i32 %shl_ln49_34" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 164 'sub' 'sub_ln49_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [2/2] (6.91ns)   --->   "%mul_ln49_7 = mul i32 %add_ln49_20, i32 4294966843" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 165 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [2/2] (6.91ns)   --->   "%mul_ln49_8 = mul i32 %add_ln49_21, i32 4294966727" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 166 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_24 = add i32 %sub_ln49_16, i32 %sub_ln49_17" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 167 'add' 'add_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_25 = add i32 %add_ln49_24, i32 %sub_ln49_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 168 'add' 'add_ln49_25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 169 [1/2] (6.91ns)   --->   "%mul_ln49 = mul i32 %add_ln49, i32 4294967050" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 169 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49)   --->   "%shl_ln49 = shl i32 %add_ln49_1, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 170 'shl' 'shl_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49)   --->   "%shl_ln49_1 = shl i32 %add_ln49_1, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 171 'shl' 'shl_ln49_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49 = sub i32 %shl_ln49, i32 %shl_ln49_1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 172 'sub' 'sub_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln49_2 = shl i32 %add_ln49_1, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 173 'shl' 'shl_ln49_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_1 = sub i32 %sub_ln49, i32 %shl_ln49_2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 174 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln49_3 = shl i32 %add_ln49_1, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 175 'shl' 'shl_ln49_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_2 = sub i32 %sub_ln49_1, i32 %shl_ln49_3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 176 'sub' 'sub_ln49_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln49_4 = shl i32 %add_ln49_2, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 177 'shl' 'shl_ln49_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln49_5 = shl i32 %add_ln49_2, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 178 'shl' 'shl_ln49_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_45 = add i32 %shl_ln49_4, i32 %shl_ln49_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 179 'add' 'add_ln49_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/2] (6.91ns)   --->   "%mul_ln49_1 = mul i32 %add_ln49_5, i32 4294967182" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 180 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/2] (6.91ns)   --->   "%mul_ln49_2 = mul i32 %add_ln49_6, i32 4294966392" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 181 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln49_3 = mul i32 %add_ln49_7, i32 4294965840" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 182 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln49_4 = mul i32 %add_ln49_8, i32 4294965955" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 183 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/2] (6.91ns)   --->   "%mul_ln49_5 = mul i32 %add_ln49_9, i32 4294967001" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 184 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln49_17 = shl i32 %add_ln49_10, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 185 'shl' 'shl_ln49_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_49 = add i32 %add_ln49_48, i32 %shl_ln49_17" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 186 'add' 'add_ln49_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_8 = sub i32 %add_ln49_49, i32 %add_ln49_10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 187 'sub' 'sub_ln49_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln49_18 = shl i32 %add_ln49_11, i32 12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 188 'shl' 'shl_ln49_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln49_19 = shl i32 %add_ln49_11, i32 7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 189 'shl' 'shl_ln49_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_9 = sub i32 %shl_ln49_18, i32 %shl_ln49_19" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 190 'sub' 'sub_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln49_20 = shl i32 %add_ln49_11, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 191 'shl' 'shl_ln49_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_50 = add i32 %sub_ln49_9, i32 %shl_ln49_20" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 192 'add' 'add_ln49_50' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_11)   --->   "%shl_ln49_24 = shl i32 %add_ln49_13, i32 13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 193 'shl' 'shl_ln49_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_11)   --->   "%shl_ln49_25 = shl i32 %add_ln49_13, i32 11" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 194 'shl' 'shl_ln49_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_11 = sub i32 %shl_ln49_24, i32 %shl_ln49_25" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 195 'sub' 'sub_ln49_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln49_26 = shl i32 %add_ln49_13, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 196 'shl' 'shl_ln49_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_12 = sub i32 %sub_ln49_11, i32 %shl_ln49_26" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 197 'sub' 'sub_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_53 = add i32 %sub_ln49_12, i32 %add_ln49_13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 198 'add' 'add_ln49_53' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [2/2] (6.91ns)   --->   "%mul_ln49_6 = mul i32 %add_ln49_18, i32 4294967212" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 199 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln49_7 = mul i32 %add_ln49_20, i32 4294966843" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 200 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln49_8 = mul i32 %add_ln49_21, i32 4294966727" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 201 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln49_37 = shl i32 %add_ln49_22, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 202 'shl' 'shl_ln49_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_20 = sub i32 0, i32 %shl_ln49_37" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 203 'sub' 'sub_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln49_38 = shl i32 %add_ln49_22, i32 1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 204 'shl' 'shl_ln49_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_21 = sub i32 %sub_ln49_20, i32 %shl_ln49_38" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 205 'sub' 'sub_ln49_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_23 = add i32 %add_ln49_54, i32 %add_ln49_52" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 206 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_26 = add i32 %add_ln49_25, i32 %add_ln49_23" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 207 'add' 'add_ln49_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_33 = add i32 %add_ln49_45, i32 %sub_ln49_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 208 'add' 'add_ln49_33' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_44 = add i32 %sub_ln49_2, i32 %add_ln49_1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 209 'add' 'add_ln49_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_6)   --->   "%shl_ln49_11 = shl i32 %add_ln49_4, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 210 'shl' 'shl_ln49_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_6)   --->   "%shl_ln49_12 = shl i32 %add_ln49_4, i32 1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 211 'shl' 'shl_ln49_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_6 = sub i32 %shl_ln49_11, i32 %shl_ln49_12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 212 'sub' 'sub_ln49_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln49_3 = mul i32 %add_ln49_7, i32 4294965840" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 213 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/2] (6.91ns)   --->   "%mul_ln49_6 = mul i32 %add_ln49_18, i32 4294967212" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 214 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_18)   --->   "%shl_ln49_35 = shl i32 %add_ln49_19, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 215 'shl' 'shl_ln49_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_18 = sub i32 0, i32 %shl_ln49_35" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 216 'sub' 'sub_ln49_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln49_36 = shl i32 %add_ln49_19, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 217 'shl' 'shl_ln49_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_19 = sub i32 %sub_ln49_18, i32 %shl_ln49_36" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 218 'sub' 'sub_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_27 = add i32 %sub_ln49_19, i32 %mul_ln49_7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 219 'add' 'add_ln49_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_29 = add i32 %sub_ln49_21, i32 %mul_ln49" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 220 'add' 'add_ln49_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_30 = add i32 %add_ln49_29, i32 %mul_ln49_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 221 'add' 'add_ln49_30' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_34 = add i32 %add_ln49_33, i32 %add_ln49_44" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 222 'add' 'add_ln49_34' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_35 = add i32 %mul_ln49_1, i32 %mul_ln49_2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 223 'add' 'add_ln49_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_36 = add i32 %add_ln49_35, i32 %sub_ln49_6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 224 'add' 'add_ln49_36' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (2.55ns)   --->   "%add_ln49_38 = add i32 %mul_ln49_4, i32 %mul_ln49_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 225 'add' 'add_ln49_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_40 = add i32 %add_ln49_50, i32 %add_ln49_53" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 226 'add' 'add_ln49_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_41 = add i32 %add_ln49_40, i32 %sub_ln49_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 227 'add' 'add_ln49_41' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_28 = add i32 %add_ln49_27, i32 %mul_ln49_6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 228 'add' 'add_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_31 = add i32 %add_ln49_30, i32 %add_ln49_28" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 229 'add' 'add_ln49_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_39 = add i32 %add_ln49_38, i32 %mul_ln49_3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 230 'add' 'add_ln49_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_42 = add i32 %add_ln49_41, i32 %add_ln49_39" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 231 'add' 'add_ln49_42' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_37 = add i32 %add_ln49_36, i32 %add_ln49_34" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 232 'add' 'add_ln49_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_43 = add i32 %add_ln49_42, i32 %add_ln49_37" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 233 'add' 'add_ln49_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [../HLS/symmetrical_fir_filter.cpp:40]   --->   Operation 234 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../HLS/symmetrical_fir_filter.cpp:9]   --->   Operation 235 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_32 = add i32 %add_ln49_31, i32 %add_ln49_26" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 240 'add' 'add_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln49_43, i32 %add_ln49_32" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 241 'add' 'acc' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_r, i32 %acc" [../HLS/symmetrical_fir_filter.cpp:58]   --->   Operation 242 'write' 'write_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [../HLS/symmetrical_fir_filter.cpp:59]   --->   Operation 243 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_45]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_44]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_43]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_42]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_41]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_40]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_39]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_38]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_37]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_36]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_35]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_34]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_33]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ13fir_optimizedPiiE9shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fir_optimized_int_int_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_r_read                              (read         ) [ 00000000]
fir_optimized_int_int_shift_reg           (load         ) [ 00000000]
fir_optimized_int_int_shift_reg_4         (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_5         (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_6         (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_7         (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_40_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_39_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_38_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_37_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_36_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_8         (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_9         (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_10        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_11        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_12        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_30_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_29_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_28_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_27_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_26_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_13        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_14        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_15        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_16        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_17        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_20_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_19_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_18_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_17_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_16_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_18        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_19        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_20        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_21        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_22        (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
p_ZZ13fir_optimizedPiiE9shift_reg_10_load (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_9_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_8_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_7_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_6_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_5_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_4_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_3_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_2_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_1_load    (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
fir_optimized_int_int_shift_reg_load      (load         ) [ 00000000]
store_ln34                                (store        ) [ 00000000]
store_ln36                                (store        ) [ 00000000]
add_ln49                                  (add          ) [ 01110000]
add_ln49_1                                (add          ) [ 01111000]
add_ln49_2                                (add          ) [ 01110000]
add_ln49_3                                (add          ) [ 01100000]
add_ln49_4                                (add          ) [ 01111000]
add_ln49_5                                (add          ) [ 01110000]
add_ln49_6                                (add          ) [ 01110000]
add_ln49_7                                (add          ) [ 01111000]
add_ln49_8                                (add          ) [ 01110000]
add_ln49_9                                (add          ) [ 01110000]
add_ln49_10                               (add          ) [ 01110000]
add_ln49_11                               (add          ) [ 01110000]
add_ln49_12                               (add          ) [ 01100000]
add_ln49_13                               (add          ) [ 01110000]
shl_ln49_6                                (shl          ) [ 00000000]
shl_ln49_7                                (shl          ) [ 00000000]
sub_ln49_3                                (sub          ) [ 00000000]
shl_ln49_8                                (shl          ) [ 00000000]
sub_ln49_4                                (sub          ) [ 01100000]
add_ln49_14                               (add          ) [ 00000000]
add_ln49_15                               (add          ) [ 01100000]
add_ln49_16                               (add          ) [ 00000000]
add_ln49_17                               (add          ) [ 01100000]
add_ln49_18                               (add          ) [ 01111000]
add_ln49_19                               (add          ) [ 01111000]
add_ln49_20                               (add          ) [ 01110000]
add_ln49_21                               (add          ) [ 01110000]
add_ln49_22                               (add          ) [ 01110000]
shl_ln49_27                               (shl          ) [ 00000000]
shl_ln49_28                               (shl          ) [ 00000000]
sub_ln49_13                               (sub          ) [ 00000000]
add_ln49_54                               (add          ) [ 01110000]
shl_ln49_31                               (shl          ) [ 00000000]
shl_ln49_32                               (shl          ) [ 00000000]
sub_ln49_15                               (sub          ) [ 00000000]
sub_ln49_16                               (sub          ) [ 01100000]
shl_ln49_9                                (shl          ) [ 00000000]
add_ln49_46                               (add          ) [ 00000000]
shl_ln49_10                               (shl          ) [ 00000000]
sub_ln49_5                                (sub          ) [ 01010000]
shl_ln49_13                               (shl          ) [ 00000000]
shl_ln49_14                               (shl          ) [ 00000000]
sub_ln49_7                                (sub          ) [ 00000000]
shl_ln49_15                               (shl          ) [ 00000000]
add_ln49_47                               (add          ) [ 00000000]
shl_ln49_16                               (shl          ) [ 00000000]
add_ln49_48                               (add          ) [ 01010000]
shl_ln49_21                               (shl          ) [ 00000000]
shl_ln49_22                               (shl          ) [ 00000000]
sub_ln49_10                               (sub          ) [ 00000000]
shl_ln49_23                               (shl          ) [ 00000000]
add_ln49_51                               (add          ) [ 00000000]
add_ln49_52                               (add          ) [ 01010000]
shl_ln49_29                               (shl          ) [ 00000000]
shl_ln49_30                               (shl          ) [ 00000000]
sub_ln49_14                               (sub          ) [ 00000000]
shl_ln49_33                               (shl          ) [ 00000000]
shl_ln49_34                               (shl          ) [ 00000000]
sub_ln49_17                               (sub          ) [ 00000000]
add_ln49_24                               (add          ) [ 00000000]
add_ln49_25                               (add          ) [ 01010000]
mul_ln49                                  (mul          ) [ 01001000]
shl_ln49                                  (shl          ) [ 00000000]
shl_ln49_1                                (shl          ) [ 00000000]
sub_ln49                                  (sub          ) [ 00000000]
shl_ln49_2                                (shl          ) [ 00000000]
sub_ln49_1                                (sub          ) [ 00000000]
shl_ln49_3                                (shl          ) [ 00000000]
sub_ln49_2                                (sub          ) [ 01001000]
shl_ln49_4                                (shl          ) [ 00000000]
shl_ln49_5                                (shl          ) [ 00000000]
add_ln49_45                               (add          ) [ 00000000]
mul_ln49_1                                (mul          ) [ 01001000]
mul_ln49_2                                (mul          ) [ 01001000]
mul_ln49_4                                (mul          ) [ 01001000]
mul_ln49_5                                (mul          ) [ 01001000]
shl_ln49_17                               (shl          ) [ 00000000]
add_ln49_49                               (add          ) [ 00000000]
sub_ln49_8                                (sub          ) [ 01001000]
shl_ln49_18                               (shl          ) [ 00000000]
shl_ln49_19                               (shl          ) [ 00000000]
sub_ln49_9                                (sub          ) [ 00000000]
shl_ln49_20                               (shl          ) [ 00000000]
add_ln49_50                               (add          ) [ 01001000]
shl_ln49_24                               (shl          ) [ 00000000]
shl_ln49_25                               (shl          ) [ 00000000]
sub_ln49_11                               (sub          ) [ 00000000]
shl_ln49_26                               (shl          ) [ 00000000]
sub_ln49_12                               (sub          ) [ 00000000]
add_ln49_53                               (add          ) [ 01001000]
mul_ln49_7                                (mul          ) [ 01001000]
mul_ln49_8                                (mul          ) [ 01001000]
shl_ln49_37                               (shl          ) [ 00000000]
sub_ln49_20                               (sub          ) [ 00000000]
shl_ln49_38                               (shl          ) [ 00000000]
sub_ln49_21                               (sub          ) [ 01001000]
add_ln49_23                               (add          ) [ 00000000]
add_ln49_26                               (add          ) [ 01001111]
add_ln49_33                               (add          ) [ 01001000]
add_ln49_44                               (add          ) [ 00000000]
shl_ln49_11                               (shl          ) [ 00000000]
shl_ln49_12                               (shl          ) [ 00000000]
sub_ln49_6                                (sub          ) [ 00000000]
mul_ln49_3                                (mul          ) [ 01000100]
mul_ln49_6                                (mul          ) [ 01000100]
shl_ln49_35                               (shl          ) [ 00000000]
sub_ln49_18                               (sub          ) [ 00000000]
shl_ln49_36                               (shl          ) [ 00000000]
sub_ln49_19                               (sub          ) [ 00000000]
add_ln49_27                               (add          ) [ 01000100]
add_ln49_29                               (add          ) [ 00000000]
add_ln49_30                               (add          ) [ 01000100]
add_ln49_34                               (add          ) [ 01000110]
add_ln49_35                               (add          ) [ 00000000]
add_ln49_36                               (add          ) [ 01000110]
add_ln49_38                               (add          ) [ 01000100]
add_ln49_40                               (add          ) [ 00000000]
add_ln49_41                               (add          ) [ 01000100]
add_ln49_28                               (add          ) [ 00000000]
add_ln49_31                               (add          ) [ 01000011]
add_ln49_39                               (add          ) [ 00000000]
add_ln49_42                               (add          ) [ 01000010]
add_ln49_37                               (add          ) [ 00000000]
add_ln49_43                               (add          ) [ 01000001]
specpipeline_ln40                         (specpipeline ) [ 00000000]
spectopmodule_ln9                         (spectopmodule) [ 00000000]
specbitsmap_ln0                           (specbitsmap  ) [ 00000000]
specinterface_ln0                         (specinterface) [ 00000000]
specbitsmap_ln0                           (specbitsmap  ) [ 00000000]
specinterface_ln0                         (specinterface) [ 00000000]
add_ln49_32                               (add          ) [ 00000000]
acc                                       (add          ) [ 00000000]
write_ln58                                (write        ) [ 00000000]
ret_ln59                                  (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_45">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_45"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_44">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_44"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_43">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_43"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_42">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_42"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_41">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_41"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_40"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_39">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_39"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_38">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_38"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_37">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_37"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_36">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_36"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_35">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_35"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_34">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_34"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_33">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_32">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_31">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_30">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_29">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_28">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_27">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_26">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_25">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_24">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_20">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_18">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_17">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_16">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_11">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ13fir_optimizedPiiE9shift_reg_10">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ13fir_optimizedPiiE9shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="fir_optimized_int_int_shift_reg_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="fir_optimized_int_int_shift_reg_8">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="fir_optimized_int_int_shift_reg_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="fir_optimized_int_int_shift_reg_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="fir_optimized_int_int_shift_reg_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="fir_optimized_int_int_shift_reg_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fir_optimized_int_int_shift_reg_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="fir_optimized_int_int_shift_reg_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fir_optimized_int_int_shift_reg_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="fir_optimized_int_int_shift_reg">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_optimized_int_int_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="input_r_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln58_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_4/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_5/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_7/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="11" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_8/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_3/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_6/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fir_optimized_int_int_shift_reg_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fir_optimized_int_int_shift_reg_4_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln34_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="fir_optimized_int_int_shift_reg_5_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln34_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="fir_optimized_int_int_shift_reg_6_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln34_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="fir_optimized_int_int_shift_reg_7_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_7/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln34_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_40_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_40_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln34_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_39_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_39_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln34_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_38_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_38_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln34_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_37_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_37_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln34_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_36_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_36_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln34_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="fir_optimized_int_int_shift_reg_8_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_8/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln34_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="fir_optimized_int_int_shift_reg_9_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_9/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln34_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="fir_optimized_int_int_shift_reg_10_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_10/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln34_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="fir_optimized_int_int_shift_reg_11_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_11/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln34_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="fir_optimized_int_int_shift_reg_12_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_12/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln34_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_30_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_30_load/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln34_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_29_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_29_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln34_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_28_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_28_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln34_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_27_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_27_load/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln34_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_26_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_26_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln34_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="fir_optimized_int_int_shift_reg_13_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_13/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln34_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="fir_optimized_int_int_shift_reg_14_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_14/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln34_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="fir_optimized_int_int_shift_reg_15_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_15/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln34_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="fir_optimized_int_int_shift_reg_16_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_16/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln34_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="fir_optimized_int_int_shift_reg_17_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_17/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln34_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_20_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_20_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln34_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_19_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_19_load/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln34_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_18_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_18_load/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln34_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_17_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_17_load/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln34_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_16_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_16_load/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln34_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="fir_optimized_int_int_shift_reg_18_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_18/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln34_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="fir_optimized_int_int_shift_reg_19_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_19/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln34_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="fir_optimized_int_int_shift_reg_20_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_20/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln34_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="fir_optimized_int_int_shift_reg_21_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_21/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln34_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="fir_optimized_int_int_shift_reg_22_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_22/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln34_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_ZZ13fir_optimizedPiiE9shift_reg_10_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ13fir_optimizedPiiE9shift_reg_10_load/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln34_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="fir_optimized_int_int_shift_reg_9_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_9_load/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln34_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="fir_optimized_int_int_shift_reg_8_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_8_load/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln34_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="fir_optimized_int_int_shift_reg_7_load_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_7_load/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln34_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="fir_optimized_int_int_shift_reg_6_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_6_load/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln34_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="fir_optimized_int_int_shift_reg_5_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_5_load/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln34_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="fir_optimized_int_int_shift_reg_4_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_4_load/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln34_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="fir_optimized_int_int_shift_reg_3_load_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_3_load/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln34_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="fir_optimized_int_int_shift_reg_2_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_2_load/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln34_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="fir_optimized_int_int_shift_reg_1_load_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_1_load/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln34_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="fir_optimized_int_int_shift_reg_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_optimized_int_int_shift_reg_load/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln34_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln36_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln49_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln49_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln49_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln49_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_3/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln49_4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_4/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln49_5_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_5/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln49_6_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_6/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln49_7_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_7/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln49_8_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_8/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln49_9_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_9/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln49_10_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_10/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln49_11_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_11/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln49_12_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_12/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln49_13_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_13/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="shl_ln49_6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="5" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_6/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="shl_ln49_7_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_7/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sub_ln49_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_3/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="shl_ln49_8_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_8/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sub_ln49_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_4/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln49_14_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_14/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln49_15_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_15/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln49_16_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_16/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln49_17_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_17/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln49_18_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_18/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln49_19_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_19/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln49_20_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_20/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln49_21_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_21/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln49_22_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_22/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="shl_ln49_27_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="4" slack="0"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_27/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="shl_ln49_28_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="0" index="1" bw="3" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_28/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sub_ln49_13_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_13/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln49_54_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_54/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="shl_ln49_31_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="4" slack="0"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_31/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="shl_ln49_32_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="3" slack="0"/>
<pin id="881" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_32/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sub_ln49_15_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_15/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sub_ln49_16_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_16/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="shl_ln49_9_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_9/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln49_46_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_46/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="shl_ln49_10_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_10/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sub_ln49_5_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_5/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="shl_ln49_13_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="0" index="1" bw="5" slack="0"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_13/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="shl_ln49_14_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="0" index="1" bw="5" slack="0"/>
<pin id="925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_14/2 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sub_ln49_7_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_7/2 "/>
</bind>
</comp>

<comp id="933" class="1004" name="shl_ln49_15_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="0" index="1" bw="4" slack="0"/>
<pin id="936" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_15/2 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln49_47_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_47/2 "/>
</bind>
</comp>

<comp id="944" class="1004" name="shl_ln49_16_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="0" index="1" bw="4" slack="0"/>
<pin id="947" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_16/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln49_48_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_48/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="shl_ln49_21_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="0" index="1" bw="5" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_21/2 "/>
</bind>
</comp>

<comp id="960" class="1004" name="shl_ln49_22_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="0" index="1" bw="5" slack="0"/>
<pin id="963" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_22/2 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sub_ln49_10_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_10/2 "/>
</bind>
</comp>

<comp id="971" class="1004" name="shl_ln49_23_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="0" index="1" bw="5" slack="0"/>
<pin id="974" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_23/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="add_ln49_51_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_51/2 "/>
</bind>
</comp>

<comp id="982" class="1004" name="add_ln49_52_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="0" index="1" bw="32" slack="1"/>
<pin id="985" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_52/2 "/>
</bind>
</comp>

<comp id="987" class="1004" name="shl_ln49_29_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="0" index="1" bw="4" slack="0"/>
<pin id="990" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_29/2 "/>
</bind>
</comp>

<comp id="992" class="1004" name="shl_ln49_30_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="0" index="1" bw="4" slack="0"/>
<pin id="995" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_30/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sub_ln49_14_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_14/2 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="shl_ln49_33_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="0" index="1" bw="4" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_33/2 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="shl_ln49_34_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="0" index="1" bw="3" slack="0"/>
<pin id="1011" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_34/2 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sub_ln49_17_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="0"/>
<pin id="1016" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_17/2 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="add_ln49_24_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_24/2 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="add_ln49_25_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_25/2 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="shl_ln49_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="2"/>
<pin id="1032" dir="0" index="1" bw="5" slack="0"/>
<pin id="1033" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49/3 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="shl_ln49_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="2"/>
<pin id="1037" dir="0" index="1" bw="4" slack="0"/>
<pin id="1038" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_1/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sub_ln49_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49/3 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="shl_ln49_2_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="2"/>
<pin id="1048" dir="0" index="1" bw="4" slack="0"/>
<pin id="1049" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_2/3 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sub_ln49_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_1/3 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="shl_ln49_3_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="2"/>
<pin id="1059" dir="0" index="1" bw="3" slack="0"/>
<pin id="1060" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_3/3 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sub_ln49_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="0" index="1" bw="32" slack="0"/>
<pin id="1065" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_2/3 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="shl_ln49_4_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="2"/>
<pin id="1070" dir="0" index="1" bw="5" slack="0"/>
<pin id="1071" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_4/3 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="shl_ln49_5_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="2"/>
<pin id="1075" dir="0" index="1" bw="4" slack="0"/>
<pin id="1076" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_5/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln49_45_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="0"/>
<pin id="1080" dir="0" index="1" bw="32" slack="0"/>
<pin id="1081" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_45/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="shl_ln49_17_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="2"/>
<pin id="1086" dir="0" index="1" bw="3" slack="0"/>
<pin id="1087" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_17/3 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln49_49_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="0" index="1" bw="32" slack="0"/>
<pin id="1092" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_49/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sub_ln49_8_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="32" slack="2"/>
<pin id="1097" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_8/3 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="shl_ln49_18_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="2"/>
<pin id="1101" dir="0" index="1" bw="5" slack="0"/>
<pin id="1102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_18/3 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="shl_ln49_19_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="2"/>
<pin id="1106" dir="0" index="1" bw="4" slack="0"/>
<pin id="1107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_19/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sub_ln49_9_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="0" index="1" bw="32" slack="0"/>
<pin id="1112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_9/3 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="shl_ln49_20_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="2"/>
<pin id="1117" dir="0" index="1" bw="4" slack="0"/>
<pin id="1118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_20/3 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="add_ln49_50_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_50/3 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="shl_ln49_24_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="2"/>
<pin id="1128" dir="0" index="1" bw="5" slack="0"/>
<pin id="1129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_24/3 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="shl_ln49_25_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="2"/>
<pin id="1133" dir="0" index="1" bw="5" slack="0"/>
<pin id="1134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_25/3 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sub_ln49_11_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_11/3 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="shl_ln49_26_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="2"/>
<pin id="1144" dir="0" index="1" bw="3" slack="0"/>
<pin id="1145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_26/3 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sub_ln49_12_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_12/3 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="add_ln49_53_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="2"/>
<pin id="1156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_53/3 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="shl_ln49_37_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="2"/>
<pin id="1160" dir="0" index="1" bw="5" slack="0"/>
<pin id="1161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_37/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sub_ln49_20_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="32" slack="0"/>
<pin id="1166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_20/3 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="shl_ln49_38_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="2"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_38/3 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="sub_ln49_21_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="0" index="1" bw="32" slack="0"/>
<pin id="1177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_21/3 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="add_ln49_23_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="2"/>
<pin id="1182" dir="0" index="1" bw="32" slack="1"/>
<pin id="1183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_23/3 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="add_ln49_26_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_26/3 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="add_ln49_33_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="1"/>
<pin id="1192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_33/3 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="add_ln49_44_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="0" index="1" bw="32" slack="3"/>
<pin id="1197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_44/4 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="shl_ln49_11_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="3"/>
<pin id="1200" dir="0" index="1" bw="5" slack="0"/>
<pin id="1201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_11/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="shl_ln49_12_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="3"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_12/4 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sub_ln49_6_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="0" index="1" bw="32" slack="0"/>
<pin id="1211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_6/4 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="shl_ln49_35_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="3"/>
<pin id="1216" dir="0" index="1" bw="5" slack="0"/>
<pin id="1217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_35/4 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="sub_ln49_18_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="32" slack="0"/>
<pin id="1222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_18/4 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="shl_ln49_36_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="3"/>
<pin id="1227" dir="0" index="1" bw="3" slack="0"/>
<pin id="1228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_36/4 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sub_ln49_19_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="0"/>
<pin id="1233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_19/4 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="add_ln49_27_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="0" index="1" bw="32" slack="1"/>
<pin id="1239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_27/4 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="add_ln49_29_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="0" index="1" bw="32" slack="1"/>
<pin id="1244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_29/4 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln49_30_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="0" index="1" bw="32" slack="1"/>
<pin id="1248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_30/4 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln49_34_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="0" index="1" bw="32" slack="0"/>
<pin id="1253" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_34/4 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="add_ln49_35_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="0" index="1" bw="32" slack="1"/>
<pin id="1258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_35/4 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="add_ln49_36_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="0"/>
<pin id="1261" dir="0" index="1" bw="32" slack="0"/>
<pin id="1262" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_36/4 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln49_38_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="0" index="1" bw="32" slack="1"/>
<pin id="1268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_38/4 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="add_ln49_40_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="0" index="1" bw="32" slack="1"/>
<pin id="1272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_40/4 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="add_ln49_41_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="1"/>
<pin id="1276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_41/4 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="add_ln49_28_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="0" index="1" bw="32" slack="1"/>
<pin id="1281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_28/5 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln49_31_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="0" index="1" bw="32" slack="0"/>
<pin id="1285" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_31/5 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="add_ln49_39_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="1"/>
<pin id="1289" dir="0" index="1" bw="32" slack="1"/>
<pin id="1290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_39/5 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="add_ln49_42_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="0" index="1" bw="32" slack="0"/>
<pin id="1294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_42/5 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="add_ln49_37_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="2"/>
<pin id="1298" dir="0" index="1" bw="32" slack="2"/>
<pin id="1299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_37/6 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="add_ln49_43_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="0" index="1" bw="32" slack="0"/>
<pin id="1303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_43/6 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="add_ln49_32_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="2"/>
<pin id="1307" dir="0" index="1" bw="32" slack="4"/>
<pin id="1308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_32/7 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="acc_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="0" index="1" bw="32" slack="0"/>
<pin id="1312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/7 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="add_ln49_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="1"/>
<pin id="1317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln49_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="2"/>
<pin id="1322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="add_ln49_2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="2"/>
<pin id="1331" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="add_ln49_3_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_3 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="add_ln49_4_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="3"/>
<pin id="1343" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln49_4 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="add_ln49_5_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_5 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="add_ln49_6_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_6 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="add_ln49_7_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="2"/>
<pin id="1359" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_7 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="add_ln49_8_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_8 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="add_ln49_9_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_9 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="add_ln49_10_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="1"/>
<pin id="1374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_10 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="add_ln49_11_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="2"/>
<pin id="1384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_11 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln49_12_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_12 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="add_ln49_13_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="2"/>
<pin id="1399" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_13 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="sub_ln49_4_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="1"/>
<pin id="1407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_4 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="add_ln49_15_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="1"/>
<pin id="1412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_15 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="add_ln49_17_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="1"/>
<pin id="1418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_17 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="add_ln49_18_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="2"/>
<pin id="1424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_18 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="add_ln49_19_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="3"/>
<pin id="1429" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln49_19 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="add_ln49_20_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="1"/>
<pin id="1435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_20 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln49_21_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="1"/>
<pin id="1440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_21 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln49_22_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="2"/>
<pin id="1445" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_22 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="add_ln49_54_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="2"/>
<pin id="1451" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_54 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="sub_ln49_16_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="1"/>
<pin id="1456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_16 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="sub_ln49_5_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_5 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="add_ln49_48_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_48 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="add_ln49_52_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_52 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="add_ln49_25_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_25 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="mul_ln49_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="sub_ln49_2_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_2 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="mul_ln49_1_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_1 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="mul_ln49_2_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="1"/>
<pin id="1496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_2 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="mul_ln49_4_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="1"/>
<pin id="1501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_4 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="mul_ln49_5_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_5 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="sub_ln49_8_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="1"/>
<pin id="1511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_8 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="add_ln49_50_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_50 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="add_ln49_53_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="1"/>
<pin id="1521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_53 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="mul_ln49_7_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="1"/>
<pin id="1526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_7 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="mul_ln49_8_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="1"/>
<pin id="1531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_8 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="sub_ln49_21_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_21 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="add_ln49_26_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="4"/>
<pin id="1541" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln49_26 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="add_ln49_33_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="1"/>
<pin id="1546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_33 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="mul_ln49_3_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="1"/>
<pin id="1551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_3 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="mul_ln49_6_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="1"/>
<pin id="1556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_6 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="add_ln49_27_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="1"/>
<pin id="1561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_27 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="add_ln49_30_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_30 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="add_ln49_34_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="2"/>
<pin id="1571" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_34 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="add_ln49_36_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="32" slack="2"/>
<pin id="1576" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_36 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="add_ln49_38_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="1"/>
<pin id="1581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_38 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="add_ln49_41_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="1"/>
<pin id="1586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_41 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="add_ln49_31_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="2"/>
<pin id="1591" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln49_31 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="add_ln49_42_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="1"/>
<pin id="1596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_42 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="add_ln49_43_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="1"/>
<pin id="1601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="96" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="160" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="110" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="114" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="116" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="118" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="120" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="130" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="132" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="134" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="140" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="46" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="66" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="68" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="74" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="76" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="74" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="80" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="80" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="84" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="82" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="84" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="86" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="90" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="92" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="90" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="94" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="162" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="94" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="544" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="344" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="554" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="334" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="564" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="324" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="574" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="314" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="584" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="304" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="594" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="294" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="604" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="284" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="614" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="274" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="624" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="264" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="634" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="254" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="644" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="244" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="654" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="234" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="220" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="162" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="664" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="224" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="698" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="98" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="698" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="100" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="764" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="698" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="102" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="776" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="454" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="434" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="464" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="424" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="474" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="414" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="484" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="404" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="494" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="394" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="504" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="384" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="514" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="374" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="524" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="364" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="534" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="354" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="794" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="102" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="794" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="104" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="848" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="794" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="806" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="106" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="806" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="108" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="872" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="806" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="104" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="896" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="112" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="901" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="906" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="122" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="124" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="917" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="106" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="927" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="126" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="938" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="128" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="98" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="955" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="960" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="100" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="965" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="106" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="126" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="987" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="102" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="104" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="1003" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="1013" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="997" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="100" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="106" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="1030" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="126" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="1040" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="108" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="1051" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="124" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="106" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1082"><net_src comp="1068" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1073" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="108" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="136" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="138" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="1099" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="126" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="1109" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="128" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="122" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="1126" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="108" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="1136" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1142" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1162"><net_src comp="124" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1167"><net_src comp="142" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1158" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="112" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1178"><net_src comp="1163" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1169" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1188"><net_src comp="1180" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1193"><net_src comp="1078" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1202"><net_src comp="124" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1207"><net_src comp="112" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1212"><net_src comp="1198" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1203" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="100" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1223"><net_src comp="142" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="108" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1234"><net_src comp="1219" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1225" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1249"><net_src comp="1241" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1254"><net_src comp="1194" pin="2"/><net_sink comp="1250" pin=1"/></net>

<net id="1263"><net_src comp="1255" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1208" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="1277"><net_src comp="1269" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1286"><net_src comp="1278" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1295"><net_src comp="1287" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1304"><net_src comp="1296" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1313"><net_src comp="1305" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1314"><net_src comp="1309" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="1318"><net_src comp="680" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1323"><net_src comp="686" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1332"><net_src comp="692" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1338"><net_src comp="698" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1344"><net_src comp="704" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1350"><net_src comp="710" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1355"><net_src comp="716" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1360"><net_src comp="722" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1365"><net_src comp="728" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1370"><net_src comp="734" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1375"><net_src comp="740" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1379"><net_src comp="1372" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1380"><net_src comp="1372" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1381"><net_src comp="1372" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1385"><net_src comp="746" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1388"><net_src comp="1382" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1392"><net_src comp="752" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1395"><net_src comp="1389" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1396"><net_src comp="1389" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1400"><net_src comp="758" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1403"><net_src comp="1397" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1404"><net_src comp="1397" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1408"><net_src comp="788" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1413"><net_src comp="800" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1419"><net_src comp="812" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1425"><net_src comp="818" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1430"><net_src comp="824" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1436"><net_src comp="830" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1441"><net_src comp="836" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1446"><net_src comp="842" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1452"><net_src comp="866" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1457"><net_src comp="890" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1462"><net_src comp="911" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1467"><net_src comp="949" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1472"><net_src comp="982" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1477"><net_src comp="1024" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1482"><net_src comp="175" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1487"><net_src comp="1062" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1492"><net_src comp="180" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1497"><net_src comp="185" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1502"><net_src comp="190" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1507"><net_src comp="195" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1512"><net_src comp="1094" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1517"><net_src comp="1120" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1522"><net_src comp="1153" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1527"><net_src comp="200" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1532"><net_src comp="205" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1537"><net_src comp="1174" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1542"><net_src comp="1184" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1547"><net_src comp="1189" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1552"><net_src comp="210" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1557"><net_src comp="215" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1562"><net_src comp="1236" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1567"><net_src comp="1245" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1572"><net_src comp="1250" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1577"><net_src comp="1259" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1582"><net_src comp="1265" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1587"><net_src comp="1273" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1592"><net_src comp="1282" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1597"><net_src comp="1291" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1602"><net_src comp="1300" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_45 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_44 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_43 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_42 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_41 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_40 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_39 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_38 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_37 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_36 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_35 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_34 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_33 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_32 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_31 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_30 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_29 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_28 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_27 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_26 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_25 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_24 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_23 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_22 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_21 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_20 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_19 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_18 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_17 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_16 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_15 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_14 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_13 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_12 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_11 | {1 }
	Port: p_ZZ13fir_optimizedPiiE9shift_reg_10 | {1 }
	Port: fir_optimized_int_int_shift_reg_9 | {1 }
	Port: fir_optimized_int_int_shift_reg_8 | {1 }
	Port: fir_optimized_int_int_shift_reg_7 | {1 }
	Port: fir_optimized_int_int_shift_reg_6 | {1 }
	Port: fir_optimized_int_int_shift_reg_5 | {1 }
	Port: fir_optimized_int_int_shift_reg_4 | {1 }
	Port: fir_optimized_int_int_shift_reg_3 | {1 }
	Port: fir_optimized_int_int_shift_reg_2 | {1 }
	Port: fir_optimized_int_int_shift_reg_1 | {1 }
	Port: fir_optimized_int_int_shift_reg | {1 }
 - Input state : 
	Port: fir_optimized : input_r | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_45 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_44 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_43 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_42 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_41 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_40 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_39 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_38 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_37 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_36 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_35 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_34 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_33 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_32 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_31 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_30 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_29 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_28 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_27 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_26 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_25 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_24 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_23 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_22 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_21 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_20 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_19 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_18 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_17 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_16 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_15 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_14 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_13 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_12 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_11 | {1 }
	Port: fir_optimized : p_ZZ13fir_optimizedPiiE9shift_reg_10 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_9 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_8 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_7 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_6 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_5 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_4 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_3 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_2 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg_1 | {1 }
	Port: fir_optimized : fir_optimized_int_int_shift_reg | {1 }
  - Chain level:
	State 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		add_ln49 : 1
		add_ln49_1 : 1
		add_ln49_2 : 1
		add_ln49_3 : 1
		add_ln49_4 : 1
		add_ln49_5 : 1
		add_ln49_6 : 1
		add_ln49_7 : 1
		add_ln49_8 : 1
		add_ln49_9 : 1
		add_ln49_10 : 1
		add_ln49_11 : 1
		add_ln49_12 : 1
		add_ln49_13 : 1
		shl_ln49_6 : 2
		shl_ln49_7 : 2
		sub_ln49_3 : 2
		shl_ln49_8 : 2
		sub_ln49_4 : 3
		add_ln49_14 : 1
		add_ln49_15 : 1
		add_ln49_16 : 1
		add_ln49_17 : 1
		add_ln49_18 : 1
		add_ln49_19 : 1
		add_ln49_20 : 1
		add_ln49_21 : 1
		add_ln49_22 : 1
		shl_ln49_27 : 2
		shl_ln49_28 : 2
		sub_ln49_13 : 2
		add_ln49_54 : 3
		shl_ln49_31 : 2
		shl_ln49_32 : 2
		sub_ln49_15 : 2
		sub_ln49_16 : 3
	State 2
		sub_ln49_5 : 1
		add_ln49_47 : 1
		add_ln49_48 : 2
		add_ln49_51 : 1
		add_ln49_52 : 2
		add_ln49_24 : 1
		add_ln49_25 : 2
	State 3
		sub_ln49_1 : 1
		sub_ln49_2 : 2
		sub_ln49_8 : 1
		add_ln49_50 : 1
		sub_ln49_12 : 1
		add_ln49_53 : 2
		sub_ln49_21 : 1
		add_ln49_26 : 1
		add_ln49_33 : 1
	State 4
		sub_ln49_19 : 1
		add_ln49_27 : 2
		add_ln49_30 : 1
		add_ln49_34 : 1
		add_ln49_36 : 1
		add_ln49_41 : 1
	State 5
		add_ln49_31 : 1
		add_ln49_42 : 1
	State 6
		add_ln49_43 : 1
	State 7
		acc : 1
		write_ln58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln49_fu_680     |    0    |    0    |    39   |
|          |     add_ln49_1_fu_686    |    0    |    0    |    39   |
|          |     add_ln49_2_fu_692    |    0    |    0    |    39   |
|          |     add_ln49_3_fu_698    |    0    |    0    |    39   |
|          |     add_ln49_4_fu_704    |    0    |    0    |    39   |
|          |     add_ln49_5_fu_710    |    0    |    0    |    39   |
|          |     add_ln49_6_fu_716    |    0    |    0    |    39   |
|          |     add_ln49_7_fu_722    |    0    |    0    |    39   |
|          |     add_ln49_8_fu_728    |    0    |    0    |    39   |
|          |     add_ln49_9_fu_734    |    0    |    0    |    39   |
|          |    add_ln49_10_fu_740    |    0    |    0    |    39   |
|          |    add_ln49_11_fu_746    |    0    |    0    |    39   |
|          |    add_ln49_12_fu_752    |    0    |    0    |    39   |
|          |    add_ln49_13_fu_758    |    0    |    0    |    39   |
|          |    add_ln49_14_fu_794    |    0    |    0    |    39   |
|          |    add_ln49_15_fu_800    |    0    |    0    |    39   |
|          |    add_ln49_16_fu_806    |    0    |    0    |    39   |
|          |    add_ln49_17_fu_812    |    0    |    0    |    39   |
|          |    add_ln49_18_fu_818    |    0    |    0    |    39   |
|          |    add_ln49_19_fu_824    |    0    |    0    |    39   |
|          |    add_ln49_20_fu_830    |    0    |    0    |    39   |
|          |    add_ln49_21_fu_836    |    0    |    0    |    39   |
|          |    add_ln49_22_fu_842    |    0    |    0    |    39   |
|          |    add_ln49_54_fu_866    |    0    |    0    |    32   |
|          |    add_ln49_46_fu_901    |    0    |    0    |    32   |
|          |    add_ln49_47_fu_938    |    0    |    0    |    32   |
|          |    add_ln49_48_fu_949    |    0    |    0    |    32   |
|    add   |    add_ln49_51_fu_976    |    0    |    0    |    32   |
|          |    add_ln49_52_fu_982    |    0    |    0    |    32   |
|          |    add_ln49_24_fu_1019   |    0    |    0    |    32   |
|          |    add_ln49_25_fu_1024   |    0    |    0    |    32   |
|          |    add_ln49_45_fu_1078   |    0    |    0    |    32   |
|          |    add_ln49_49_fu_1089   |    0    |    0    |    32   |
|          |    add_ln49_50_fu_1120   |    0    |    0    |    32   |
|          |    add_ln49_53_fu_1153   |    0    |    0    |    32   |
|          |    add_ln49_23_fu_1180   |    0    |    0    |    32   |
|          |    add_ln49_26_fu_1184   |    0    |    0    |    32   |
|          |    add_ln49_33_fu_1189   |    0    |    0    |    32   |
|          |    add_ln49_44_fu_1194   |    0    |    0    |    32   |
|          |    add_ln49_27_fu_1236   |    0    |    0    |    32   |
|          |    add_ln49_29_fu_1241   |    0    |    0    |    32   |
|          |    add_ln49_30_fu_1245   |    0    |    0    |    32   |
|          |    add_ln49_34_fu_1250   |    0    |    0    |    32   |
|          |    add_ln49_35_fu_1255   |    0    |    0    |    32   |
|          |    add_ln49_36_fu_1259   |    0    |    0    |    32   |
|          |    add_ln49_38_fu_1265   |    0    |    0    |    39   |
|          |    add_ln49_40_fu_1269   |    0    |    0    |    32   |
|          |    add_ln49_41_fu_1273   |    0    |    0    |    32   |
|          |    add_ln49_28_fu_1278   |    0    |    0    |    32   |
|          |    add_ln49_31_fu_1282   |    0    |    0    |    32   |
|          |    add_ln49_39_fu_1287   |    0    |    0    |    32   |
|          |    add_ln49_42_fu_1291   |    0    |    0    |    32   |
|          |    add_ln49_37_fu_1296   |    0    |    0    |    32   |
|          |    add_ln49_43_fu_1300   |    0    |    0    |    32   |
|          |    add_ln49_32_fu_1305   |    0    |    0    |    32   |
|          |        acc_fu_1309       |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_175        |    2    |   165   |    50   |
|          |        grp_fu_180        |    2    |   165   |    50   |
|          |        grp_fu_185        |    2    |   165   |    50   |
|          |        grp_fu_190        |    2    |   165   |    50   |
|    mul   |        grp_fu_195        |    2    |   165   |    50   |
|          |        grp_fu_200        |    2    |   165   |    50   |
|          |        grp_fu_205        |    2    |   165   |    50   |
|          |        grp_fu_210        |    2    |   165   |    50   |
|          |        grp_fu_215        |    2    |   165   |    50   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln49_3_fu_776    |    0    |    0    |    32   |
|          |     sub_ln49_4_fu_788    |    0    |    0    |    32   |
|          |    sub_ln49_13_fu_860    |    0    |    0    |    32   |
|          |    sub_ln49_15_fu_884    |    0    |    0    |    32   |
|          |    sub_ln49_16_fu_890    |    0    |    0    |    32   |
|          |     sub_ln49_5_fu_911    |    0    |    0    |    32   |
|          |     sub_ln49_7_fu_927    |    0    |    0    |    39   |
|          |    sub_ln49_10_fu_965    |    0    |    0    |    39   |
|          |    sub_ln49_14_fu_997    |    0    |    0    |    39   |
|          |    sub_ln49_17_fu_1013   |    0    |    0    |    39   |
|    sub   |     sub_ln49_fu_1040     |    0    |    0    |    39   |
|          |    sub_ln49_1_fu_1051    |    0    |    0    |    32   |
|          |    sub_ln49_2_fu_1062    |    0    |    0    |    32   |
|          |    sub_ln49_8_fu_1094    |    0    |    0    |    32   |
|          |    sub_ln49_9_fu_1109    |    0    |    0    |    32   |
|          |    sub_ln49_11_fu_1136   |    0    |    0    |    39   |
|          |    sub_ln49_12_fu_1147   |    0    |    0    |    32   |
|          |    sub_ln49_20_fu_1163   |    0    |    0    |    32   |
|          |    sub_ln49_21_fu_1174   |    0    |    0    |    32   |
|          |    sub_ln49_6_fu_1208    |    0    |    0    |    39   |
|          |    sub_ln49_18_fu_1219   |    0    |    0    |    39   |
|          |    sub_ln49_19_fu_1230   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   read   | input_r_read_read_fu_162 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln58_write_fu_168 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln49_6_fu_764    |    0    |    0    |    0    |
|          |     shl_ln49_7_fu_770    |    0    |    0    |    0    |
|          |     shl_ln49_8_fu_782    |    0    |    0    |    0    |
|          |    shl_ln49_27_fu_848    |    0    |    0    |    0    |
|          |    shl_ln49_28_fu_854    |    0    |    0    |    0    |
|          |    shl_ln49_31_fu_872    |    0    |    0    |    0    |
|          |    shl_ln49_32_fu_878    |    0    |    0    |    0    |
|          |     shl_ln49_9_fu_896    |    0    |    0    |    0    |
|          |    shl_ln49_10_fu_906    |    0    |    0    |    0    |
|          |    shl_ln49_13_fu_917    |    0    |    0    |    0    |
|          |    shl_ln49_14_fu_922    |    0    |    0    |    0    |
|          |    shl_ln49_15_fu_933    |    0    |    0    |    0    |
|          |    shl_ln49_16_fu_944    |    0    |    0    |    0    |
|          |    shl_ln49_21_fu_955    |    0    |    0    |    0    |
|          |    shl_ln49_22_fu_960    |    0    |    0    |    0    |
|          |    shl_ln49_23_fu_971    |    0    |    0    |    0    |
|          |    shl_ln49_29_fu_987    |    0    |    0    |    0    |
|          |    shl_ln49_30_fu_992    |    0    |    0    |    0    |
|          |    shl_ln49_33_fu_1003   |    0    |    0    |    0    |
|    shl   |    shl_ln49_34_fu_1008   |    0    |    0    |    0    |
|          |     shl_ln49_fu_1030     |    0    |    0    |    0    |
|          |    shl_ln49_1_fu_1035    |    0    |    0    |    0    |
|          |    shl_ln49_2_fu_1046    |    0    |    0    |    0    |
|          |    shl_ln49_3_fu_1057    |    0    |    0    |    0    |
|          |    shl_ln49_4_fu_1068    |    0    |    0    |    0    |
|          |    shl_ln49_5_fu_1073    |    0    |    0    |    0    |
|          |    shl_ln49_17_fu_1084   |    0    |    0    |    0    |
|          |    shl_ln49_18_fu_1099   |    0    |    0    |    0    |
|          |    shl_ln49_19_fu_1104   |    0    |    0    |    0    |
|          |    shl_ln49_20_fu_1115   |    0    |    0    |    0    |
|          |    shl_ln49_24_fu_1126   |    0    |    0    |    0    |
|          |    shl_ln49_25_fu_1131   |    0    |    0    |    0    |
|          |    shl_ln49_26_fu_1142   |    0    |    0    |    0    |
|          |    shl_ln49_37_fu_1158   |    0    |    0    |    0    |
|          |    shl_ln49_38_fu_1169   |    0    |    0    |    0    |
|          |    shl_ln49_11_fu_1198   |    0    |    0    |    0    |
|          |    shl_ln49_12_fu_1203   |    0    |    0    |    0    |
|          |    shl_ln49_35_fu_1214   |    0    |    0    |    0    |
|          |    shl_ln49_36_fu_1225   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    18   |   1485  |   3170  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln49_10_reg_1372|   32   |
|add_ln49_11_reg_1382|   32   |
|add_ln49_12_reg_1389|   32   |
|add_ln49_13_reg_1397|   32   |
|add_ln49_15_reg_1410|   32   |
|add_ln49_17_reg_1416|   32   |
|add_ln49_18_reg_1422|   32   |
|add_ln49_19_reg_1427|   32   |
| add_ln49_1_reg_1320|   32   |
|add_ln49_20_reg_1433|   32   |
|add_ln49_21_reg_1438|   32   |
|add_ln49_22_reg_1443|   32   |
|add_ln49_25_reg_1474|   32   |
|add_ln49_26_reg_1539|   32   |
|add_ln49_27_reg_1559|   32   |
| add_ln49_2_reg_1329|   32   |
|add_ln49_30_reg_1564|   32   |
|add_ln49_31_reg_1589|   32   |
|add_ln49_33_reg_1544|   32   |
|add_ln49_34_reg_1569|   32   |
|add_ln49_36_reg_1574|   32   |
|add_ln49_38_reg_1579|   32   |
| add_ln49_3_reg_1335|   32   |
|add_ln49_41_reg_1584|   32   |
|add_ln49_42_reg_1594|   32   |
|add_ln49_43_reg_1599|   32   |
|add_ln49_48_reg_1464|   32   |
| add_ln49_4_reg_1341|   32   |
|add_ln49_50_reg_1514|   32   |
|add_ln49_52_reg_1469|   32   |
|add_ln49_53_reg_1519|   32   |
|add_ln49_54_reg_1449|   32   |
| add_ln49_5_reg_1347|   32   |
| add_ln49_6_reg_1352|   32   |
| add_ln49_7_reg_1357|   32   |
| add_ln49_8_reg_1362|   32   |
| add_ln49_9_reg_1367|   32   |
|  add_ln49_reg_1315 |   32   |
| mul_ln49_1_reg_1489|   32   |
| mul_ln49_2_reg_1494|   32   |
| mul_ln49_3_reg_1549|   32   |
| mul_ln49_4_reg_1499|   32   |
| mul_ln49_5_reg_1504|   32   |
| mul_ln49_6_reg_1554|   32   |
| mul_ln49_7_reg_1524|   32   |
| mul_ln49_8_reg_1529|   32   |
|  mul_ln49_reg_1479 |   32   |
|sub_ln49_16_reg_1454|   32   |
|sub_ln49_21_reg_1534|   32   |
| sub_ln49_2_reg_1484|   32   |
| sub_ln49_4_reg_1405|   32   |
| sub_ln49_5_reg_1459|   32   |
| sub_ln49_8_reg_1509|   32   |
+--------------------+--------+
|        Total       |  1696  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |  1485  |  3170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1696  |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |  3181  |  3170  |
+-----------+--------+--------+--------+
