<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 18 11:49:57 2018" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" BOARD="trenz.biz:te0722_7s:part0:1.0" DEVICE="7z007s" NAME="clk_divider_design" PACKAGE="clg225" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk_in_0" SIGIS="undef" SIGNAME="External_Ports_clk_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divider_0" PORT="clk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="divider_o_0" RIGHT="0" SIGIS="undef" SIGNAME="clk_divider_0_divider_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divider_0" PORT="divider_o"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/clk_divider_0" HWVERSION="1.0" INSTANCE="clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_divider" VLNV="xilinx.com:module_ref:clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="clk_divider_design_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_clk_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="divider_o" RIGHT="0" SIGIS="undef" SIGNAME="clk_divider_0_divider_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="divider_o_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
