// Seed: 3996563715
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2
);
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7
);
  reg id_9;
  always @(1) id_1 = 1'h0;
  initial if (1) id_9 <= 1 - 1 - id_6;
  module_0(
      id_3, id_1, id_4
  );
endmodule
