-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hitproducerStream_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    oBus : OUT STD_LOGIC_VECTOR (286 downto 0);
    iBus : IN STD_LOGIC_VECTOR (238 downto 0) );
end;


architecture behav of hitproducerStream_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hitproducerStream_hw_hitproducerStream_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-1-e,HLS_INPUT_CLOCK=5.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.627854,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8846,HLS_SYN_LUT=8711,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000101";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100001";
    constant ap_const_lv32_A6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100110";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_A9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101001";
    constant ap_const_lv32_EE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_36_fu_798_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_36_reg_5439 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ret_V_37_fu_879_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_reg_5459 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_fu_960_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_reg_5479 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_fu_1041_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_reg_5499 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_fu_1122_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_reg_5519 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_fu_1203_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_reg_5539 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_fu_1284_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_reg_5559 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_fu_1365_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_reg_5579 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_fu_1446_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_reg_5599 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_fu_1527_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_reg_5619 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_fu_1608_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_reg_5639 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_fu_1689_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_reg_5659 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln5_reg_5679 : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter1_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter2_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter3_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter4_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter5_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter6_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter7_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter8_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter9_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter10_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter11_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter12_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter13_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter14_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln5_reg_5679_pp0_iter15_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal ready_V_fu_1780_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684 : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_5684_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_5699 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5699_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5699_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_5704 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5704_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5704_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_5719 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_5719_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_5724 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5724_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5724_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_5739 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_5739_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_5744 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5744_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5744_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_5759 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_5759_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_5764 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5764_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5764_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_5779 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_5779_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_5784 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5784_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5784_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_5799 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_5799_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_5804 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5804_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5804_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_5819 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_5819_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_5824 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5824_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5824_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_5839 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_5839_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_5844 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5844_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5844_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_5859 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_5859_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_5864 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5864_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5864_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_5879 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_5879_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_5884 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5884_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5884_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_5899 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_5899_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_5904 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5904_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5904_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_5919 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_5919_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_5924 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5924_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5924_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_2_fu_2077_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_reg_5929 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_fu_2101_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_reg_5934 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_fu_2125_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_reg_5939 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2149_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_reg_5944 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2173_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_reg_5949 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_fu_2197_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_reg_5954 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_fu_2221_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_reg_5959 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2245_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_reg_5964 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2269_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_reg_5969 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_fu_2293_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_5974 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_fu_2317_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_reg_5979 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_2341_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_5984 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_762_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_6049 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_1_reg_6054 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_2_reg_6059 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_3_reg_6064 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_4_reg_6069 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_5_reg_6074 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_6_reg_6079 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_7_reg_6084 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_8_reg_6089 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_9_reg_6094 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_s_reg_6099 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i65_10_reg_6104 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_642_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_6109 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_647_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_6115 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_652_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_6121 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_657_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_6127 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_662_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_6133 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_667_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_6139 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_672_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_6145 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_677_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_6151 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_682_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_6157 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_687_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_6163 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_692_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_6169 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_697_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_6175 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln35_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_6181 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_1_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_1_reg_6186 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_6191 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_fu_2454_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_reg_6196 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_reg_6202 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_6207 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_6212 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_2500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_6217 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_reg_6223 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_fu_2548_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_reg_6228 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_2_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_2_reg_6233 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_3_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_3_reg_6238 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_6243 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_1_fu_2615_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_1_reg_6248 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_1_reg_6254 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_reg_6259 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_6264 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_2661_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_6269 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_1_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_reg_6275 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_2709_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_reg_6280 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_4_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_4_reg_6285 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_5_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_5_reg_6290 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_6295 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_2_fu_2776_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_2_reg_6300 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_2_reg_6306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_reg_6311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_2810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_6316 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_2822_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_6321 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_2_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_reg_6327 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_2_fu_2870_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_reg_6332 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_6_fu_2895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_6_reg_6337 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_7_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_7_reg_6342 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_6347 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_3_fu_2937_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_3_reg_6352 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_3_reg_6358 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_reg_6363 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_reg_6368 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_2983_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_6373 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_3_fu_3007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_reg_6379 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_3_fu_3031_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_reg_6384 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_8_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_8_reg_6389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_9_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_9_reg_6394 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_6399 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_4_fu_3098_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_4_reg_6404 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_3114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_4_reg_6410 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_reg_6415 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_3132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_reg_6420 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_3144_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_6425 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_4_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_reg_6431 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_4_fu_3192_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_reg_6436 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_10_fu_3217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_10_reg_6441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_11_fu_3223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_11_reg_6446 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_6451 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_5_fu_3259_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_5_reg_6456 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_3275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_5_reg_6462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_3287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_reg_6467 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_3293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_reg_6472 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_3305_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_6477 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_5_fu_3329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_reg_6483 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_5_fu_3353_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_reg_6488 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_12_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_12_reg_6493 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_13_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_13_reg_6498 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_6503 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_6_fu_3420_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_6_reg_6508 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_3436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_6_reg_6514 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_3448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_reg_6519 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_3454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_reg_6524 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_13_fu_3466_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_reg_6529 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_6_fu_3490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_reg_6535 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_6_fu_3514_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_reg_6540 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_14_fu_3539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_14_reg_6545 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_15_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_15_reg_6550 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_reg_6555 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_7_fu_3581_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_7_reg_6560 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_7_reg_6566 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_3609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_reg_6571 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_3615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_reg_6576 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_15_fu_3627_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_reg_6581 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_7_fu_3651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_reg_6587 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_7_fu_3675_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_reg_6592 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_16_fu_3700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_16_reg_6597 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_17_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_17_reg_6602 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_reg_6607 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_8_fu_3742_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_8_reg_6612 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_3758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_8_reg_6618 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_3770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_reg_6623 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_3776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_reg_6628 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_17_fu_3788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_reg_6633 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_8_fu_3812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_reg_6639 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_8_fu_3836_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_reg_6644 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_18_fu_3861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_18_reg_6649 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_19_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_19_reg_6654 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_6659 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_9_fu_3903_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_9_reg_6664 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_3919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_9_reg_6670 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_3931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_reg_6675 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_3937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_reg_6680 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_19_fu_3949_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_reg_6685 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_9_fu_3973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_reg_6691 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_9_fu_3997_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_reg_6696 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_20_fu_4022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_20_reg_6701 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_21_fu_4028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_21_reg_6706 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_reg_6711 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_10_fu_4064_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_10_reg_6716 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_4080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_10_reg_6722 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_4092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_reg_6727 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_4098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_reg_6732 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_21_fu_4110_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_reg_6737 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_10_fu_4134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_reg_6743 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_10_fu_4158_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_reg_6748 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln35_22_fu_4183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_22_reg_6753 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_23_fu_4189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_23_reg_6758 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_6763 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_11_fu_4225_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_11_reg_6768 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_4241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_11_reg_6774 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_4253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_reg_6779 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_4259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_reg_6784 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_23_fu_4271_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_reg_6789 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_11_fu_4295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_reg_6795 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_11_fu_4319_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_reg_6800 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln541_fu_874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_12_fu_868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_955_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1036_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_1360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_1354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_1441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_1435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_1522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_1516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_1603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_1597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_1684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_1678_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_1765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_1759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_762_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_765_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_768_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_774_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_777_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_780_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_783_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_789_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_795_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_824_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_834_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_848_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_844_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_1_fu_808_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_854_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_860_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_3_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_905_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_915_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_929_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_1_fu_925_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_2_fu_889_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_935_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_3_fu_941_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_986_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_996_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1010_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_1006_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_3_fu_970_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1016_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_6_fu_1022_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1067_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1077_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_1091_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_1087_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_4_fu_1051_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1097_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_1103_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1148_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1158_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1172_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1168_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_5_fu_1132_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1178_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1184_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1229_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1239_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_1253_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_5_fu_1249_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_6_fu_1213_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1259_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_16_fu_1265_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1310_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1320_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1334_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_1330_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_7_fu_1294_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1340_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_19_fu_1346_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_1391_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_1401_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_1415_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_1411_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_8_fu_1375_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_1421_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_22_fu_1427_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_1472_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_1482_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1496_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1492_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_9_fu_1456_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_1502_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_1508_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_1567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_1553_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_1563_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_1577_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_9_fu_1573_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_s_fu_1537_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_1583_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_28_fu_1589_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_1634_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_1644_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1658_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_1654_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_10_fu_1618_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_1664_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_31_fu_1670_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_1715_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_1725_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_1739_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_1735_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_11_fu_1699_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_1745_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_34_fu_1751_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_1784_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_1787_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_1797_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_1_fu_1807_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_1810_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_1820_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_1830_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_1833_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_1843_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_1853_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_1856_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_1866_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_1876_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_1879_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_1889_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_1899_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_1902_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_1912_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_1922_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_1925_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_1935_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_1945_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_1948_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_1958_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_1968_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_1971_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_1981_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_1991_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_1994_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2004_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2014_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2017_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2027_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2037_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2040_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2050_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_2060_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5342_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_fu_2063_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2068_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_fu_2068_p2 : signal is "no";
    signal zext_ln1496_fu_2073_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_1_fu_2083_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_4_fu_2086_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2092_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5351_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2092_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_1_fu_2092_p2 : signal is "no";
    signal zext_ln1496_1_fu_2097_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2107_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_7_fu_2110_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2116_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5359_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2116_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2116_p2 : signal is "no";
    signal zext_ln1496_2_fu_2121_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2131_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_10_fu_2134_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2140_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5367_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2140_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_3_fu_2140_p2 : signal is "no";
    signal zext_ln1496_3_fu_2145_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_13_fu_2158_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2164_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5375_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2164_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2164_p2 : signal is "no";
    signal zext_ln1496_4_fu_2169_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2179_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_16_fu_2182_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2188_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5383_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2188_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_5_fu_2188_p2 : signal is "no";
    signal zext_ln1496_5_fu_2193_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2203_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_19_fu_2206_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2212_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5391_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2212_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2212_p2 : signal is "no";
    signal zext_ln1496_6_fu_2217_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2227_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_22_fu_2230_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2236_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5399_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2236_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_7_fu_2236_p2 : signal is "no";
    signal zext_ln1496_7_fu_2241_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_2251_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_25_fu_2254_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2260_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5407_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2260_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2260_p2 : signal is "no";
    signal zext_ln1496_8_fu_2265_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_2275_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_28_fu_2278_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2284_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5415_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2284_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_9_fu_2284_p2 : signal is "no";
    signal zext_ln1496_9_fu_2289_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_2299_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_31_fu_2302_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2308_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5423_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2308_p2 : signal is "no";
    signal zext_ln1496_10_fu_2313_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_2323_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_34_fu_2326_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2332_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5431_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2332_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_11_fu_2332_p2 : signal is "no";
    signal zext_ln1496_11_fu_2337_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal reg_fu_2395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_2398_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_fu_2408_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_fu_2436_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_2450_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_2458_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_2424_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_2446_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_2476_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_2506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_2466_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_2510_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_2514_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_2542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_2520_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1_fu_2556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_2559_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_1_fu_2569_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_1_fu_2597_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_2611_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_2619_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_2585_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_2607_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_2637_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_2667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_2627_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_2671_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_2675_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_1_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_2681_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_2_fu_2717_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_2720_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_2_fu_2730_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_2_fu_2758_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_2772_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_2780_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_2746_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_2768_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_2798_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_2828_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_2788_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_2832_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_2836_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_2_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_2852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_2864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_2842_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_3_fu_2878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_2881_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_3_fu_2891_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_3_fu_2919_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_2933_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_2941_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_2907_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_2929_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_2959_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_2989_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_2949_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_2993_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_2997_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_3_fu_2977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_3019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_3025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_3003_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_4_fu_3039_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_3042_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_4_fu_3052_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_4_fu_3080_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_3094_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_3102_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_3068_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_3090_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_3120_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_3150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_3110_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_3154_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_3158_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_4_fu_3138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_3164_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_5_fu_3200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_3203_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_5_fu_3213_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_5_fu_3241_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_3255_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_3263_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_3229_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_3251_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_3281_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_3311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_3271_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_3315_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_3319_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_5_fu_3299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_3341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_3347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_3325_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_6_fu_3361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_3364_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_6_fu_3374_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_6_fu_3402_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_3416_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_3424_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_3390_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_3412_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_3442_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_3472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_3432_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_3476_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_3480_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_6_fu_3460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_3496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_3502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_3508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_3486_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_7_fu_3522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_3525_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_7_fu_3535_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_7_fu_3563_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_3577_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_3585_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_3551_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_3573_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_3603_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_3633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_3593_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_3637_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_3641_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_7_fu_3621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_3663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_3669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_3647_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_8_fu_3683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_3686_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_8_fu_3696_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_8_fu_3724_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_3738_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_3746_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_3712_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_3734_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_3764_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_3794_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_3754_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_3798_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_3802_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_8_fu_3782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_3818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_3824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_3808_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_9_fu_3844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_3847_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_9_fu_3857_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_9_fu_3885_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_3899_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_3907_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_3873_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_3895_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_3925_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_3955_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_3915_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_3959_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_3963_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_9_fu_3943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_3979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_3985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_3991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_3969_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_10_fu_4005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_4008_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_10_fu_4018_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_10_fu_4046_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_4060_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_4068_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_4034_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_4056_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_4086_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_4116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_4076_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_4120_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_4124_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_10_fu_4104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_4146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_4152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_4130_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_11_fu_4166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_4169_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln35_11_fu_4179_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_11_fu_4207_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_4221_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_4229_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_4195_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_4217_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_4247_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_4277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_4237_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_4281_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_4285_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_11_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_4301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_4307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_4313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_4291_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_fu_4327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_fu_4337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311cast_fu_4345_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_4354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_fu_4340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_4358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_4364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_4349_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_4377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_4382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_4370_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_4387_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_fu_4394_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_1_fu_4407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_1_fu_4417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_1cast_fu_4425_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_4434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_fu_4420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_4438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_4444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_4429_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_4457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_4462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_4450_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_4467_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_1_fu_4474_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_2_fu_4487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_2_fu_4497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_2cast_fu_4505_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_4514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_fu_4500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_4518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_4524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_4509_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_4537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_4542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_4530_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_4547_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_3_fu_4560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_3_fu_4570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_3cast_fu_4578_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_4587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_fu_4573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_4591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_4597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_4582_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_4610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_4615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_4603_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_4620_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_3_fu_4627_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_4_fu_4640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_4_fu_4650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_4cast_fu_4658_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_4667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_fu_4653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_4671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_4677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_4662_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_4690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_4695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_4683_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_4700_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_4_fu_4707_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_5_fu_4720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_5_fu_4730_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_5cast_fu_4738_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_4747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_fu_4733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_4751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_4757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_4742_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_4770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_4775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_4763_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_4780_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_6_fu_4793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_6_fu_4803_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_6cast_fu_4811_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_4820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_fu_4806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_4824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_4830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_4815_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_4843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_4848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_4836_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_4853_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_6_fu_4860_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_7_fu_4873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_7_fu_4883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_7cast_fu_4891_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_4900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_fu_4886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_4904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_4910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_4895_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_4923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_4928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_4916_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_4933_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_7_fu_4940_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_8_fu_4953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_8_fu_4963_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_8cast_fu_4971_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_4980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_fu_4966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_4984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_4990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_4975_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_5003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_5008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_4996_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_5013_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_9_fu_5026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_9_fu_5036_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_9cast_fu_5044_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_5053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_fu_5039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_5057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_5063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_5048_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_5076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_5081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_5069_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_5086_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_9_fu_5093_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_10_fu_5106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_10_fu_5116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_10cast_fu_5124_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_5133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_fu_5119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_5137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_5143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_5128_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_5156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_5161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_5149_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_5166_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_10_fu_5173_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln35_11_fu_5186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_11_fu_5196_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_11cast_fu_5204_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_5213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_fu_5199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_5217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_5223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_5208_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_5236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_5241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_5229_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_5246_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_11_fu_5253_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_2_fu_4554_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_5_fu_4787_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_8_fu_5020_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal helper_V_11_fu_5190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_10_fu_5110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_9_fu_5030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_8_fu_4957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_7_fu_4877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_6_fu_4797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_5_fu_4724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_4_fu_4644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_3_fu_4564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_2_fu_4491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_1_fu_4411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_fu_4331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln344_8_fu_5259_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_7_fu_5179_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_6_fu_5099_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_11_fu_5280_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_5_fu_4946_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_4_fu_4866_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_10_fu_5273_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_3_fu_4713_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_2_fu_4633_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_9_fu_5266_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_1_fu_4480_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_fu_4400_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_5342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component hitproducerStream_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component hitproducerStream_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component hitproducerStream_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component hitproducerStream_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_6049,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_642_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_1_reg_6054,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_647_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_2_reg_6059,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_652_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_3_reg_6064,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_657_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_4_reg_6069,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_662_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_5_reg_6074,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_667_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_6_reg_6079,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_672_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_7_reg_6084,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_677_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_8_reg_6089,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_682_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_9_reg_6094,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_687_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_s_reg_6099,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_692_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i65_10_reg_6104,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_697_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U13 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_reg_6109,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_702_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U14 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_1_reg_6115,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_707_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U15 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_2_reg_6121,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_712_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U16 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_3_reg_6127,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_717_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U17 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_4_reg_6133,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_722_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U18 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_5_reg_6139,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_727_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U19 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_6_reg_6145,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_732_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U20 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_7_reg_6151,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_737_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U21 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_8_reg_6157,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_742_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U22 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_9_reg_6163,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_747_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U23 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_10_reg_6169,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_752_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U24 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_11_reg_6175,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_757_p2);

    sitodp_32s_64_4_no_dsp_1_U25 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_762_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_762_p1);

    sitodp_32s_64_4_no_dsp_1_U26 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_765_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_765_p1);

    sitodp_32s_64_4_no_dsp_1_U27 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_768_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_768_p1);

    sitodp_32s_64_4_no_dsp_1_U28 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_771_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_771_p1);

    sitodp_32s_64_4_no_dsp_1_U29 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_774_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_774_p1);

    sitodp_32s_64_4_no_dsp_1_U30 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_777_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_777_p1);

    sitodp_32s_64_4_no_dsp_1_U31 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_780_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_780_p1);

    sitodp_32s_64_4_no_dsp_1_U32 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_783_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_783_p1);

    sitodp_32s_64_4_no_dsp_1_U33 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_786_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_786_p1);

    sitodp_32s_64_4_no_dsp_1_U34 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_789_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_789_p1);

    sitodp_32s_64_4_no_dsp_1_U35 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_792_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_792_p1);

    sitodp_32s_64_4_no_dsp_1_U36 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_795_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_795_p1);

    mac_muladd_14s_7s_1s_14_4_1_U37 : component hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 1,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln186_fu_1787_p2,
        din2 => grp_fu_5342_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_5342_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U38 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln186_1_fu_1810_p2,
        din2 => edges_load_1_reg_5719_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5351_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U39 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln186_2_fu_1833_p2,
        din2 => edges_load_2_reg_5739_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5359_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U40 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln186_3_fu_1856_p2,
        din2 => edges_load_3_reg_5759_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5367_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U41 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln186_4_fu_1879_p2,
        din2 => edges_load_4_reg_5779_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5375_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U42 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln186_5_fu_1902_p2,
        din2 => edges_load_5_reg_5799_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5383_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U43 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln186_6_fu_1925_p2,
        din2 => edges_load_6_reg_5819_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5391_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U44 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln186_7_fu_1948_p2,
        din2 => edges_load_7_reg_5839_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5399_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U45 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln186_8_fu_1971_p2,
        din2 => edges_load_8_reg_5859_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5407_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U46 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln186_9_fu_1994_p2,
        din2 => edges_load_9_reg_5879_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5415_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U47 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln186_10_fu_2017_p2,
        din2 => edges_load_10_reg_5899_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5423_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U48 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln186_11_fu_2040_p2,
        din2 => edges_load_11_reg_5919_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5431_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                conv_i65_10_reg_6104 <= grp_fu_795_p1;
                conv_i65_1_reg_6054 <= grp_fu_765_p1;
                conv_i65_2_reg_6059 <= grp_fu_768_p1;
                conv_i65_3_reg_6064 <= grp_fu_771_p1;
                conv_i65_4_reg_6069 <= grp_fu_774_p1;
                conv_i65_5_reg_6074 <= grp_fu_777_p1;
                conv_i65_6_reg_6079 <= grp_fu_780_p1;
                conv_i65_7_reg_6084 <= grp_fu_783_p1;
                conv_i65_8_reg_6089 <= grp_fu_786_p1;
                conv_i65_9_reg_6094 <= grp_fu_789_p1;
                conv_i65_s_reg_6099 <= grp_fu_792_p1;
                conv_i_reg_6049 <= grp_fu_762_p1;
                edges_load_10_reg_5899_pp0_iter2_reg <= edges_load_10_reg_5899;
                edges_load_11_reg_5919_pp0_iter2_reg <= edges_load_11_reg_5919;
                edges_load_1_reg_5719_pp0_iter2_reg <= edges_load_1_reg_5719;
                edges_load_2_reg_5739_pp0_iter2_reg <= edges_load_2_reg_5739;
                edges_load_3_reg_5759_pp0_iter2_reg <= edges_load_3_reg_5759;
                edges_load_4_reg_5779_pp0_iter2_reg <= edges_load_4_reg_5779;
                edges_load_5_reg_5799_pp0_iter2_reg <= edges_load_5_reg_5799;
                edges_load_6_reg_5819_pp0_iter2_reg <= edges_load_6_reg_5819;
                edges_load_7_reg_5839_pp0_iter2_reg <= edges_load_7_reg_5839;
                edges_load_8_reg_5859_pp0_iter2_reg <= edges_load_8_reg_5859;
                edges_load_9_reg_5879_pp0_iter2_reg <= edges_load_9_reg_5879;
                edges_load_reg_5699_pp0_iter2_reg <= edges_load_reg_5699;
                edges_load_reg_5699_pp0_iter3_reg <= edges_load_reg_5699_pp0_iter2_reg;
                icmp_ln308_10_reg_6722 <= icmp_ln308_10_fu_4080_p2;
                icmp_ln308_11_reg_6774 <= icmp_ln308_11_fu_4241_p2;
                icmp_ln308_1_reg_6254 <= icmp_ln308_1_fu_2631_p2;
                icmp_ln308_2_reg_6306 <= icmp_ln308_2_fu_2792_p2;
                icmp_ln308_3_reg_6358 <= icmp_ln308_3_fu_2953_p2;
                icmp_ln308_4_reg_6410 <= icmp_ln308_4_fu_3114_p2;
                icmp_ln308_5_reg_6462 <= icmp_ln308_5_fu_3275_p2;
                icmp_ln308_6_reg_6514 <= icmp_ln308_6_fu_3436_p2;
                icmp_ln308_7_reg_6566 <= icmp_ln308_7_fu_3597_p2;
                icmp_ln308_8_reg_6618 <= icmp_ln308_8_fu_3758_p2;
                icmp_ln308_9_reg_6670 <= icmp_ln308_9_fu_3919_p2;
                icmp_ln308_reg_6202 <= icmp_ln308_fu_2470_p2;
                icmp_ln312_10_reg_6727 <= icmp_ln312_10_fu_4092_p2;
                icmp_ln312_11_reg_6779 <= icmp_ln312_11_fu_4253_p2;
                icmp_ln312_1_reg_6259 <= icmp_ln312_1_fu_2643_p2;
                icmp_ln312_2_reg_6311 <= icmp_ln312_2_fu_2804_p2;
                icmp_ln312_3_reg_6363 <= icmp_ln312_3_fu_2965_p2;
                icmp_ln312_4_reg_6415 <= icmp_ln312_4_fu_3126_p2;
                icmp_ln312_5_reg_6467 <= icmp_ln312_5_fu_3287_p2;
                icmp_ln312_6_reg_6519 <= icmp_ln312_6_fu_3448_p2;
                icmp_ln312_7_reg_6571 <= icmp_ln312_7_fu_3609_p2;
                icmp_ln312_8_reg_6623 <= icmp_ln312_8_fu_3770_p2;
                icmp_ln312_9_reg_6675 <= icmp_ln312_9_fu_3931_p2;
                icmp_ln312_reg_6207 <= icmp_ln312_fu_2482_p2;
                icmp_ln314_10_reg_6732 <= icmp_ln314_10_fu_4098_p2;
                icmp_ln314_11_reg_6784 <= icmp_ln314_11_fu_4259_p2;
                icmp_ln314_1_reg_6264 <= icmp_ln314_1_fu_2649_p2;
                icmp_ln314_2_reg_6316 <= icmp_ln314_2_fu_2810_p2;
                icmp_ln314_3_reg_6368 <= icmp_ln314_3_fu_2971_p2;
                icmp_ln314_4_reg_6420 <= icmp_ln314_4_fu_3132_p2;
                icmp_ln314_5_reg_6472 <= icmp_ln314_5_fu_3293_p2;
                icmp_ln314_6_reg_6524 <= icmp_ln314_6_fu_3454_p2;
                icmp_ln314_7_reg_6576 <= icmp_ln314_7_fu_3615_p2;
                icmp_ln314_8_reg_6628 <= icmp_ln314_8_fu_3776_p2;
                icmp_ln314_9_reg_6680 <= icmp_ln314_9_fu_3937_p2;
                icmp_ln314_reg_6212 <= icmp_ln314_fu_2488_p2;
                icmp_ln35_10_reg_6441 <= icmp_ln35_10_fu_3217_p2;
                icmp_ln35_11_reg_6446 <= icmp_ln35_11_fu_3223_p2;
                icmp_ln35_12_reg_6493 <= icmp_ln35_12_fu_3378_p2;
                icmp_ln35_13_reg_6498 <= icmp_ln35_13_fu_3384_p2;
                icmp_ln35_14_reg_6545 <= icmp_ln35_14_fu_3539_p2;
                icmp_ln35_15_reg_6550 <= icmp_ln35_15_fu_3545_p2;
                icmp_ln35_16_reg_6597 <= icmp_ln35_16_fu_3700_p2;
                icmp_ln35_17_reg_6602 <= icmp_ln35_17_fu_3706_p2;
                icmp_ln35_18_reg_6649 <= icmp_ln35_18_fu_3861_p2;
                icmp_ln35_19_reg_6654 <= icmp_ln35_19_fu_3867_p2;
                icmp_ln35_1_reg_6186 <= icmp_ln35_1_fu_2418_p2;
                icmp_ln35_20_reg_6701 <= icmp_ln35_20_fu_4022_p2;
                icmp_ln35_21_reg_6706 <= icmp_ln35_21_fu_4028_p2;
                icmp_ln35_22_reg_6753 <= icmp_ln35_22_fu_4183_p2;
                icmp_ln35_23_reg_6758 <= icmp_ln35_23_fu_4189_p2;
                icmp_ln35_2_reg_6233 <= icmp_ln35_2_fu_2573_p2;
                icmp_ln35_3_reg_6238 <= icmp_ln35_3_fu_2579_p2;
                icmp_ln35_4_reg_6285 <= icmp_ln35_4_fu_2734_p2;
                icmp_ln35_5_reg_6290 <= icmp_ln35_5_fu_2740_p2;
                icmp_ln35_6_reg_6337 <= icmp_ln35_6_fu_2895_p2;
                icmp_ln35_7_reg_6342 <= icmp_ln35_7_fu_2901_p2;
                icmp_ln35_8_reg_6389 <= icmp_ln35_8_fu_3056_p2;
                icmp_ln35_9_reg_6394 <= icmp_ln35_9_fu_3062_p2;
                icmp_ln35_reg_6181 <= icmp_ln35_fu_2412_p2;
                lshr_ln186_10_reg_5924_pp0_iter2_reg <= lshr_ln186_10_reg_5924;
                lshr_ln186_10_reg_5924_pp0_iter3_reg <= lshr_ln186_10_reg_5924_pp0_iter2_reg;
                lshr_ln186_1_reg_5824_pp0_iter2_reg <= lshr_ln186_1_reg_5824;
                lshr_ln186_1_reg_5824_pp0_iter3_reg <= lshr_ln186_1_reg_5824_pp0_iter2_reg;
                lshr_ln186_2_reg_5724_pp0_iter2_reg <= lshr_ln186_2_reg_5724;
                lshr_ln186_2_reg_5724_pp0_iter3_reg <= lshr_ln186_2_reg_5724_pp0_iter2_reg;
                lshr_ln186_3_reg_5844_pp0_iter2_reg <= lshr_ln186_3_reg_5844;
                lshr_ln186_3_reg_5844_pp0_iter3_reg <= lshr_ln186_3_reg_5844_pp0_iter2_reg;
                lshr_ln186_4_reg_5744_pp0_iter2_reg <= lshr_ln186_4_reg_5744;
                lshr_ln186_4_reg_5744_pp0_iter3_reg <= lshr_ln186_4_reg_5744_pp0_iter2_reg;
                lshr_ln186_5_reg_5864_pp0_iter2_reg <= lshr_ln186_5_reg_5864;
                lshr_ln186_5_reg_5864_pp0_iter3_reg <= lshr_ln186_5_reg_5864_pp0_iter2_reg;
                lshr_ln186_6_reg_5764_pp0_iter2_reg <= lshr_ln186_6_reg_5764;
                lshr_ln186_6_reg_5764_pp0_iter3_reg <= lshr_ln186_6_reg_5764_pp0_iter2_reg;
                lshr_ln186_7_reg_5884_pp0_iter2_reg <= lshr_ln186_7_reg_5884;
                lshr_ln186_7_reg_5884_pp0_iter3_reg <= lshr_ln186_7_reg_5884_pp0_iter2_reg;
                lshr_ln186_8_reg_5784_pp0_iter2_reg <= lshr_ln186_8_reg_5784;
                lshr_ln186_8_reg_5784_pp0_iter3_reg <= lshr_ln186_8_reg_5784_pp0_iter2_reg;
                lshr_ln186_9_reg_5904_pp0_iter2_reg <= lshr_ln186_9_reg_5904;
                lshr_ln186_9_reg_5904_pp0_iter3_reg <= lshr_ln186_9_reg_5904_pp0_iter2_reg;
                lshr_ln186_s_reg_5804_pp0_iter2_reg <= lshr_ln186_s_reg_5804;
                lshr_ln186_s_reg_5804_pp0_iter3_reg <= lshr_ln186_s_reg_5804_pp0_iter2_reg;
                lshr_ln_reg_5704_pp0_iter2_reg <= lshr_ln_reg_5704;
                lshr_ln_reg_5704_pp0_iter3_reg <= lshr_ln_reg_5704_pp0_iter2_reg;
                or_ln312_10_reg_6743 <= or_ln312_10_fu_4134_p2;
                or_ln312_11_reg_6795 <= or_ln312_11_fu_4295_p2;
                or_ln312_1_reg_6275 <= or_ln312_1_fu_2685_p2;
                or_ln312_2_reg_6327 <= or_ln312_2_fu_2846_p2;
                or_ln312_3_reg_6379 <= or_ln312_3_fu_3007_p2;
                or_ln312_4_reg_6431 <= or_ln312_4_fu_3168_p2;
                or_ln312_5_reg_6483 <= or_ln312_5_fu_3329_p2;
                or_ln312_6_reg_6535 <= or_ln312_6_fu_3490_p2;
                or_ln312_7_reg_6587 <= or_ln312_7_fu_3651_p2;
                or_ln312_8_reg_6639 <= or_ln312_8_fu_3812_p2;
                or_ln312_9_reg_6691 <= or_ln312_9_fu_3973_p2;
                or_ln312_reg_6223 <= or_ln312_fu_2524_p2;
                p_Result_10_reg_6451 <= reg_5_fu_3200_p1(63 downto 63);
                p_Result_12_reg_6503 <= reg_6_fu_3361_p1(63 downto 63);
                p_Result_14_reg_6555 <= reg_7_fu_3522_p1(63 downto 63);
                p_Result_16_reg_6607 <= reg_8_fu_3683_p1(63 downto 63);
                p_Result_18_reg_6659 <= reg_9_fu_3844_p1(63 downto 63);
                p_Result_20_reg_6711 <= reg_10_fu_4005_p1(63 downto 63);
                p_Result_22_reg_6763 <= reg_11_fu_4166_p1(63 downto 63);
                p_Result_2_reg_6243 <= reg_1_fu_2556_p1(63 downto 63);
                p_Result_4_reg_6295 <= reg_2_fu_2717_p1(63 downto 63);
                p_Result_6_reg_6347 <= reg_3_fu_2878_p1(63 downto 63);
                p_Result_8_reg_6399 <= reg_4_fu_3039_p1(63 downto 63);
                p_Result_s_reg_6191 <= reg_fu_2395_p1(63 downto 63);
                ready_V_reg_5684_pp0_iter10_reg <= ready_V_reg_5684_pp0_iter9_reg;
                ready_V_reg_5684_pp0_iter11_reg <= ready_V_reg_5684_pp0_iter10_reg;
                ready_V_reg_5684_pp0_iter12_reg <= ready_V_reg_5684_pp0_iter11_reg;
                ready_V_reg_5684_pp0_iter13_reg <= ready_V_reg_5684_pp0_iter12_reg;
                ready_V_reg_5684_pp0_iter14_reg <= ready_V_reg_5684_pp0_iter13_reg;
                ready_V_reg_5684_pp0_iter15_reg <= ready_V_reg_5684_pp0_iter14_reg;
                ready_V_reg_5684_pp0_iter2_reg <= ready_V_reg_5684_pp0_iter1_reg;
                ready_V_reg_5684_pp0_iter3_reg <= ready_V_reg_5684_pp0_iter2_reg;
                ready_V_reg_5684_pp0_iter4_reg <= ready_V_reg_5684_pp0_iter3_reg;
                ready_V_reg_5684_pp0_iter5_reg <= ready_V_reg_5684_pp0_iter4_reg;
                ready_V_reg_5684_pp0_iter6_reg <= ready_V_reg_5684_pp0_iter5_reg;
                ready_V_reg_5684_pp0_iter7_reg <= ready_V_reg_5684_pp0_iter6_reg;
                ready_V_reg_5684_pp0_iter8_reg <= ready_V_reg_5684_pp0_iter7_reg;
                ready_V_reg_5684_pp0_iter9_reg <= ready_V_reg_5684_pp0_iter8_reg;
                ret_V_11_reg_5944 <= ret_V_11_fu_2149_p2;
                ret_V_14_reg_5949 <= ret_V_14_fu_2173_p2;
                ret_V_17_reg_5954 <= ret_V_17_fu_2197_p2;
                ret_V_20_reg_5959 <= ret_V_20_fu_2221_p2;
                ret_V_23_reg_5964 <= ret_V_23_fu_2245_p2;
                ret_V_26_reg_5969 <= ret_V_26_fu_2269_p2;
                ret_V_29_reg_5974 <= ret_V_29_fu_2293_p2;
                ret_V_2_reg_5929 <= ret_V_2_fu_2077_p2;
                ret_V_32_reg_5979 <= ret_V_32_fu_2317_p2;
                ret_V_35_reg_5984 <= ret_V_35_fu_2341_p2;
                ret_V_5_reg_5934 <= ret_V_5_fu_2101_p2;
                ret_V_8_reg_5939 <= ret_V_8_fu_2125_p2;
                select_ln315_10_reg_6748 <= select_ln315_10_fu_4158_p3;
                select_ln315_11_reg_6800 <= select_ln315_11_fu_4319_p3;
                select_ln315_1_reg_6280 <= select_ln315_1_fu_2709_p3;
                select_ln315_2_reg_6332 <= select_ln315_2_fu_2870_p3;
                select_ln315_3_reg_6384 <= select_ln315_3_fu_3031_p3;
                select_ln315_4_reg_6436 <= select_ln315_4_fu_3192_p3;
                select_ln315_5_reg_6488 <= select_ln315_5_fu_3353_p3;
                select_ln315_6_reg_6540 <= select_ln315_6_fu_3514_p3;
                select_ln315_7_reg_6592 <= select_ln315_7_fu_3675_p3;
                select_ln315_8_reg_6644 <= select_ln315_8_fu_3836_p3;
                select_ln315_9_reg_6696 <= select_ln315_9_fu_3997_p3;
                select_ln315_reg_6228 <= select_ln315_fu_2548_p3;
                sh_amt_11_reg_6477 <= sh_amt_11_fu_3305_p2;
                sh_amt_13_reg_6529 <= sh_amt_13_fu_3466_p2;
                sh_amt_15_reg_6581 <= sh_amt_15_fu_3627_p2;
                sh_amt_17_reg_6633 <= sh_amt_17_fu_3788_p2;
                sh_amt_19_reg_6685 <= sh_amt_19_fu_3949_p2;
                sh_amt_1_reg_6217 <= sh_amt_1_fu_2500_p2;
                sh_amt_21_reg_6737 <= sh_amt_21_fu_4110_p2;
                sh_amt_23_reg_6789 <= sh_amt_23_fu_4271_p2;
                sh_amt_3_reg_6269 <= sh_amt_3_fu_2661_p2;
                sh_amt_5_reg_6321 <= sh_amt_5_fu_2822_p2;
                sh_amt_7_reg_6373 <= sh_amt_7_fu_2983_p2;
                sh_amt_9_reg_6425 <= sh_amt_9_fu_3144_p2;
                trunc_ln313_10_reg_6716 <= trunc_ln313_10_fu_4064_p1;
                trunc_ln313_11_reg_6768 <= trunc_ln313_11_fu_4225_p1;
                trunc_ln313_1_reg_6248 <= trunc_ln313_1_fu_2615_p1;
                trunc_ln313_2_reg_6300 <= trunc_ln313_2_fu_2776_p1;
                trunc_ln313_3_reg_6352 <= trunc_ln313_3_fu_2937_p1;
                trunc_ln313_4_reg_6404 <= trunc_ln313_4_fu_3098_p1;
                trunc_ln313_5_reg_6456 <= trunc_ln313_5_fu_3259_p1;
                trunc_ln313_6_reg_6508 <= trunc_ln313_6_fu_3420_p1;
                trunc_ln313_7_reg_6560 <= trunc_ln313_7_fu_3581_p1;
                trunc_ln313_8_reg_6612 <= trunc_ln313_8_fu_3742_p1;
                trunc_ln313_9_reg_6664 <= trunc_ln313_9_fu_3903_p1;
                trunc_ln313_reg_6196 <= trunc_ln313_fu_2454_p1;
                trunc_ln5_reg_5679_pp0_iter10_reg <= trunc_ln5_reg_5679_pp0_iter9_reg;
                trunc_ln5_reg_5679_pp0_iter11_reg <= trunc_ln5_reg_5679_pp0_iter10_reg;
                trunc_ln5_reg_5679_pp0_iter12_reg <= trunc_ln5_reg_5679_pp0_iter11_reg;
                trunc_ln5_reg_5679_pp0_iter13_reg <= trunc_ln5_reg_5679_pp0_iter12_reg;
                trunc_ln5_reg_5679_pp0_iter14_reg <= trunc_ln5_reg_5679_pp0_iter13_reg;
                trunc_ln5_reg_5679_pp0_iter15_reg <= trunc_ln5_reg_5679_pp0_iter14_reg;
                trunc_ln5_reg_5679_pp0_iter2_reg <= trunc_ln5_reg_5679_pp0_iter1_reg;
                trunc_ln5_reg_5679_pp0_iter3_reg <= trunc_ln5_reg_5679_pp0_iter2_reg;
                trunc_ln5_reg_5679_pp0_iter4_reg <= trunc_ln5_reg_5679_pp0_iter3_reg;
                trunc_ln5_reg_5679_pp0_iter5_reg <= trunc_ln5_reg_5679_pp0_iter4_reg;
                trunc_ln5_reg_5679_pp0_iter6_reg <= trunc_ln5_reg_5679_pp0_iter5_reg;
                trunc_ln5_reg_5679_pp0_iter7_reg <= trunc_ln5_reg_5679_pp0_iter6_reg;
                trunc_ln5_reg_5679_pp0_iter8_reg <= trunc_ln5_reg_5679_pp0_iter7_reg;
                trunc_ln5_reg_5679_pp0_iter9_reg <= trunc_ln5_reg_5679_pp0_iter8_reg;
                val_10_reg_6169 <= grp_fu_692_p2;
                val_11_reg_6175 <= grp_fu_697_p2;
                val_1_reg_6115 <= grp_fu_647_p2;
                val_2_reg_6121 <= grp_fu_652_p2;
                val_3_reg_6127 <= grp_fu_657_p2;
                val_4_reg_6133 <= grp_fu_662_p2;
                val_5_reg_6139 <= grp_fu_667_p2;
                val_6_reg_6145 <= grp_fu_672_p2;
                val_7_reg_6151 <= grp_fu_677_p2;
                val_8_reg_6157 <= grp_fu_682_p2;
                val_9_reg_6163 <= grp_fu_687_p2;
                val_reg_6109 <= grp_fu_642_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                edges_load_10_reg_5899 <= edges_s_q1;
                edges_load_11_reg_5919 <= edges_s_q0;
                edges_load_1_reg_5719 <= edges_s_q10;
                edges_load_2_reg_5739 <= edges_s_q9;
                edges_load_3_reg_5759 <= edges_s_q8;
                edges_load_4_reg_5779 <= edges_s_q7;
                edges_load_5_reg_5799 <= edges_s_q6;
                edges_load_6_reg_5819 <= edges_s_q5;
                edges_load_7_reg_5839 <= edges_s_q4;
                edges_load_8_reg_5859 <= edges_s_q3;
                edges_load_9_reg_5879 <= edges_s_q2;
                edges_load_reg_5699 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lshr_ln186_10_reg_5924 <= lshr_ln186_10_fu_2050_p1(13 downto 1);
                lshr_ln186_1_reg_5824 <= lshr_ln186_1_fu_1935_p1(13 downto 1);
                lshr_ln186_2_reg_5724 <= lshr_ln186_2_fu_1820_p1(13 downto 1);
                lshr_ln186_3_reg_5844 <= lshr_ln186_3_fu_1958_p1(13 downto 1);
                lshr_ln186_4_reg_5744 <= lshr_ln186_4_fu_1843_p1(13 downto 1);
                lshr_ln186_5_reg_5864 <= lshr_ln186_5_fu_1981_p1(13 downto 1);
                lshr_ln186_6_reg_5764 <= lshr_ln186_6_fu_1866_p1(13 downto 1);
                lshr_ln186_7_reg_5884 <= lshr_ln186_7_fu_2004_p1(13 downto 1);
                lshr_ln186_8_reg_5784 <= lshr_ln186_8_fu_1889_p1(13 downto 1);
                lshr_ln186_9_reg_5904 <= lshr_ln186_9_fu_2027_p1(13 downto 1);
                lshr_ln186_s_reg_5804 <= lshr_ln186_s_fu_1912_p1(13 downto 1);
                lshr_ln_reg_5704 <= lshr_ln_fu_1797_p1(13 downto 1);
                ready_V_reg_5684 <= ready_V_fu_1780_p1;
                ready_V_reg_5684_pp0_iter1_reg <= ready_V_reg_5684;
                ret_V_36_reg_5439 <= iBus(12 downto 7);
                ret_V_37_reg_5459 <= iBus(26 downto 21);
                ret_V_38_reg_5479 <= iBus(40 downto 35);
                ret_V_39_reg_5499 <= iBus(54 downto 49);
                ret_V_40_reg_5519 <= iBus(68 downto 63);
                ret_V_41_reg_5539 <= iBus(82 downto 77);
                ret_V_42_reg_5559 <= iBus(96 downto 91);
                ret_V_43_reg_5579 <= iBus(110 downto 105);
                ret_V_44_reg_5599 <= iBus(124 downto 119);
                ret_V_45_reg_5619 <= iBus(138 downto 133);
                ret_V_46_reg_5639 <= iBus(152 downto 147);
                ret_V_47_reg_5659 <= iBus(166 downto 161);
                trunc_ln5_reg_5679 <= iBus(238 downto 169);
                trunc_ln5_reg_5679_pp0_iter1_reg <= trunc_ln5_reg_5679;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_10_fu_2134_p2 <= std_logic_vector(unsigned(zext_ln186_3_fu_2131_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_13_fu_2158_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_2155_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_16_fu_2182_p2 <= std_logic_vector(unsigned(zext_ln186_5_fu_2179_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_19_fu_2206_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_2203_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_22_fu_2230_p2 <= std_logic_vector(unsigned(zext_ln186_7_fu_2227_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_25_fu_2254_p2 <= std_logic_vector(unsigned(zext_ln186_8_fu_2251_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_28_fu_2278_p2 <= std_logic_vector(unsigned(zext_ln186_9_fu_2275_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_31_fu_2302_p2 <= std_logic_vector(unsigned(zext_ln186_10_fu_2299_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_34_fu_2326_p2 <= std_logic_vector(unsigned(zext_ln186_11_fu_2323_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_4_fu_2086_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_2083_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_7_fu_2110_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_2107_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_fu_2063_p2 <= std_logic_vector(unsigned(edges_load_reg_5699_pp0_iter3_reg) + unsigned(zext_ln186_fu_2060_p1));
    add_ln214_10_fu_1253_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1229_p1) + unsigned(zext_ln1035_11_fu_1239_p1));
    add_ln214_12_fu_1334_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1310_p1) + unsigned(zext_ln1035_13_fu_1320_p1));
    add_ln214_14_fu_1415_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_1391_p1) + unsigned(zext_ln1035_15_fu_1401_p1));
    add_ln214_16_fu_1496_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_1472_p1) + unsigned(zext_ln1035_17_fu_1482_p1));
    add_ln214_18_fu_1577_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_1553_p1) + unsigned(zext_ln1035_19_fu_1563_p1));
    add_ln214_20_fu_1658_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_1634_p1) + unsigned(zext_ln1035_21_fu_1644_p1));
    add_ln214_22_fu_1739_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_1715_p1) + unsigned(zext_ln1035_23_fu_1725_p1));
    add_ln214_2_fu_929_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_905_p1) + unsigned(zext_ln1035_3_fu_915_p1));
    add_ln214_4_fu_1010_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_986_p1) + unsigned(zext_ln1035_5_fu_996_p1));
    add_ln214_6_fu_1091_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1067_p1) + unsigned(zext_ln1035_7_fu_1077_p1));
    add_ln214_8_fu_1172_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1148_p1) + unsigned(zext_ln1035_9_fu_1158_p1));
    add_ln214_fu_848_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_824_p1) + unsigned(zext_ln1035_1_fu_834_p1));
    and_ln312_10_fu_5161_p2 <= (xor_ln308_10_fu_5156_p2 and icmp_ln312_10_reg_6727);
    and_ln312_11_fu_5241_p2 <= (xor_ln308_11_fu_5236_p2 and icmp_ln312_11_reg_6779);
    and_ln312_1_fu_4462_p2 <= (xor_ln308_1_fu_4457_p2 and icmp_ln312_1_reg_6259);
    and_ln312_2_fu_4542_p2 <= (xor_ln308_2_fu_4537_p2 and icmp_ln312_2_reg_6311);
    and_ln312_3_fu_4615_p2 <= (xor_ln308_3_fu_4610_p2 and icmp_ln312_3_reg_6363);
    and_ln312_4_fu_4695_p2 <= (xor_ln308_4_fu_4690_p2 and icmp_ln312_4_reg_6415);
    and_ln312_5_fu_4775_p2 <= (xor_ln308_5_fu_4770_p2 and icmp_ln312_5_reg_6467);
    and_ln312_6_fu_4848_p2 <= (xor_ln308_6_fu_4843_p2 and icmp_ln312_6_reg_6519);
    and_ln312_7_fu_4928_p2 <= (xor_ln308_7_fu_4923_p2 and icmp_ln312_7_reg_6571);
    and_ln312_8_fu_5008_p2 <= (xor_ln308_8_fu_5003_p2 and icmp_ln312_8_reg_6623);
    and_ln312_9_fu_5081_p2 <= (xor_ln308_9_fu_5076_p2 and icmp_ln312_9_reg_6675);
    and_ln312_fu_4382_p2 <= (xor_ln308_fu_4377_p2 and icmp_ln312_reg_6207);
    and_ln315_10_fu_3341_p2 <= (xor_ln312_5_fu_3335_p2 and icmp_ln315_5_fu_3299_p2);
    and_ln315_11_fu_3347_p2 <= (icmp_ln314_5_fu_3293_p2 and and_ln315_10_fu_3341_p2);
    and_ln315_12_fu_3502_p2 <= (xor_ln312_6_fu_3496_p2 and icmp_ln315_6_fu_3460_p2);
    and_ln315_13_fu_3508_p2 <= (icmp_ln314_6_fu_3454_p2 and and_ln315_12_fu_3502_p2);
    and_ln315_14_fu_3663_p2 <= (xor_ln312_7_fu_3657_p2 and icmp_ln315_7_fu_3621_p2);
    and_ln315_15_fu_3669_p2 <= (icmp_ln314_7_fu_3615_p2 and and_ln315_14_fu_3663_p2);
    and_ln315_16_fu_3824_p2 <= (xor_ln312_8_fu_3818_p2 and icmp_ln315_8_fu_3782_p2);
    and_ln315_17_fu_3830_p2 <= (icmp_ln314_8_fu_3776_p2 and and_ln315_16_fu_3824_p2);
    and_ln315_18_fu_3985_p2 <= (xor_ln312_9_fu_3979_p2 and icmp_ln315_9_fu_3943_p2);
    and_ln315_19_fu_3991_p2 <= (icmp_ln314_9_fu_3937_p2 and and_ln315_18_fu_3985_p2);
    and_ln315_1_fu_2542_p2 <= (icmp_ln314_fu_2488_p2 and and_ln315_fu_2536_p2);
    and_ln315_20_fu_4146_p2 <= (xor_ln312_10_fu_4140_p2 and icmp_ln315_10_fu_4104_p2);
    and_ln315_21_fu_4152_p2 <= (icmp_ln314_10_fu_4098_p2 and and_ln315_20_fu_4146_p2);
    and_ln315_22_fu_4307_p2 <= (xor_ln312_11_fu_4301_p2 and icmp_ln315_11_fu_4265_p2);
    and_ln315_23_fu_4313_p2 <= (icmp_ln314_11_fu_4259_p2 and and_ln315_22_fu_4307_p2);
    and_ln315_2_fu_2697_p2 <= (xor_ln312_1_fu_2691_p2 and icmp_ln315_1_fu_2655_p2);
    and_ln315_3_fu_2703_p2 <= (icmp_ln314_1_fu_2649_p2 and and_ln315_2_fu_2697_p2);
    and_ln315_4_fu_2858_p2 <= (xor_ln312_2_fu_2852_p2 and icmp_ln315_2_fu_2816_p2);
    and_ln315_5_fu_2864_p2 <= (icmp_ln314_2_fu_2810_p2 and and_ln315_4_fu_2858_p2);
    and_ln315_6_fu_3019_p2 <= (xor_ln312_3_fu_3013_p2 and icmp_ln315_3_fu_2977_p2);
    and_ln315_7_fu_3025_p2 <= (icmp_ln314_3_fu_2971_p2 and and_ln315_6_fu_3019_p2);
    and_ln315_8_fu_3180_p2 <= (xor_ln312_4_fu_3174_p2 and icmp_ln315_4_fu_3138_p2);
    and_ln315_9_fu_3186_p2 <= (icmp_ln314_4_fu_3132_p2 and and_ln315_8_fu_3180_p2);
    and_ln315_fu_2536_p2 <= (xor_ln312_fu_2530_p2 and icmp_ln315_fu_2494_p2);
    and_ln333_10_fu_5143_p2 <= (xor_ln314_10_fu_5137_p2 and icmp_ln333_10_fu_5119_p2);
    and_ln333_11_fu_5223_p2 <= (xor_ln314_11_fu_5217_p2 and icmp_ln333_11_fu_5199_p2);
    and_ln333_1_fu_4444_p2 <= (xor_ln314_1_fu_4438_p2 and icmp_ln333_1_fu_4420_p2);
    and_ln333_2_fu_4524_p2 <= (xor_ln314_2_fu_4518_p2 and icmp_ln333_2_fu_4500_p2);
    and_ln333_3_fu_4597_p2 <= (xor_ln314_3_fu_4591_p2 and icmp_ln333_3_fu_4573_p2);
    and_ln333_4_fu_4677_p2 <= (xor_ln314_4_fu_4671_p2 and icmp_ln333_4_fu_4653_p2);
    and_ln333_5_fu_4757_p2 <= (xor_ln314_5_fu_4751_p2 and icmp_ln333_5_fu_4733_p2);
    and_ln333_6_fu_4830_p2 <= (xor_ln314_6_fu_4824_p2 and icmp_ln333_6_fu_4806_p2);
    and_ln333_7_fu_4910_p2 <= (xor_ln314_7_fu_4904_p2 and icmp_ln333_7_fu_4886_p2);
    and_ln333_8_fu_4990_p2 <= (xor_ln314_8_fu_4984_p2 and icmp_ln333_8_fu_4966_p2);
    and_ln333_9_fu_5063_p2 <= (xor_ln314_9_fu_5057_p2 and icmp_ln333_9_fu_5039_p2);
    and_ln333_fu_4364_p2 <= (xor_ln314_fu_4358_p2 and icmp_ln333_fu_4340_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    charge1_V_10_fu_2308_p1 <= grp_fu_5423_p3;
    charge1_V_10_fu_2308_p2 <= std_logic_vector(unsigned(add_ln186_31_fu_2302_p2) + unsigned(charge1_V_10_fu_2308_p1));
    charge1_V_11_fu_2332_p1 <= grp_fu_5431_p3;
    charge1_V_11_fu_2332_p2 <= std_logic_vector(unsigned(add_ln186_34_fu_2326_p2) + unsigned(charge1_V_11_fu_2332_p1));
    charge1_V_1_fu_2092_p1 <= grp_fu_5351_p3;
    charge1_V_1_fu_2092_p2 <= std_logic_vector(unsigned(add_ln186_4_fu_2086_p2) + unsigned(charge1_V_1_fu_2092_p1));
    charge1_V_2_fu_2116_p1 <= grp_fu_5359_p3;
    charge1_V_2_fu_2116_p2 <= std_logic_vector(unsigned(add_ln186_7_fu_2110_p2) + unsigned(charge1_V_2_fu_2116_p1));
    charge1_V_3_fu_2140_p1 <= grp_fu_5367_p3;
    charge1_V_3_fu_2140_p2 <= std_logic_vector(unsigned(add_ln186_10_fu_2134_p2) + unsigned(charge1_V_3_fu_2140_p1));
    charge1_V_4_fu_2164_p1 <= grp_fu_5375_p3;
    charge1_V_4_fu_2164_p2 <= std_logic_vector(unsigned(add_ln186_13_fu_2158_p2) + unsigned(charge1_V_4_fu_2164_p1));
    charge1_V_5_fu_2188_p1 <= grp_fu_5383_p3;
    charge1_V_5_fu_2188_p2 <= std_logic_vector(unsigned(add_ln186_16_fu_2182_p2) + unsigned(charge1_V_5_fu_2188_p1));
    charge1_V_6_fu_2212_p1 <= grp_fu_5391_p3;
    charge1_V_6_fu_2212_p2 <= std_logic_vector(unsigned(add_ln186_19_fu_2206_p2) + unsigned(charge1_V_6_fu_2212_p1));
    charge1_V_7_fu_2236_p1 <= grp_fu_5399_p3;
    charge1_V_7_fu_2236_p2 <= std_logic_vector(unsigned(add_ln186_22_fu_2230_p2) + unsigned(charge1_V_7_fu_2236_p1));
    charge1_V_8_fu_2260_p1 <= grp_fu_5407_p3;
    charge1_V_8_fu_2260_p2 <= std_logic_vector(unsigned(add_ln186_25_fu_2254_p2) + unsigned(charge1_V_8_fu_2260_p1));
    charge1_V_9_fu_2284_p1 <= grp_fu_5415_p3;
    charge1_V_9_fu_2284_p2 <= std_logic_vector(unsigned(add_ln186_28_fu_2278_p2) + unsigned(charge1_V_9_fu_2284_p1));
    charge1_V_fu_2068_p2 <= std_logic_vector(signed(grp_fu_5342_p3) + signed(add_ln186_fu_2063_p2));
    edges_s_address0 <= zext_ln541_23_fu_1759_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_22_fu_1678_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_13_fu_949_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_12_fu_868_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_21_fu_1597_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_20_fu_1516_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_19_fu_1435_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_18_fu_1354_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_17_fu_1273_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_16_fu_1192_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_15_fu_1111_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_14_fu_1030_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_4046_p4 <= reg_10_fu_4005_p1(62 downto 52);
    exp_11_fu_4207_p4 <= reg_11_fu_4166_p1(62 downto 52);
    exp_1_fu_2597_p4 <= reg_1_fu_2556_p1(62 downto 52);
    exp_2_fu_2758_p4 <= reg_2_fu_2717_p1(62 downto 52);
    exp_3_fu_2919_p4 <= reg_3_fu_2878_p1(62 downto 52);
    exp_4_fu_3080_p4 <= reg_4_fu_3039_p1(62 downto 52);
    exp_5_fu_3241_p4 <= reg_5_fu_3200_p1(62 downto 52);
    exp_6_fu_3402_p4 <= reg_6_fu_3361_p1(62 downto 52);
    exp_7_fu_3563_p4 <= reg_7_fu_3522_p1(62 downto 52);
    exp_8_fu_3724_p4 <= reg_8_fu_3683_p1(62 downto 52);
    exp_9_fu_3885_p4 <= reg_9_fu_3844_p1(62 downto 52);
    exp_fu_2436_p4 <= reg_fu_2395_p1(62 downto 52);
    grp_fu_5342_p2 <= ap_const_lv14_3FFF(1 - 1 downto 0);
        grp_fu_762_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_5929),32));

        grp_fu_765_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_5_reg_5934),32));

        grp_fu_768_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_reg_5939),32));

        grp_fu_771_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_5944),32));

        grp_fu_774_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_5949),32));

        grp_fu_777_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_reg_5954),32));

        grp_fu_780_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_reg_5959),32));

        grp_fu_783_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_5964),32));

        grp_fu_786_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_5969),32));

        grp_fu_789_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_29_reg_5974),32));

        grp_fu_792_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_reg_5979),32));

        grp_fu_795_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_reg_5984),32));

    helper_V_10_fu_5110_p2 <= (or_ln35_10_fu_5106_p2 and grp_fu_752_p2);
    helper_V_11_fu_5190_p2 <= (or_ln35_11_fu_5186_p2 and grp_fu_757_p2);
    helper_V_1_fu_4411_p2 <= (or_ln35_1_fu_4407_p2 and grp_fu_707_p2);
    helper_V_2_fu_4491_p2 <= (or_ln35_2_fu_4487_p2 and grp_fu_712_p2);
    helper_V_3_fu_4564_p2 <= (or_ln35_3_fu_4560_p2 and grp_fu_717_p2);
    helper_V_4_fu_4644_p2 <= (or_ln35_4_fu_4640_p2 and grp_fu_722_p2);
    helper_V_5_fu_4724_p2 <= (or_ln35_5_fu_4720_p2 and grp_fu_727_p2);
    helper_V_6_fu_4797_p2 <= (or_ln35_6_fu_4793_p2 and grp_fu_732_p2);
    helper_V_7_fu_4877_p2 <= (or_ln35_7_fu_4873_p2 and grp_fu_737_p2);
    helper_V_8_fu_4957_p2 <= (or_ln35_8_fu_4953_p2 and grp_fu_742_p2);
    helper_V_9_fu_5030_p2 <= (or_ln35_9_fu_5026_p2 and grp_fu_747_p2);
    helper_V_fu_4331_p2 <= (or_ln35_fu_4327_p2 and grp_fu_702_p2);
    icmp_ln1035_10_fu_1071_p2 <= "1" when (unsigned(ret_V_39_fu_1041_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1081_p2 <= "1" when (unsigned(ret_V_39_fu_1041_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1142_p2 <= "1" when (unsigned(ret_V_40_fu_1122_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1152_p2 <= "1" when (unsigned(ret_V_40_fu_1122_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1162_p2 <= "1" when (unsigned(ret_V_40_fu_1122_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1223_p2 <= "1" when (unsigned(ret_V_41_fu_1203_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1233_p2 <= "1" when (unsigned(ret_V_41_fu_1203_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1243_p2 <= "1" when (unsigned(ret_V_41_fu_1203_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1304_p2 <= "1" when (unsigned(ret_V_42_fu_1284_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1314_p2 <= "1" when (unsigned(ret_V_42_fu_1284_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_828_p2 <= "1" when (unsigned(ret_V_36_fu_798_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1324_p2 <= "1" when (unsigned(ret_V_42_fu_1284_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_1385_p2 <= "1" when (unsigned(ret_V_43_fu_1365_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_1395_p2 <= "1" when (unsigned(ret_V_43_fu_1365_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_1405_p2 <= "1" when (unsigned(ret_V_43_fu_1365_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_1466_p2 <= "1" when (unsigned(ret_V_44_fu_1446_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_1476_p2 <= "1" when (unsigned(ret_V_44_fu_1446_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_1486_p2 <= "1" when (unsigned(ret_V_44_fu_1446_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_1547_p2 <= "1" when (unsigned(ret_V_45_fu_1527_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_1557_p2 <= "1" when (unsigned(ret_V_45_fu_1527_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_1567_p2 <= "1" when (unsigned(ret_V_45_fu_1527_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_838_p2 <= "1" when (unsigned(ret_V_36_fu_798_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_1628_p2 <= "1" when (unsigned(ret_V_46_fu_1608_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_1638_p2 <= "1" when (unsigned(ret_V_46_fu_1608_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_1648_p2 <= "1" when (unsigned(ret_V_46_fu_1608_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_1709_p2 <= "1" when (unsigned(ret_V_47_fu_1689_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_1719_p2 <= "1" when (unsigned(ret_V_47_fu_1689_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_1729_p2 <= "1" when (unsigned(ret_V_47_fu_1689_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_899_p2 <= "1" when (unsigned(ret_V_37_fu_879_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_909_p2 <= "1" when (unsigned(ret_V_37_fu_879_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_919_p2 <= "1" when (unsigned(ret_V_37_fu_879_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_980_p2 <= "1" when (unsigned(ret_V_38_fu_960_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_990_p2 <= "1" when (unsigned(ret_V_38_fu_960_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1000_p2 <= "1" when (unsigned(ret_V_38_fu_960_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1061_p2 <= "1" when (unsigned(ret_V_39_fu_1041_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_818_p2 <= "1" when (unsigned(ret_V_36_fu_798_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_4080_p2 <= "1" when (trunc_ln291_10_fu_4034_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_4241_p2 <= "1" when (trunc_ln291_11_fu_4195_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_2631_p2 <= "1" when (trunc_ln291_1_fu_2585_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_2792_p2 <= "1" when (trunc_ln291_2_fu_2746_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_2953_p2 <= "1" when (trunc_ln291_3_fu_2907_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_3114_p2 <= "1" when (trunc_ln291_4_fu_3068_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_3275_p2 <= "1" when (trunc_ln291_5_fu_3229_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_3436_p2 <= "1" when (trunc_ln291_6_fu_3390_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_3597_p2 <= "1" when (trunc_ln291_7_fu_3551_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_3758_p2 <= "1" when (trunc_ln291_8_fu_3712_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_3919_p2 <= "1" when (trunc_ln291_9_fu_3873_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_2470_p2 <= "1" when (trunc_ln291_fu_2424_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_4092_p2 <= "1" when (exp_10_fu_4046_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_4253_p2 <= "1" when (exp_11_fu_4207_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_2643_p2 <= "1" when (exp_1_fu_2597_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_2804_p2 <= "1" when (exp_2_fu_2758_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_2965_p2 <= "1" when (exp_3_fu_2919_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_3126_p2 <= "1" when (exp_4_fu_3080_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_3287_p2 <= "1" when (exp_5_fu_3241_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_3448_p2 <= "1" when (exp_6_fu_3402_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_3609_p2 <= "1" when (exp_7_fu_3563_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_3770_p2 <= "1" when (exp_8_fu_3724_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_3931_p2 <= "1" when (exp_9_fu_3885_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_2482_p2 <= "1" when (exp_fu_2436_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_4098_p2 <= "1" when (signed(sh_amt_20_fu_4086_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_4259_p2 <= "1" when (signed(sh_amt_22_fu_4247_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_2649_p2 <= "1" when (signed(sh_amt_2_fu_2637_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_2810_p2 <= "1" when (signed(sh_amt_4_fu_2798_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_2971_p2 <= "1" when (signed(sh_amt_6_fu_2959_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_3132_p2 <= "1" when (signed(sh_amt_8_fu_3120_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_3293_p2 <= "1" when (signed(sh_amt_10_fu_3281_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_3454_p2 <= "1" when (signed(sh_amt_12_fu_3442_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_3615_p2 <= "1" when (signed(sh_amt_14_fu_3603_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_3776_p2 <= "1" when (signed(sh_amt_16_fu_3764_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_3937_p2 <= "1" when (signed(sh_amt_18_fu_3925_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_2488_p2 <= "1" when (signed(sh_amt_fu_2476_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_4104_p2 <= "1" when (signed(sh_amt_20_fu_4086_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_4265_p2 <= "1" when (signed(sh_amt_22_fu_4247_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_2655_p2 <= "1" when (signed(sh_amt_2_fu_2637_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_2816_p2 <= "1" when (signed(sh_amt_4_fu_2798_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_2977_p2 <= "1" when (signed(sh_amt_6_fu_2959_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_3138_p2 <= "1" when (signed(sh_amt_8_fu_3120_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_3299_p2 <= "1" when (signed(sh_amt_10_fu_3281_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_3460_p2 <= "1" when (signed(sh_amt_12_fu_3442_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_3621_p2 <= "1" when (signed(sh_amt_14_fu_3603_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_3782_p2 <= "1" when (signed(sh_amt_16_fu_3764_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_3943_p2 <= "1" when (signed(sh_amt_18_fu_3925_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_2494_p2 <= "1" when (signed(sh_amt_fu_2476_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_5119_p2 <= "1" when (signed(sh_amt_21_reg_6737) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_5199_p2 <= "1" when (signed(sh_amt_23_reg_6789) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_4420_p2 <= "1" when (signed(sh_amt_3_reg_6269) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_4500_p2 <= "1" when (signed(sh_amt_5_reg_6321) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_4573_p2 <= "1" when (signed(sh_amt_7_reg_6373) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_4653_p2 <= "1" when (signed(sh_amt_9_reg_6425) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_4733_p2 <= "1" when (signed(sh_amt_11_reg_6477) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_4806_p2 <= "1" when (signed(sh_amt_13_reg_6529) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_4886_p2 <= "1" when (signed(sh_amt_15_reg_6581) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_4966_p2 <= "1" when (signed(sh_amt_17_reg_6633) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_5039_p2 <= "1" when (signed(sh_amt_19_reg_6685) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_4340_p2 <= "1" when (signed(sh_amt_1_reg_6217) < signed(ap_const_lv12_11)) else "0";
    icmp_ln35_10_fu_3217_p2 <= "0" when (tmp_9_fu_3203_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_11_fu_3223_p2 <= "1" when (trunc_ln35_5_fu_3213_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_12_fu_3378_p2 <= "0" when (tmp_11_fu_3364_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_13_fu_3384_p2 <= "1" when (trunc_ln35_6_fu_3374_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_14_fu_3539_p2 <= "0" when (tmp_13_fu_3525_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_15_fu_3545_p2 <= "1" when (trunc_ln35_7_fu_3535_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_16_fu_3700_p2 <= "0" when (tmp_15_fu_3686_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_17_fu_3706_p2 <= "1" when (trunc_ln35_8_fu_3696_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_18_fu_3861_p2 <= "0" when (tmp_17_fu_3847_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_19_fu_3867_p2 <= "1" when (trunc_ln35_9_fu_3857_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_1_fu_2418_p2 <= "1" when (trunc_ln35_fu_2408_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_20_fu_4022_p2 <= "0" when (tmp_19_fu_4008_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_21_fu_4028_p2 <= "1" when (trunc_ln35_10_fu_4018_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_22_fu_4183_p2 <= "0" when (tmp_21_fu_4169_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_23_fu_4189_p2 <= "1" when (trunc_ln35_11_fu_4179_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_2_fu_2573_p2 <= "0" when (tmp_fu_2559_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_3_fu_2579_p2 <= "1" when (trunc_ln35_1_fu_2569_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_4_fu_2734_p2 <= "0" when (tmp_1_fu_2720_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_5_fu_2740_p2 <= "1" when (trunc_ln35_2_fu_2730_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_6_fu_2895_p2 <= "0" when (tmp_4_fu_2881_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_7_fu_2901_p2 <= "1" when (trunc_ln35_3_fu_2891_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_8_fu_3056_p2 <= "0" when (tmp_6_fu_3042_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln35_9_fu_3062_p2 <= "1" when (trunc_ln35_4_fu_3052_p1 = ap_const_lv52_0) else "0";
    icmp_ln35_fu_2412_p2 <= "0" when (tmp_3_fu_2398_p4 = ap_const_lv11_7FF) else "1";
    lshr_ln186_10_fu_2050_p1 <= sense_s_q0;
    lshr_ln186_1_fu_1935_p1 <= sense_s_q5;
    lshr_ln186_2_fu_1820_p1 <= sense_s_q10;
    lshr_ln186_3_fu_1958_p1 <= sense_s_q4;
    lshr_ln186_4_fu_1843_p1 <= sense_s_q9;
    lshr_ln186_5_fu_1981_p1 <= sense_s_q3;
    lshr_ln186_6_fu_1866_p1 <= sense_s_q8;
    lshr_ln186_7_fu_2004_p1 <= sense_s_q2;
    lshr_ln186_8_fu_1889_p1 <= sense_s_q7;
    lshr_ln186_9_fu_2027_p1 <= sense_s_q1;
    lshr_ln186_s_fu_1912_p1 <= sense_s_q6;
    lshr_ln317_10_fu_4124_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_4076_p1),to_integer(unsigned('0' & zext_ln317_10_fu_4120_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_4285_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_4237_p1),to_integer(unsigned('0' & zext_ln317_11_fu_4281_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_2675_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_2627_p1),to_integer(unsigned('0' & zext_ln317_1_fu_2671_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_2836_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_2788_p1),to_integer(unsigned('0' & zext_ln317_2_fu_2832_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_2997_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_2949_p1),to_integer(unsigned('0' & zext_ln317_3_fu_2993_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_3158_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_3110_p1),to_integer(unsigned('0' & zext_ln317_4_fu_3154_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_3319_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_3271_p1),to_integer(unsigned('0' & zext_ln317_5_fu_3315_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_3480_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_3432_p1),to_integer(unsigned('0' & zext_ln317_6_fu_3476_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_3641_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_3593_p1),to_integer(unsigned('0' & zext_ln317_7_fu_3637_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_3802_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_3754_p1),to_integer(unsigned('0' & zext_ln317_8_fu_3798_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_3963_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_3915_p1),to_integer(unsigned('0' & zext_ln317_9_fu_3959_p1(31-1 downto 0)))));
    lshr_ln317_fu_2514_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_2466_p1),to_integer(unsigned('0' & zext_ln317_fu_2510_p1(31-1 downto 0)))));
    lshr_ln_fu_1797_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln541_11_fu_1765_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_10_fu_1684_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_1_fu_955_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_fu_874_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_9_fu_1603_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_8_fu_1522_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_7_fu_1441_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_6_fu_1360_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_5_fu_1279_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_4_fu_1198_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_3_fu_1117_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_2_fu_1036_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    oBus <= (((((((((((((((((((((((((trunc_ln5_reg_5679_pp0_iter15_reg & helper_V_11_fu_5190_p2) & helper_V_10_fu_5110_p2) & helper_V_9_fu_5030_p2) & helper_V_8_fu_4957_p2) & helper_V_7_fu_4877_p2) & helper_V_6_fu_4797_p2) & helper_V_5_fu_4724_p2) & helper_V_4_fu_4644_p2) & helper_V_3_fu_4564_p2) & helper_V_2_fu_4491_p2) & helper_V_1_fu_4411_p2) & helper_V_fu_4331_p2) & select_ln344_8_fu_5259_p3) & select_ln344_7_fu_5179_p3) & select_ln344_6_fu_5099_p3) & select_ln344_11_fu_5280_p3) & select_ln344_5_fu_4946_p3) & select_ln344_4_fu_4866_p3) & select_ln344_10_fu_5273_p3) & select_ln344_3_fu_4713_p3) & select_ln344_2_fu_4633_p3) & select_ln344_9_fu_5266_p3) & select_ln344_1_fu_4480_p3) & select_ln344_fu_4400_p3) & ready_V_reg_5684_pp0_iter15_reg);
    or_ln312_10_fu_4134_p2 <= (icmp_ln312_10_fu_4092_p2 or icmp_ln308_10_fu_4080_p2);
    or_ln312_11_fu_4295_p2 <= (icmp_ln312_11_fu_4253_p2 or icmp_ln308_11_fu_4241_p2);
    or_ln312_1_fu_2685_p2 <= (icmp_ln312_1_fu_2643_p2 or icmp_ln308_1_fu_2631_p2);
    or_ln312_2_fu_2846_p2 <= (icmp_ln312_2_fu_2804_p2 or icmp_ln308_2_fu_2792_p2);
    or_ln312_3_fu_3007_p2 <= (icmp_ln312_3_fu_2965_p2 or icmp_ln308_3_fu_2953_p2);
    or_ln312_4_fu_3168_p2 <= (icmp_ln312_4_fu_3126_p2 or icmp_ln308_4_fu_3114_p2);
    or_ln312_5_fu_3329_p2 <= (icmp_ln312_5_fu_3287_p2 or icmp_ln308_5_fu_3275_p2);
    or_ln312_6_fu_3490_p2 <= (icmp_ln312_6_fu_3448_p2 or icmp_ln308_6_fu_3436_p2);
    or_ln312_7_fu_3651_p2 <= (icmp_ln312_7_fu_3609_p2 or icmp_ln308_7_fu_3597_p2);
    or_ln312_8_fu_3812_p2 <= (icmp_ln312_8_fu_3770_p2 or icmp_ln308_8_fu_3758_p2);
    or_ln312_9_fu_3973_p2 <= (icmp_ln312_9_fu_3931_p2 or icmp_ln308_9_fu_3919_p2);
    or_ln312_fu_2524_p2 <= (icmp_ln312_fu_2482_p2 or icmp_ln308_fu_2470_p2);
    or_ln314_10_fu_5133_p2 <= (or_ln312_10_reg_6743 or icmp_ln314_10_reg_6732);
    or_ln314_11_fu_5213_p2 <= (or_ln312_11_reg_6795 or icmp_ln314_11_reg_6784);
    or_ln314_1_fu_4434_p2 <= (or_ln312_1_reg_6275 or icmp_ln314_1_reg_6264);
    or_ln314_2_fu_4514_p2 <= (or_ln312_2_reg_6327 or icmp_ln314_2_reg_6316);
    or_ln314_3_fu_4587_p2 <= (or_ln312_3_reg_6379 or icmp_ln314_3_reg_6368);
    or_ln314_4_fu_4667_p2 <= (or_ln312_4_reg_6431 or icmp_ln314_4_reg_6420);
    or_ln314_5_fu_4747_p2 <= (or_ln312_5_reg_6483 or icmp_ln314_5_reg_6472);
    or_ln314_6_fu_4820_p2 <= (or_ln312_6_reg_6535 or icmp_ln314_6_reg_6524);
    or_ln314_7_fu_4900_p2 <= (or_ln312_7_reg_6587 or icmp_ln314_7_reg_6576);
    or_ln314_8_fu_4980_p2 <= (or_ln312_8_reg_6639 or icmp_ln314_8_reg_6628);
    or_ln314_9_fu_5053_p2 <= (or_ln312_9_reg_6691 or icmp_ln314_9_reg_6680);
    or_ln314_fu_4354_p2 <= (or_ln312_reg_6223 or icmp_ln314_reg_6212);
    or_ln35_10_fu_5106_p2 <= (icmp_ln35_21_reg_6706 or icmp_ln35_20_reg_6701);
    or_ln35_11_fu_5186_p2 <= (icmp_ln35_23_reg_6758 or icmp_ln35_22_reg_6753);
    or_ln35_1_fu_4407_p2 <= (icmp_ln35_3_reg_6238 or icmp_ln35_2_reg_6233);
    or_ln35_2_fu_4487_p2 <= (icmp_ln35_5_reg_6290 or icmp_ln35_4_reg_6285);
    or_ln35_3_fu_4560_p2 <= (icmp_ln35_7_reg_6342 or icmp_ln35_6_reg_6337);
    or_ln35_4_fu_4640_p2 <= (icmp_ln35_9_reg_6394 or icmp_ln35_8_reg_6389);
    or_ln35_5_fu_4720_p2 <= (icmp_ln35_11_reg_6446 or icmp_ln35_10_reg_6441);
    or_ln35_6_fu_4793_p2 <= (icmp_ln35_13_reg_6498 or icmp_ln35_12_reg_6493);
    or_ln35_7_fu_4873_p2 <= (icmp_ln35_15_reg_6550 or icmp_ln35_14_reg_6545);
    or_ln35_8_fu_4953_p2 <= (icmp_ln35_17_reg_6602 or icmp_ln35_16_reg_6597);
    or_ln35_9_fu_5026_p2 <= (icmp_ln35_19_reg_6654 or icmp_ln35_18_reg_6649);
    or_ln35_fu_4327_p2 <= (icmp_ln35_reg_6181 or icmp_ln35_1_reg_6186);
    p_Result_11_fu_3263_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_3255_p1);
    p_Result_13_fu_3424_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_3416_p1);
    p_Result_15_fu_3585_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_3577_p1);
    p_Result_17_fu_3746_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_3738_p1);
    p_Result_19_fu_3907_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_3899_p1);
    p_Result_1_fu_2458_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_2450_p1);
    p_Result_21_fu_4068_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_4060_p1);
    p_Result_23_fu_4229_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_4221_p1);
    p_Result_3_fu_2619_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_2611_p1);
    p_Result_5_fu_2780_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_2772_p1);
    p_Result_7_fu_2941_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_2933_p1);
    p_Result_9_fu_3102_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_3094_p1);
    ready_V_fu_1780_p1 <= iBus(1 - 1 downto 0);
    reg_10_fu_4005_p1 <= val_10_reg_6169;
    reg_11_fu_4166_p1 <= val_11_reg_6175;
    reg_1_fu_2556_p1 <= val_1_reg_6115;
    reg_2_fu_2717_p1 <= val_2_reg_6121;
    reg_3_fu_2878_p1 <= val_3_reg_6127;
    reg_4_fu_3039_p1 <= val_4_reg_6133;
    reg_5_fu_3200_p1 <= val_5_reg_6139;
    reg_6_fu_3361_p1 <= val_6_reg_6145;
    reg_7_fu_3522_p1 <= val_7_reg_6151;
    reg_8_fu_3683_p1 <= val_8_reg_6157;
    reg_9_fu_3844_p1 <= val_9_reg_6163;
    reg_fu_2395_p1 <= val_reg_6109;
    ret_V_11_fu_2149_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2145_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1184_p3 <= (trunc_ln186_5_fu_1132_p4 & ss_V_4_fu_1178_p2);
    ret_V_14_fu_2173_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2169_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_16_fu_1265_p3 <= (trunc_ln186_6_fu_1213_p4 & ss_V_5_fu_1259_p2);
    ret_V_17_fu_2197_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2193_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_1346_p3 <= (trunc_ln186_7_fu_1294_p4 & ss_V_6_fu_1340_p2);
    ret_V_20_fu_2221_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2217_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_22_fu_1427_p3 <= (trunc_ln186_8_fu_1375_p4 & ss_V_7_fu_1421_p2);
    ret_V_23_fu_2245_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2241_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_1508_p3 <= (trunc_ln186_9_fu_1456_p4 & ss_V_8_fu_1502_p2);
    ret_V_26_fu_2269_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2265_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_28_fu_1589_p3 <= (trunc_ln186_s_fu_1537_p4 & ss_V_9_fu_1583_p2);
    ret_V_29_fu_2293_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2289_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_2_fu_2077_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2073_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_1670_p3 <= (trunc_ln186_10_fu_1618_p4 & ss_V_10_fu_1664_p2);
    ret_V_32_fu_2317_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2313_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_34_fu_1751_p3 <= (trunc_ln186_11_fu_1699_p4 & ss_V_11_fu_1745_p2);
    ret_V_35_fu_2341_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2337_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_36_fu_798_p4 <= iBus(12 downto 7);
    ret_V_37_fu_879_p4 <= iBus(26 downto 21);
    ret_V_38_fu_960_p4 <= iBus(40 downto 35);
    ret_V_39_fu_1041_p4 <= iBus(54 downto 49);
    ret_V_3_fu_941_p3 <= (trunc_ln186_2_fu_889_p4 & ss_V_1_fu_935_p2);
    ret_V_40_fu_1122_p4 <= iBus(68 downto 63);
    ret_V_41_fu_1203_p4 <= iBus(82 downto 77);
    ret_V_42_fu_1284_p4 <= iBus(96 downto 91);
    ret_V_43_fu_1365_p4 <= iBus(110 downto 105);
    ret_V_44_fu_1446_p4 <= iBus(124 downto 119);
    ret_V_45_fu_1527_p4 <= iBus(138 downto 133);
    ret_V_46_fu_1608_p4 <= iBus(152 downto 147);
    ret_V_47_fu_1689_p4 <= iBus(166 downto 161);
    ret_V_5_fu_2101_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2097_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_6_fu_1022_p3 <= (trunc_ln186_3_fu_970_p4 & ss_V_2_fu_1016_p2);
    ret_V_8_fu_2125_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2121_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_9_fu_1103_p3 <= (trunc_ln186_4_fu_1051_p4 & ss_V_3_fu_1097_p2);
    ret_V_fu_860_p3 <= (trunc_ln186_1_fu_808_p4 & ss_V_fu_854_p2);
    select_ln312_10_fu_5166_p3 <= 
        trunc_ln313_10_reg_6716 when (and_ln312_10_fu_5161_p2(0) = '1') else 
        select_ln333_10_fu_5149_p3;
    select_ln312_11_fu_5246_p3 <= 
        trunc_ln313_11_reg_6768 when (and_ln312_11_fu_5241_p2(0) = '1') else 
        select_ln333_11_fu_5229_p3;
    select_ln312_1_fu_4467_p3 <= 
        trunc_ln313_1_reg_6248 when (and_ln312_1_fu_4462_p2(0) = '1') else 
        select_ln333_1_fu_4450_p3;
    select_ln312_2_fu_4547_p3 <= 
        trunc_ln313_2_reg_6300 when (and_ln312_2_fu_4542_p2(0) = '1') else 
        select_ln333_2_fu_4530_p3;
    select_ln312_3_fu_4620_p3 <= 
        trunc_ln313_3_reg_6352 when (and_ln312_3_fu_4615_p2(0) = '1') else 
        select_ln333_3_fu_4603_p3;
    select_ln312_4_fu_4700_p3 <= 
        trunc_ln313_4_reg_6404 when (and_ln312_4_fu_4695_p2(0) = '1') else 
        select_ln333_4_fu_4683_p3;
    select_ln312_5_fu_4780_p3 <= 
        trunc_ln313_5_reg_6456 when (and_ln312_5_fu_4775_p2(0) = '1') else 
        select_ln333_5_fu_4763_p3;
    select_ln312_6_fu_4853_p3 <= 
        trunc_ln313_6_reg_6508 when (and_ln312_6_fu_4848_p2(0) = '1') else 
        select_ln333_6_fu_4836_p3;
    select_ln312_7_fu_4933_p3 <= 
        trunc_ln313_7_reg_6560 when (and_ln312_7_fu_4928_p2(0) = '1') else 
        select_ln333_7_fu_4916_p3;
    select_ln312_8_fu_5013_p3 <= 
        trunc_ln313_8_reg_6612 when (and_ln312_8_fu_5008_p2(0) = '1') else 
        select_ln333_8_fu_4996_p3;
    select_ln312_9_fu_5086_p3 <= 
        trunc_ln313_9_reg_6664 when (and_ln312_9_fu_5081_p2(0) = '1') else 
        select_ln333_9_fu_5069_p3;
    select_ln312_fu_4387_p3 <= 
        trunc_ln313_reg_6196 when (and_ln312_fu_4382_p2(0) = '1') else 
        select_ln333_fu_4370_p3;
    select_ln315_10_fu_4158_p3 <= 
        trunc_ln324_10_fu_4130_p1 when (and_ln315_21_fu_4152_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_4319_p3 <= 
        trunc_ln324_11_fu_4291_p1 when (and_ln315_23_fu_4313_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_2709_p3 <= 
        trunc_ln324_1_fu_2681_p1 when (and_ln315_3_fu_2703_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_2870_p3 <= 
        trunc_ln324_2_fu_2842_p1 when (and_ln315_5_fu_2864_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3031_p3 <= 
        trunc_ln324_3_fu_3003_p1 when (and_ln315_7_fu_3025_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_3192_p3 <= 
        trunc_ln324_4_fu_3164_p1 when (and_ln315_9_fu_3186_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_3353_p3 <= 
        trunc_ln324_5_fu_3325_p1 when (and_ln315_11_fu_3347_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_3514_p3 <= 
        trunc_ln324_6_fu_3486_p1 when (and_ln315_13_fu_3508_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_3675_p3 <= 
        trunc_ln324_7_fu_3647_p1 when (and_ln315_15_fu_3669_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_3836_p3 <= 
        trunc_ln324_8_fu_3808_p1 when (and_ln315_17_fu_3830_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_3997_p3 <= 
        trunc_ln324_9_fu_3969_p1 when (and_ln315_19_fu_3991_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_2548_p3 <= 
        trunc_ln324_fu_2520_p1 when (and_ln315_1_fu_2542_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_5149_p3 <= 
        shl_ln335_10_fu_5128_p2 when (and_ln333_10_fu_5143_p2(0) = '1') else 
        select_ln315_10_reg_6748;
    select_ln333_11_fu_5229_p3 <= 
        shl_ln335_11_fu_5208_p2 when (and_ln333_11_fu_5223_p2(0) = '1') else 
        select_ln315_11_reg_6800;
    select_ln333_1_fu_4450_p3 <= 
        shl_ln335_1_fu_4429_p2 when (and_ln333_1_fu_4444_p2(0) = '1') else 
        select_ln315_1_reg_6280;
    select_ln333_2_fu_4530_p3 <= 
        shl_ln335_2_fu_4509_p2 when (and_ln333_2_fu_4524_p2(0) = '1') else 
        select_ln315_2_reg_6332;
    select_ln333_3_fu_4603_p3 <= 
        shl_ln335_3_fu_4582_p2 when (and_ln333_3_fu_4597_p2(0) = '1') else 
        select_ln315_3_reg_6384;
    select_ln333_4_fu_4683_p3 <= 
        shl_ln335_4_fu_4662_p2 when (and_ln333_4_fu_4677_p2(0) = '1') else 
        select_ln315_4_reg_6436;
    select_ln333_5_fu_4763_p3 <= 
        shl_ln335_5_fu_4742_p2 when (and_ln333_5_fu_4757_p2(0) = '1') else 
        select_ln315_5_reg_6488;
    select_ln333_6_fu_4836_p3 <= 
        shl_ln335_6_fu_4815_p2 when (and_ln333_6_fu_4830_p2(0) = '1') else 
        select_ln315_6_reg_6540;
    select_ln333_7_fu_4916_p3 <= 
        shl_ln335_7_fu_4895_p2 when (and_ln333_7_fu_4910_p2(0) = '1') else 
        select_ln315_7_reg_6592;
    select_ln333_8_fu_4996_p3 <= 
        shl_ln335_8_fu_4975_p2 when (and_ln333_8_fu_4990_p2(0) = '1') else 
        select_ln315_8_reg_6644;
    select_ln333_9_fu_5069_p3 <= 
        shl_ln335_9_fu_5048_p2 when (and_ln333_9_fu_5063_p2(0) = '1') else 
        select_ln315_9_reg_6696;
    select_ln333_fu_4370_p3 <= 
        shl_ln335_fu_4349_p2 when (and_ln333_fu_4364_p2(0) = '1') else 
        select_ln315_reg_6228;
    select_ln344_10_fu_5273_p3 <= 
        sub_ln455_5_fu_4787_p2 when (p_Result_10_reg_6451(0) = '1') else 
        select_ln312_5_fu_4780_p3;
    select_ln344_11_fu_5280_p3 <= 
        sub_ln455_8_fu_5020_p2 when (p_Result_16_reg_6607(0) = '1') else 
        select_ln312_8_fu_5013_p3;
    select_ln344_1_fu_4480_p3 <= 
        sub_ln455_1_fu_4474_p2 when (p_Result_2_reg_6243(0) = '1') else 
        select_ln312_1_fu_4467_p3;
    select_ln344_2_fu_4633_p3 <= 
        sub_ln455_3_fu_4627_p2 when (p_Result_6_reg_6347(0) = '1') else 
        select_ln312_3_fu_4620_p3;
    select_ln344_3_fu_4713_p3 <= 
        sub_ln455_4_fu_4707_p2 when (p_Result_8_reg_6399(0) = '1') else 
        select_ln312_4_fu_4700_p3;
    select_ln344_4_fu_4866_p3 <= 
        sub_ln455_6_fu_4860_p2 when (p_Result_12_reg_6503(0) = '1') else 
        select_ln312_6_fu_4853_p3;
    select_ln344_5_fu_4946_p3 <= 
        sub_ln455_7_fu_4940_p2 when (p_Result_14_reg_6555(0) = '1') else 
        select_ln312_7_fu_4933_p3;
    select_ln344_6_fu_5099_p3 <= 
        sub_ln455_9_fu_5093_p2 when (p_Result_18_reg_6659(0) = '1') else 
        select_ln312_9_fu_5086_p3;
    select_ln344_7_fu_5179_p3 <= 
        sub_ln455_10_fu_5173_p2 when (p_Result_20_reg_6711(0) = '1') else 
        select_ln312_10_fu_5166_p3;
    select_ln344_8_fu_5259_p3 <= 
        sub_ln455_11_fu_5253_p2 when (p_Result_22_reg_6763(0) = '1') else 
        select_ln312_11_fu_5246_p3;
    select_ln344_9_fu_5266_p3 <= 
        sub_ln455_2_fu_4554_p2 when (p_Result_4_reg_6295(0) = '1') else 
        select_ln312_2_fu_4547_p3;
    select_ln344_fu_4400_p3 <= 
        sub_ln455_fu_4394_p2 when (p_Result_s_reg_6191(0) = '1') else 
        select_ln312_fu_4387_p3;
    sense_s_address0 <= zext_ln541_23_fu_1759_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_22_fu_1678_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_13_fu_949_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_12_fu_868_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_21_fu_1597_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_20_fu_1516_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_19_fu_1435_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_18_fu_1354_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_17_fu_1273_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_16_fu_1192_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_15_fu_1111_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_14_fu_1030_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_5116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_reg_6737),32));

    sext_ln311_10cast_fu_5124_p1 <= sext_ln311_10_fu_5116_p1(17 - 1 downto 0);
        sext_ln311_11_fu_5196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_reg_6789),32));

    sext_ln311_11cast_fu_5204_p1 <= sext_ln311_11_fu_5196_p1(17 - 1 downto 0);
        sext_ln311_1_fu_4417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_6269),32));

    sext_ln311_1cast_fu_4425_p1 <= sext_ln311_1_fu_4417_p1(17 - 1 downto 0);
        sext_ln311_2_fu_4497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_reg_6321),32));

    sext_ln311_2cast_fu_4505_p1 <= sext_ln311_2_fu_4497_p1(17 - 1 downto 0);
        sext_ln311_3_fu_4570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_6373),32));

    sext_ln311_3cast_fu_4578_p1 <= sext_ln311_3_fu_4570_p1(17 - 1 downto 0);
        sext_ln311_4_fu_4650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_reg_6425),32));

    sext_ln311_4cast_fu_4658_p1 <= sext_ln311_4_fu_4650_p1(17 - 1 downto 0);
        sext_ln311_5_fu_4730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_reg_6477),32));

    sext_ln311_5cast_fu_4738_p1 <= sext_ln311_5_fu_4730_p1(17 - 1 downto 0);
        sext_ln311_6_fu_4803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_reg_6529),32));

    sext_ln311_6cast_fu_4811_p1 <= sext_ln311_6_fu_4803_p1(17 - 1 downto 0);
        sext_ln311_7_fu_4883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_reg_6581),32));

    sext_ln311_7cast_fu_4891_p1 <= sext_ln311_7_fu_4883_p1(17 - 1 downto 0);
        sext_ln311_8_fu_4963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_reg_6633),32));

    sext_ln311_8cast_fu_4971_p1 <= sext_ln311_8_fu_4963_p1(17 - 1 downto 0);
        sext_ln311_9_fu_5036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_reg_6685),32));

    sext_ln311_9cast_fu_5044_p1 <= sext_ln311_9_fu_5036_p1(17 - 1 downto 0);
        sext_ln311_fu_4337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_6217),32));

    sext_ln311cast_fu_4345_p1 <= sext_ln311_fu_4337_p1(17 - 1 downto 0);
        sext_ln317_10_fu_4116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_4086_p2),32));

        sext_ln317_11_fu_4277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_4247_p2),32));

        sext_ln317_1_fu_2667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_2637_p2),32));

        sext_ln317_2_fu_2828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_2798_p2),32));

        sext_ln317_3_fu_2989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_2959_p2),32));

        sext_ln317_4_fu_3150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_3120_p2),32));

        sext_ln317_5_fu_3311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_3281_p2),32));

        sext_ln317_6_fu_3472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_3442_p2),32));

        sext_ln317_7_fu_3633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_3603_p2),32));

        sext_ln317_8_fu_3794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_3764_p2),32));

        sext_ln317_9_fu_3955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_3925_p2),32));

        sext_ln317_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_2476_p2),32));

    sh_amt_10_fu_3281_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_3251_p1));
    sh_amt_11_fu_3305_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_3281_p2));
    sh_amt_12_fu_3442_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_3412_p1));
    sh_amt_13_fu_3466_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_3442_p2));
    sh_amt_14_fu_3603_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_3573_p1));
    sh_amt_15_fu_3627_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_3603_p2));
    sh_amt_16_fu_3764_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_3734_p1));
    sh_amt_17_fu_3788_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_3764_p2));
    sh_amt_18_fu_3925_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_3895_p1));
    sh_amt_19_fu_3949_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_3925_p2));
    sh_amt_1_fu_2500_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_2476_p2));
    sh_amt_20_fu_4086_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_4056_p1));
    sh_amt_21_fu_4110_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_4086_p2));
    sh_amt_22_fu_4247_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_4217_p1));
    sh_amt_23_fu_4271_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_4247_p2));
    sh_amt_2_fu_2637_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_2607_p1));
    sh_amt_3_fu_2661_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_2637_p2));
    sh_amt_4_fu_2798_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_2768_p1));
    sh_amt_5_fu_2822_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_2798_p2));
    sh_amt_6_fu_2959_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_2929_p1));
    sh_amt_7_fu_2983_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_2959_p2));
    sh_amt_8_fu_3120_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_3090_p1));
    sh_amt_9_fu_3144_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_3120_p2));
    sh_amt_fu_2476_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_2446_p1));
    shl_ln335_10_fu_5128_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_10_reg_6716),to_integer(unsigned('0' & sext_ln311_10cast_fu_5124_p1(17-1 downto 0)))));
    shl_ln335_11_fu_5208_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_11_reg_6768),to_integer(unsigned('0' & sext_ln311_11cast_fu_5204_p1(17-1 downto 0)))));
    shl_ln335_1_fu_4429_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_reg_6248),to_integer(unsigned('0' & sext_ln311_1cast_fu_4425_p1(17-1 downto 0)))));
    shl_ln335_2_fu_4509_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_2_reg_6300),to_integer(unsigned('0' & sext_ln311_2cast_fu_4505_p1(17-1 downto 0)))));
    shl_ln335_3_fu_4582_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_3_reg_6352),to_integer(unsigned('0' & sext_ln311_3cast_fu_4578_p1(17-1 downto 0)))));
    shl_ln335_4_fu_4662_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_4_reg_6404),to_integer(unsigned('0' & sext_ln311_4cast_fu_4658_p1(17-1 downto 0)))));
    shl_ln335_5_fu_4742_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_5_reg_6456),to_integer(unsigned('0' & sext_ln311_5cast_fu_4738_p1(17-1 downto 0)))));
    shl_ln335_6_fu_4815_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_6_reg_6508),to_integer(unsigned('0' & sext_ln311_6cast_fu_4811_p1(17-1 downto 0)))));
    shl_ln335_7_fu_4895_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_7_reg_6560),to_integer(unsigned('0' & sext_ln311_7cast_fu_4891_p1(17-1 downto 0)))));
    shl_ln335_8_fu_4975_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_8_reg_6612),to_integer(unsigned('0' & sext_ln311_8cast_fu_4971_p1(17-1 downto 0)))));
    shl_ln335_9_fu_5048_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_9_reg_6664),to_integer(unsigned('0' & sext_ln311_9cast_fu_5044_p1(17-1 downto 0)))));
    shl_ln335_fu_4349_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_reg_6196),to_integer(unsigned('0' & sext_ln311cast_fu_4345_p1(17-1 downto 0)))));
    ss_V_10_fu_1664_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1658_p2) + unsigned(zext_ln214_10_fu_1654_p1));
    ss_V_11_fu_1745_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_1739_p2) + unsigned(zext_ln214_11_fu_1735_p1));
    ss_V_1_fu_935_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_929_p2) + unsigned(zext_ln214_1_fu_925_p1));
    ss_V_2_fu_1016_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1010_p2) + unsigned(zext_ln214_2_fu_1006_p1));
    ss_V_3_fu_1097_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_1091_p2) + unsigned(zext_ln214_3_fu_1087_p1));
    ss_V_4_fu_1178_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1172_p2) + unsigned(zext_ln214_4_fu_1168_p1));
    ss_V_5_fu_1259_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_1253_p2) + unsigned(zext_ln214_5_fu_1249_p1));
    ss_V_6_fu_1340_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1334_p2) + unsigned(zext_ln214_6_fu_1330_p1));
    ss_V_7_fu_1421_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_1415_p2) + unsigned(zext_ln214_7_fu_1411_p1));
    ss_V_8_fu_1502_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1496_p2) + unsigned(zext_ln214_8_fu_1492_p1));
    ss_V_9_fu_1583_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_1577_p2) + unsigned(zext_ln214_9_fu_1573_p1));
    ss_V_fu_854_p2 <= std_logic_vector(unsigned(add_ln214_fu_848_p2) + unsigned(zext_ln214_fu_844_p1));
    sub_ln186_10_fu_2017_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2014_p1) - unsigned(nbins_s_q1));
    sub_ln186_11_fu_2040_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2037_p1) - unsigned(nbins_s_q0));
    sub_ln186_1_fu_1810_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_1807_p1) - unsigned(nbins_s_q10));
    sub_ln186_2_fu_1833_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_1830_p1) - unsigned(nbins_s_q9));
    sub_ln186_3_fu_1856_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_1853_p1) - unsigned(nbins_s_q8));
    sub_ln186_4_fu_1879_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_1876_p1) - unsigned(nbins_s_q7));
    sub_ln186_5_fu_1902_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_1899_p1) - unsigned(nbins_s_q6));
    sub_ln186_6_fu_1925_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_1922_p1) - unsigned(nbins_s_q5));
    sub_ln186_7_fu_1948_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_1945_p1) - unsigned(nbins_s_q4));
    sub_ln186_8_fu_1971_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_1968_p1) - unsigned(nbins_s_q3));
    sub_ln186_9_fu_1994_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_1991_p1) - unsigned(nbins_s_q2));
    sub_ln186_fu_1787_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_1784_p1) - unsigned(nbins_s_q11));
    sub_ln455_10_fu_5173_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_5166_p3));
    sub_ln455_11_fu_5253_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_5246_p3));
    sub_ln455_1_fu_4474_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_4467_p3));
    sub_ln455_2_fu_4554_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_4547_p3));
    sub_ln455_3_fu_4627_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_4620_p3));
    sub_ln455_4_fu_4707_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_4700_p3));
    sub_ln455_5_fu_4787_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_4780_p3));
    sub_ln455_6_fu_4860_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_4853_p3));
    sub_ln455_7_fu_4940_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_4933_p3));
    sub_ln455_8_fu_5020_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_5013_p3));
    sub_ln455_9_fu_5093_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_5086_p3));
    sub_ln455_fu_4394_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_4387_p3));
    tmp_11_fu_3364_p4 <= reg_6_fu_3361_p1(62 downto 52);
    tmp_13_fu_3525_p4 <= reg_7_fu_3522_p1(62 downto 52);
    tmp_15_fu_3686_p4 <= reg_8_fu_3683_p1(62 downto 52);
    tmp_17_fu_3847_p4 <= reg_9_fu_3844_p1(62 downto 52);
    tmp_19_fu_4008_p4 <= reg_10_fu_4005_p1(62 downto 52);
    tmp_1_fu_2720_p4 <= reg_2_fu_2717_p1(62 downto 52);
    tmp_21_fu_4169_p4 <= reg_11_fu_4166_p1(62 downto 52);
    tmp_3_fu_2398_p4 <= reg_fu_2395_p1(62 downto 52);
    tmp_4_fu_2881_p4 <= reg_3_fu_2878_p1(62 downto 52);
    tmp_6_fu_3042_p4 <= reg_4_fu_3039_p1(62 downto 52);
    tmp_9_fu_3203_p4 <= reg_5_fu_3200_p1(62 downto 52);
    tmp_fu_2559_p4 <= reg_1_fu_2556_p1(62 downto 52);
    trunc_ln186_10_fu_1618_p4 <= iBus(154 downto 153);
    trunc_ln186_11_fu_1699_p4 <= iBus(168 downto 167);
    trunc_ln186_1_fu_808_p4 <= iBus(14 downto 13);
    trunc_ln186_2_fu_889_p4 <= iBus(28 downto 27);
    trunc_ln186_3_fu_970_p4 <= iBus(42 downto 41);
    trunc_ln186_4_fu_1051_p4 <= iBus(56 downto 55);
    trunc_ln186_5_fu_1132_p4 <= iBus(70 downto 69);
    trunc_ln186_6_fu_1213_p4 <= iBus(84 downto 83);
    trunc_ln186_7_fu_1294_p4 <= iBus(98 downto 97);
    trunc_ln186_8_fu_1375_p4 <= iBus(112 downto 111);
    trunc_ln186_9_fu_1456_p4 <= iBus(126 downto 125);
    trunc_ln186_s_fu_1537_p4 <= iBus(140 downto 139);
    trunc_ln291_10_fu_4034_p1 <= reg_10_fu_4005_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_4195_p1 <= reg_11_fu_4166_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_2585_p1 <= reg_1_fu_2556_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_2746_p1 <= reg_2_fu_2717_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_2907_p1 <= reg_3_fu_2878_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_3068_p1 <= reg_4_fu_3039_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_3229_p1 <= reg_5_fu_3200_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_3390_p1 <= reg_6_fu_3361_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_3551_p1 <= reg_7_fu_3522_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_3712_p1 <= reg_8_fu_3683_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_3873_p1 <= reg_9_fu_3844_p1(63 - 1 downto 0);
    trunc_ln291_fu_2424_p1 <= reg_fu_2395_p1(63 - 1 downto 0);
    trunc_ln300_10_fu_4060_p1 <= reg_10_fu_4005_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_4221_p1 <= reg_11_fu_4166_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_2611_p1 <= reg_1_fu_2556_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_2772_p1 <= reg_2_fu_2717_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_2933_p1 <= reg_3_fu_2878_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_3094_p1 <= reg_4_fu_3039_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_3255_p1 <= reg_5_fu_3200_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_3416_p1 <= reg_6_fu_3361_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_3577_p1 <= reg_7_fu_3522_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_3738_p1 <= reg_8_fu_3683_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_3899_p1 <= reg_9_fu_3844_p1(52 - 1 downto 0);
    trunc_ln300_fu_2450_p1 <= reg_fu_2395_p1(52 - 1 downto 0);
    trunc_ln313_10_fu_4064_p1 <= reg_10_fu_4005_p1(17 - 1 downto 0);
    trunc_ln313_11_fu_4225_p1 <= reg_11_fu_4166_p1(17 - 1 downto 0);
    trunc_ln313_1_fu_2615_p1 <= reg_1_fu_2556_p1(17 - 1 downto 0);
    trunc_ln313_2_fu_2776_p1 <= reg_2_fu_2717_p1(17 - 1 downto 0);
    trunc_ln313_3_fu_2937_p1 <= reg_3_fu_2878_p1(17 - 1 downto 0);
    trunc_ln313_4_fu_3098_p1 <= reg_4_fu_3039_p1(17 - 1 downto 0);
    trunc_ln313_5_fu_3259_p1 <= reg_5_fu_3200_p1(17 - 1 downto 0);
    trunc_ln313_6_fu_3420_p1 <= reg_6_fu_3361_p1(17 - 1 downto 0);
    trunc_ln313_7_fu_3581_p1 <= reg_7_fu_3522_p1(17 - 1 downto 0);
    trunc_ln313_8_fu_3742_p1 <= reg_8_fu_3683_p1(17 - 1 downto 0);
    trunc_ln313_9_fu_3903_p1 <= reg_9_fu_3844_p1(17 - 1 downto 0);
    trunc_ln313_fu_2454_p1 <= reg_fu_2395_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_4130_p1 <= lshr_ln317_10_fu_4124_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_4291_p1 <= lshr_ln317_11_fu_4285_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_2681_p1 <= lshr_ln317_1_fu_2675_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_2842_p1 <= lshr_ln317_2_fu_2836_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_3003_p1 <= lshr_ln317_3_fu_2997_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_3164_p1 <= lshr_ln317_4_fu_3158_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_3325_p1 <= lshr_ln317_5_fu_3319_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_3486_p1 <= lshr_ln317_6_fu_3480_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_3647_p1 <= lshr_ln317_7_fu_3641_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_3808_p1 <= lshr_ln317_8_fu_3802_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_3969_p1 <= lshr_ln317_9_fu_3963_p2(17 - 1 downto 0);
    trunc_ln324_fu_2520_p1 <= lshr_ln317_fu_2514_p2(17 - 1 downto 0);
    trunc_ln35_10_fu_4018_p1 <= reg_10_fu_4005_p1(52 - 1 downto 0);
    trunc_ln35_11_fu_4179_p1 <= reg_11_fu_4166_p1(52 - 1 downto 0);
    trunc_ln35_1_fu_2569_p1 <= reg_1_fu_2556_p1(52 - 1 downto 0);
    trunc_ln35_2_fu_2730_p1 <= reg_2_fu_2717_p1(52 - 1 downto 0);
    trunc_ln35_3_fu_2891_p1 <= reg_3_fu_2878_p1(52 - 1 downto 0);
    trunc_ln35_4_fu_3052_p1 <= reg_4_fu_3039_p1(52 - 1 downto 0);
    trunc_ln35_5_fu_3213_p1 <= reg_5_fu_3200_p1(52 - 1 downto 0);
    trunc_ln35_6_fu_3374_p1 <= reg_6_fu_3361_p1(52 - 1 downto 0);
    trunc_ln35_7_fu_3535_p1 <= reg_7_fu_3522_p1(52 - 1 downto 0);
    trunc_ln35_8_fu_3696_p1 <= reg_8_fu_3683_p1(52 - 1 downto 0);
    trunc_ln35_9_fu_3857_p1 <= reg_9_fu_3844_p1(52 - 1 downto 0);
    trunc_ln35_fu_2408_p1 <= reg_fu_2395_p1(52 - 1 downto 0);
    xor_ln308_10_fu_5156_p2 <= (icmp_ln308_10_reg_6722 xor ap_const_lv1_1);
    xor_ln308_11_fu_5236_p2 <= (icmp_ln308_11_reg_6774 xor ap_const_lv1_1);
    xor_ln308_1_fu_4457_p2 <= (icmp_ln308_1_reg_6254 xor ap_const_lv1_1);
    xor_ln308_2_fu_4537_p2 <= (icmp_ln308_2_reg_6306 xor ap_const_lv1_1);
    xor_ln308_3_fu_4610_p2 <= (icmp_ln308_3_reg_6358 xor ap_const_lv1_1);
    xor_ln308_4_fu_4690_p2 <= (icmp_ln308_4_reg_6410 xor ap_const_lv1_1);
    xor_ln308_5_fu_4770_p2 <= (icmp_ln308_5_reg_6462 xor ap_const_lv1_1);
    xor_ln308_6_fu_4843_p2 <= (icmp_ln308_6_reg_6514 xor ap_const_lv1_1);
    xor_ln308_7_fu_4923_p2 <= (icmp_ln308_7_reg_6566 xor ap_const_lv1_1);
    xor_ln308_8_fu_5003_p2 <= (icmp_ln308_8_reg_6618 xor ap_const_lv1_1);
    xor_ln308_9_fu_5076_p2 <= (icmp_ln308_9_reg_6670 xor ap_const_lv1_1);
    xor_ln308_fu_4377_p2 <= (icmp_ln308_reg_6202 xor ap_const_lv1_1);
    xor_ln312_10_fu_4140_p2 <= (or_ln312_10_fu_4134_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_4301_p2 <= (or_ln312_11_fu_4295_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_2691_p2 <= (or_ln312_1_fu_2685_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_2852_p2 <= (or_ln312_2_fu_2846_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_3013_p2 <= (or_ln312_3_fu_3007_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_3174_p2 <= (or_ln312_4_fu_3168_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_3335_p2 <= (or_ln312_5_fu_3329_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_3496_p2 <= (or_ln312_6_fu_3490_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_3657_p2 <= (or_ln312_7_fu_3651_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_3818_p2 <= (or_ln312_8_fu_3812_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_3979_p2 <= (or_ln312_9_fu_3973_p2 xor ap_const_lv1_1);
    xor_ln312_fu_2530_p2 <= (or_ln312_fu_2524_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_5137_p2 <= (or_ln314_10_fu_5133_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_5217_p2 <= (or_ln314_11_fu_5213_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_4438_p2 <= (or_ln314_1_fu_4434_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_4518_p2 <= (or_ln314_2_fu_4514_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_4591_p2 <= (or_ln314_3_fu_4587_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_4671_p2 <= (or_ln314_4_fu_4667_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_4751_p2 <= (or_ln314_5_fu_4747_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_4824_p2 <= (or_ln314_6_fu_4820_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_4904_p2 <= (or_ln314_7_fu_4900_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_4984_p2 <= (or_ln314_8_fu_4980_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_5057_p2 <= (or_ln314_9_fu_5053_p2 xor ap_const_lv1_1);
    xor_ln314_fu_4358_p2 <= (or_ln314_fu_4354_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1223_p2),2));
    zext_ln1035_11_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1233_p2),2));
    zext_ln1035_12_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1304_p2),2));
    zext_ln1035_13_fu_1320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1314_p2),2));
    zext_ln1035_14_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_1385_p2),2));
    zext_ln1035_15_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_1395_p2),2));
    zext_ln1035_16_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_1466_p2),2));
    zext_ln1035_17_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_1476_p2),2));
    zext_ln1035_18_fu_1553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_1547_p2),2));
    zext_ln1035_19_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_1557_p2),2));
    zext_ln1035_1_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_828_p2),2));
    zext_ln1035_20_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_1628_p2),2));
    zext_ln1035_21_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_1638_p2),2));
    zext_ln1035_22_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_1709_p2),2));
    zext_ln1035_23_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_1719_p2),2));
    zext_ln1035_2_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_899_p2),2));
    zext_ln1035_3_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_909_p2),2));
    zext_ln1035_4_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_980_p2),2));
    zext_ln1035_5_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_990_p2),2));
    zext_ln1035_6_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1061_p2),2));
    zext_ln1035_7_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1071_p2),2));
    zext_ln1035_8_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1142_p2),2));
    zext_ln1035_9_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1152_p2),2));
    zext_ln1035_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_818_p2),2));
    zext_ln1496_10_fu_2313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2308_p2),15));
    zext_ln1496_11_fu_2337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2332_p2),15));
    zext_ln1496_1_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2092_p2),15));
    zext_ln1496_2_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2116_p2),15));
    zext_ln1496_3_fu_2145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2140_p2),15));
    zext_ln1496_4_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2164_p2),15));
    zext_ln1496_5_fu_2193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2188_p2),15));
    zext_ln1496_6_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2212_p2),15));
    zext_ln1496_7_fu_2241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2236_p2),15));
    zext_ln1496_8_fu_2265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2260_p2),15));
    zext_ln1496_9_fu_2289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2284_p2),15));
    zext_ln1496_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2068_p2),15));
    zext_ln1514_10_fu_2014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_46_reg_5639),7));
    zext_ln1514_11_fu_2037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_47_reg_5659),7));
    zext_ln1514_1_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_reg_5459),7));
    zext_ln1514_2_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_38_reg_5479),7));
    zext_ln1514_3_fu_1853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_39_reg_5499),7));
    zext_ln1514_4_fu_1876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_40_reg_5519),7));
    zext_ln1514_5_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_reg_5539),7));
    zext_ln1514_6_fu_1922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_42_reg_5559),7));
    zext_ln1514_7_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_43_reg_5579),7));
    zext_ln1514_8_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_44_reg_5599),7));
    zext_ln1514_9_fu_1991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_reg_5619),7));
    zext_ln1514_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_reg_5439),7));
    zext_ln186_10_fu_2299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_5904_pp0_iter3_reg),14));
    zext_ln186_11_fu_2323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_5924_pp0_iter3_reg),14));
    zext_ln186_1_fu_2083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_5724_pp0_iter3_reg),14));
    zext_ln186_2_fu_2107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_5744_pp0_iter3_reg),14));
    zext_ln186_3_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_5764_pp0_iter3_reg),14));
    zext_ln186_4_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_5784_pp0_iter3_reg),14));
    zext_ln186_5_fu_2179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_5804_pp0_iter3_reg),14));
    zext_ln186_6_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_5824_pp0_iter3_reg),14));
    zext_ln186_7_fu_2227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_5844_pp0_iter3_reg),14));
    zext_ln186_8_fu_2251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_5864_pp0_iter3_reg),14));
    zext_ln186_9_fu_2275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_5884_pp0_iter3_reg),14));
    zext_ln186_fu_2060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_5704_pp0_iter3_reg),14));
    zext_ln214_10_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_1648_p2),2));
    zext_ln214_11_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_1729_p2),2));
    zext_ln214_1_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_919_p2),2));
    zext_ln214_2_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1000_p2),2));
    zext_ln214_3_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1081_p2),2));
    zext_ln214_4_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1162_p2),2));
    zext_ln214_5_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1243_p2),2));
    zext_ln214_6_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1324_p2),2));
    zext_ln214_7_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_1405_p2),2));
    zext_ln214_8_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_1486_p2),2));
    zext_ln214_9_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_1567_p2),2));
    zext_ln214_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_838_p2),2));
    zext_ln296_10_fu_4056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_4046_p4),12));
    zext_ln296_11_fu_4217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_4207_p4),12));
    zext_ln296_1_fu_2607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_2597_p4),12));
    zext_ln296_2_fu_2768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_2758_p4),12));
    zext_ln296_3_fu_2929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_2919_p4),12));
    zext_ln296_4_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_3080_p4),12));
    zext_ln296_5_fu_3251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_3241_p4),12));
    zext_ln296_6_fu_3412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_3402_p4),12));
    zext_ln296_7_fu_3573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_3563_p4),12));
    zext_ln296_8_fu_3734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_3724_p4),12));
    zext_ln296_9_fu_3895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_3885_p4),12));
    zext_ln296_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_2436_p4),12));
    zext_ln305_10_fu_4076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_4068_p3),54));
    zext_ln305_11_fu_4237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_4229_p3),54));
    zext_ln305_1_fu_2627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_2619_p3),54));
    zext_ln305_2_fu_2788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_2780_p3),54));
    zext_ln305_3_fu_2949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_2941_p3),54));
    zext_ln305_4_fu_3110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3102_p3),54));
    zext_ln305_5_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_3263_p3),54));
    zext_ln305_6_fu_3432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_3424_p3),54));
    zext_ln305_7_fu_3593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_3585_p3),54));
    zext_ln305_8_fu_3754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_3746_p3),54));
    zext_ln305_9_fu_3915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_3907_p3),54));
    zext_ln305_fu_2466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_2458_p3),54));
    zext_ln317_10_fu_4120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_4116_p1),54));
    zext_ln317_11_fu_4281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_4277_p1),54));
    zext_ln317_1_fu_2671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_2667_p1),54));
    zext_ln317_2_fu_2832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_2828_p1),54));
    zext_ln317_3_fu_2993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_2989_p1),54));
    zext_ln317_4_fu_3154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_3150_p1),54));
    zext_ln317_5_fu_3315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_3311_p1),54));
    zext_ln317_6_fu_3476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_3472_p1),54));
    zext_ln317_7_fu_3637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_3633_p1),54));
    zext_ln317_8_fu_3798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_3794_p1),54));
    zext_ln317_9_fu_3959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_3955_p1),54));
    zext_ln317_fu_2510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_2506_p1),54));
    zext_ln541_10_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_1664_p2),64));
    zext_ln541_11_fu_1765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_1745_p2),64));
    zext_ln541_12_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_860_p3),64));
    zext_ln541_13_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_941_p3),64));
    zext_ln541_14_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_6_fu_1022_p3),64));
    zext_ln541_15_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_fu_1103_p3),64));
    zext_ln541_16_fu_1192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1184_p3),64));
    zext_ln541_17_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_16_fu_1265_p3),64));
    zext_ln541_18_fu_1354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_fu_1346_p3),64));
    zext_ln541_19_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_1427_p3),64));
    zext_ln541_1_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_935_p2),64));
    zext_ln541_20_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1508_p3),64));
    zext_ln541_21_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_1589_p3),64));
    zext_ln541_22_fu_1678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_fu_1670_p3),64));
    zext_ln541_23_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_34_fu_1751_p3),64));
    zext_ln541_2_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1016_p2),64));
    zext_ln541_3_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1097_p2),64));
    zext_ln541_4_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1178_p2),64));
    zext_ln541_5_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1259_p2),64));
    zext_ln541_6_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1340_p2),64));
    zext_ln541_7_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_1421_p2),64));
    zext_ln541_8_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_1502_p2),64));
    zext_ln541_9_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_1583_p2),64));
    zext_ln541_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_854_p2),64));
end behav;
