;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @-120, @10
	ADD @-120, @10
	SUB #72, @200
	ADD @-120, @10
	SPL <127, -106
	MOV -7, <-20
	ADD #130, 9
	MOV -1, <-20
	ADD 270, 0
	SUB #100, -360
	SLT @20, @-10
	SLT 270, <90
	SLT 270, <90
	SUB -1, <-20
	SUB @121, 106
	DAT #270, #0
	SUB @121, 180
	MOV -107, <-20
	CMP @127, 106
	SPL <127, -106
	SPL -978, 600
	SLT 0, @42
	SUB @121, 102
	SUB <0, @2
	ADD 210, 30
	ADD #130, 9
	SPL 0, <-52
	SUB 0, @2
	SPL 0, <-52
	MOV -107, <-20
	SUB @121, 180
	SPL 0, <-52
	SUB @121, 106
	ADD 270, 0
	SPL 0, <-702
	ADD 270, 68
	SUB @121, 103
	SPL 0, <-702
	MOV -107, <-20
	SPL <827, -196
	SUB @127, -106
	SPL <127, -106
	SPL <127, -106
	DJN -1, @-20
	MOV -7, <-20
	SPL -700
