// Seed: 1370322740
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri id_11,
    input tri id_12,
    output supply0 id_13,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    output uwire id_18,
    input tri id_19
    , id_23,
    input tri id_20,
    input wor id_21
);
  tri0 id_24;
  wire id_25;
  assign id_1 = id_24;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8
);
  uwire id_10 = 1'b0;
  module_0(
      id_6,
      id_5,
      id_1,
      id_6,
      id_4,
      id_0,
      id_6,
      id_1,
      id_7,
      id_2,
      id_7,
      id_3,
      id_2,
      id_1,
      id_4,
      id_2,
      id_7,
      id_5,
      id_3,
      id_6,
      id_6,
      id_0
  );
endmodule
