Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu May 21 19:48:11 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file MotorCtrl_timing_summary_routed.rpt -rpx MotorCtrl_timing_summary_routed.rpx
| Design            : MotorCtrl
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.574        0.000                      0                   93        0.158        0.000                      0                   93        3.475        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.574        0.000                      0                   93        0.158        0.000                      0                   93        3.475        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 MotorCtrl_pwmCount_V_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EN2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.808ns (40.543%)  route 2.651ns (59.457%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 9.502 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.677     1.677    clk
    SLICE_X31Y46                                                      r  MotorCtrl_pwmCount_V_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.419     2.096 f  MotorCtrl_pwmCount_V_reg[4]/Q
                         net (fo=8, routed)           0.999     3.095    MotorCtrl_pwmCount_V_reg__0[4]
    SLICE_X29Y45         LUT4 (Prop_lut4_I1_O)        0.299     3.394 r  MotorCtrl_pwmCount_V[9]_i_2/O
                         net (fo=8, routed)           0.454     3.848    n_0_MotorCtrl_pwmCount_V[9]_i_2
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.118     3.966 r  EN1_i_18/O
                         net (fo=4, routed)           0.868     4.834    n_0_EN1_i_18
    SLICE_X31Y45         LUT6 (Prop_lut6_I0_O)        0.326     5.160 r  EN2_i_5/O
                         net (fo=1, routed)           0.330     5.490    n_0_EN2_i_5
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.886 r  EN2_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.886    n_0_EN2_reg_i_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.250     6.136 r  EN2_reg_i_1/CO[0]
                         net (fo=1, routed)           0.000     6.136    grp_MotorCtrl_pwmThread_fu_120_EN2
    SLICE_X30Y46         FDRE                                         r  EN2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.502     9.502    clk
    SLICE_X30Y46                                                      r  EN2_reg/C
                         clock pessimism              0.150     9.652    
                         clock uncertainty           -0.035     9.617    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.094     9.711    EN2_reg
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 MotorCtrl_pwmCount_V_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EN1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.352ns (31.543%)  route 2.934ns (68.457%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 9.502 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.677     1.677    clk
    SLICE_X31Y46                                                      r  MotorCtrl_pwmCount_V_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.419     2.096 f  MotorCtrl_pwmCount_V_reg[4]/Q
                         net (fo=8, routed)           0.999     3.095    MotorCtrl_pwmCount_V_reg__0[4]
    SLICE_X29Y45         LUT4 (Prop_lut4_I1_O)        0.299     3.394 r  MotorCtrl_pwmCount_V[9]_i_2/O
                         net (fo=8, routed)           0.714     4.108    n_0_MotorCtrl_pwmCount_V[9]_i_2
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.232 r  EN1_i_14/O
                         net (fo=2, routed)           0.682     4.914    n_0_EN1_i_14
    SLICE_X28Y47         LUT5 (Prop_lut5_I1_O)        0.124     5.038 r  EN1_i_4/O
                         net (fo=1, routed)           0.539     5.577    n_0_EN1_i_4
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.386     5.963 r  EN1_reg_i_2/CO[0]
                         net (fo=1, routed)           0.000     5.963    grp_MotorCtrl_pwmThread_fu_120_EN1
    SLICE_X28Y46         FDRE                                         r  EN1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.502     9.502    clk
    SLICE_X28Y46                                                      r  EN1_reg/C
                         clock pessimism              0.150     9.652    
                         clock uncertainty           -0.035     9.617    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.094     9.711    EN1_reg
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 2.283ns (64.452%)  route 1.259ns (35.548%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 f  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          1.258     3.350    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.296     3.646 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.646    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.196 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.196    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.310    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.424 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.424    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.538    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.652    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.767    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.881 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.881    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.215 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.215    n_30_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[29]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)        0.062     9.509    MotorCtrl_dividerCount_V_reg[29]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 2.260ns (64.219%)  route 1.259ns (35.781%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 f  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          1.258     3.350    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.296     3.646 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.646    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.196 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.196    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.310    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.424 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.424    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.538    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.652    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.767    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.881 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.881    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     5.192 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.192    n_28_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[31]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)        0.062     9.509    MotorCtrl_dividerCount_V_reg[31]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 2.188ns (63.472%)  route 1.259ns (36.528%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 f  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          1.258     3.350    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.296     3.646 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.646    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.196 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.196    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.310    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.424 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.424    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.538    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.652    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.767    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.881 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.881    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.120 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.120    n_29_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[30]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)        0.062     9.509    MotorCtrl_dividerCount_V_reg[30]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 2.172ns (63.302%)  route 1.259ns (36.698%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 f  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          1.258     3.350    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.296     3.646 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.646    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.196 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.196    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.310    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.424 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.424    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.538    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.652    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.767    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.881 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.881    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.104 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.104    n_31_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[28]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)        0.062     9.509    MotorCtrl_dividerCount_V_reg[28]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 2.169ns (63.270%)  route 1.259ns (36.730%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 f  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          1.258     3.350    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.296     3.646 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.646    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.196 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.196    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.310    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.424 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.424    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.538    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.652    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.767    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.101 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.101    n_26_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[25]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.062     9.509    MotorCtrl_dividerCount_V_reg[25]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 MotorCtrl_dividerCount_V_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_pwmClock_V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.255%)  route 2.586ns (75.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 9.499 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.656     1.656    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MotorCtrl_dividerCount_V_reg[26]/Q
                         net (fo=2, routed)           0.969     3.081    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[26]
    SLICE_X22Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.205 f  grp_MotorCtrl_clockDividerThread_fu_90/tmp_5_reg_137[0]_i_6/O
                         net (fo=1, routed)           0.932     4.137    grp_MotorCtrl_clockDividerThread_fu_90/n_0_tmp_5_reg_137[0]_i_6
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.124     4.261 f  grp_MotorCtrl_clockDividerThread_fu_90/tmp_5_reg_137[0]_i_2/O
                         net (fo=2, routed)           0.685     4.946    grp_MotorCtrl_clockDividerThread_fu_90/n_0_tmp_5_reg_137[0]_i_2
    SLICE_X22Y47         LUT5 (Prop_lut5_I1_O)        0.124     5.070 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_pwmClock_V[0]_i_1/O
                         net (fo=1, routed)           0.000     5.070    n_33_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X22Y47         FDRE                                         r  MotorCtrl_pwmClock_V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.499     9.499    clk
    SLICE_X22Y47                                                      r  MotorCtrl_pwmClock_V_reg[0]/C
                         clock pessimism              0.000     9.499    
                         clock uncertainty           -0.035     9.464    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.029     9.493    MotorCtrl_pwmClock_V_reg[0]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 2.146ns (63.022%)  route 1.259ns (36.978%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 f  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          1.258     3.350    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.296     3.646 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.646    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.196 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.196    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.310    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.424 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.424    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.538    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.652    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.767    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     5.078 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.078    n_24_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[27]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.062     9.509    MotorCtrl_dividerCount_V_reg[27]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.743ns (25.790%)  route 2.138ns (74.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           1.673     1.673    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.092 r  grp_MotorCtrl_clockDividerThread_fu_90/ap_CS_fsm_reg[2]/Q
                         net (fo=37, routed)          0.894     2.986    grp_MotorCtrl_clockDividerThread_fu_90/ap_sig_bdd_34
    SLICE_X22Y47         LUT3 (Prop_lut3_I1_O)        0.324     3.310 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[0]_i_1/O
                         net (fo=32, routed)          1.244     4.554    grp_MotorCtrl_clockDividerThread_fu_90_MotorCtrl_dividerCount_V_o_ap_vld
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=49, unset)           1.482     9.482    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[24]/C
                         clock pessimism              0.000     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X23Y50         FDRE (Setup_fdre_C_CE)      -0.407     9.040    MotorCtrl_dividerCount_V_reg[24]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  4.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.356ns (67.693%)  route 0.170ns (32.307%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.088 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.088    n_27_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[24]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.098 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    n_25_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[26]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_90/tmp_5_reg_137_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.251ns (45.541%)  route 0.300ns (54.459%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    grp_MotorCtrl_clockDividerThread_fu_90/clk
    SLICE_X22Y47                                                      r  grp_MotorCtrl_clockDividerThread_fu_90/tmp_5_reg_137_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  grp_MotorCtrl_clockDividerThread_fu_90/tmp_5_reg_137_reg[0]/Q
                         net (fo=36, routed)          0.300     1.003    grp_MotorCtrl_clockDividerThread_fu_90/tmp_5_reg_137
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.048 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[28]_i_4/O
                         net (fo=1, routed)           0.000     1.048    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[28]_i_4
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.113 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.113    n_30_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[29]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.123 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.123    n_26_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[25]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.123 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.123    n_24_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[27]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.395ns (69.924%)  route 0.170ns (30.076%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.072    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.127 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.127    n_31_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[28]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MotorCtrl_pwmCount_V_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_pwmCount_V_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.564     0.564    clk
    SLICE_X29Y46                                                      r  MotorCtrl_pwmCount_V_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  MotorCtrl_pwmCount_V_reg[8]/Q
                         net (fo=6, routed)           0.085     0.777    MotorCtrl_pwmCount_V_reg__0[8]
    SLICE_X29Y46         LUT6 (Prop_lut6_I3_O)        0.099     0.876 r  MotorCtrl_pwmCount_V[9]_i_1/O
                         net (fo=1, routed)           0.000     0.876    n_0_MotorCtrl_pwmCount_V[9]_i_1
    SLICE_X29Y46         FDRE                                         r  MotorCtrl_pwmCount_V_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.832     0.832    clk
    SLICE_X29Y46                                                      r  MotorCtrl_pwmCount_V_reg[9]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.091     0.670    MotorCtrl_pwmCount_V_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.405ns (70.447%)  route 0.170ns (29.553%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.072    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.137 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.137    n_29_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[30]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MotorCtrl_pwmCount_V_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_pwmCount_V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.564     0.564    clk
    SLICE_X31Y46                                                      r  MotorCtrl_pwmCount_V_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MotorCtrl_pwmCount_V_reg[3]/Q
                         net (fo=11, routed)          0.152     0.857    MotorCtrl_pwmCount_V_reg__0[3]
    SLICE_X29Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.902 r  MotorCtrl_pwmCount_V[5]_i_1/O
                         net (fo=1, routed)           0.000     0.902    grp_MotorCtrl_pwmThread_fu_120_MotorCtrl_pwmCount_V_o[5]
    SLICE_X29Y46         FDRE                                         r  MotorCtrl_pwmCount_V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.832     0.832    clk
    SLICE_X29Y46                                                      r  MotorCtrl_pwmCount_V_reg[5]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.092     0.671    MotorCtrl_pwmCount_V_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.430ns (71.678%)  route 0.170ns (28.322%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.072 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.072    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.162 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.162    n_28_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=49, unset)           0.825     0.825    clk
    SLICE_X23Y51                                                      r  MotorCtrl_dividerCount_V_reg[31]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin                                 
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X25Y47  DIR1_reg/C                          
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X28Y46  EN1_reg/C                           
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X30Y46  EN2_reg/C                           
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y44  MotorCtrl_dividerCount_V_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y46  MotorCtrl_dividerCount_V_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y46  MotorCtrl_dividerCount_V_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[14]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[15]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X29Y47  MotorCtrl_pwmCount_V_reg[7]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X25Y47  DIR1_reg/C                          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y44  MotorCtrl_dividerCount_V_reg[0]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y46  MotorCtrl_dividerCount_V_reg[10]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y46  MotorCtrl_dividerCount_V_reg[11]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[12]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[13]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[14]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[15]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y48  MotorCtrl_dividerCount_V_reg[16]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X25Y47  DIR1_reg/C                          
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X28Y46  EN1_reg/C                           
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X30Y46  EN2_reg/C                           
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y44  MotorCtrl_dividerCount_V_reg[0]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y46  MotorCtrl_dividerCount_V_reg[10]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y46  MotorCtrl_dividerCount_V_reg[11]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[12]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[13]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[14]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y47  MotorCtrl_dividerCount_V_reg[15]/C  



