============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  11:12:46 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9710 ps) Late External Delay Assertion at pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
          Group: clock
     Startpoint: (F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
          Clock: (F) clock
       Endpoint: (F) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
      Output Delay:-       0                  
     Required Time:=   20000                  
      Launch Clock:-   10000                  
         Data Path:-     290                  
             Slack:=    9710                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN -       -     F     (arrival)    153    -     0     -   10000 
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -       GN->Q F     DLLQX1         1  9.8   106   290   10290 
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      (b)     -     F     AND2X1         -    -     -     0   10290 
#--------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

