Analysis & Synthesis report for processor
Fri Feb  7 15:54:42 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Source assignments for instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated
 11. Parameter Settings for User Entity Instance: adder:PCAdder
 12. Parameter Settings for User Entity Instance: instructionMemory:IM|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: InstructionQueue:IQ
 14. Parameter Settings for User Entity Instance: controlUnit:cu
 15. Parameter Settings for User Entity Instance: mux2x1:immMux
 16. Parameter Settings for User Entity Instance: ROB:rob
 17. Parameter Settings for User Entity Instance: mux2x1:immVal
 18. Parameter Settings for User Entity Instance: ALU:alu1
 19. Parameter Settings for User Entity Instance: ALU:alu2
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "ALU:alu2"
 22. Port Connectivity Checks: "ALU:alu1"
 23. Port Connectivity Checks: "ROB:rob"
 24. Port Connectivity Checks: "controlUnit:cu"
 25. Port Connectivity Checks: "InstructionQueue:IQ"
 26. Port Connectivity Checks: "programCounter:pc"
 27. Port Connectivity Checks: "adder:PCAdder"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb  7 15:54:42 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; processor                                      ;
; Top-level Entity Name              ; processor                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 10                                             ;
;     Total combinational functions  ; 10                                             ;
;     Dedicated logic registers      ; 10                                             ;
; Total registers                    ; 10                                             ;
; Total pins                         ; 12                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; processor          ; processor          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+-----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; adder.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/adder.v                                 ;         ;
; mux2x1.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v                                ;         ;
; SignExtender.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/SignExtender.v                          ;         ;
; registerFile.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v                          ;         ;
; controlUnit.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/controlUnit.v                           ;         ;
; ALU.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ALU.v                                   ;         ;
; instructionMemory.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v                     ;         ;
; programCounter.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/programCounter.v                        ;         ;
; ROB.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v                                   ;         ;
; RAT.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/RAT.v                                   ;         ;
; reservation_station.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v                   ;         ;
; InstructionQueue.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v                      ;         ;
; processor.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v                             ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal231.inc                          ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                         ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_11g1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf                  ;         ;
; instructionmemoryinitializationfile.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionmemoryinitializationfile.mif ;         ;
+-----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 10        ;
;                                             ;           ;
; Total combinational functions               ; 10        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 1         ;
;     -- <=2 input functions                  ; 9         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2         ;
;     -- arithmetic mode                      ; 8         ;
;                                             ;           ;
; Total registers                             ; 10        ;
;     -- Dedicated logic registers            ; 10        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 12        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 10        ;
; Total fan-out                               ; 71        ;
; Average fan-out                             ; 1.61      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name          ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------+--------------+
; |processor                 ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 0          ; |processor                   ; processor      ; work         ;
;    |programCounter:pc|     ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|programCounter:pc ; programCounter ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |processor|instructionMemory:IM ; instructionMemory.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:PCAdder ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionMemory:IM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+--------------------+
; Parameter Name                     ; Value                                   ; Type               ;
+------------------------------------+-----------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped            ;
; OPERATION_MODE                     ; ROM                                     ; Untyped            ;
; WIDTH_A                            ; 32                                      ; Signed Integer     ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer     ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped            ;
; WIDTH_B                            ; 1                                       ; Untyped            ;
; WIDTHAD_B                          ; 1                                       ; Untyped            ;
; NUMWORDS_B                         ; 1                                       ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped            ;
; RAM_BLOCK_TYPE                     ; M9K                                     ; Untyped            ;
; BYTE_SIZE                          ; 8                                       ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped            ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped            ;
; MAXIMUM_DEPTH                      ; 1024                                    ; Signed Integer     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_11g1                         ; Untyped            ;
+------------------------------------+-----------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionQueue:IQ ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; QUEUE_SIZE     ; 1000  ; Unsigned Binary                         ;
; INSTR_WIDTH    ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:cu ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; _RType         ; 000000 ; Unsigned Binary                   ;
; _addi          ; 001000 ; Unsigned Binary                   ;
; _ori_          ; 001101 ; Unsigned Binary                   ;
; _xori_         ; 001110 ; Unsigned Binary                   ;
; _andi_         ; 001100 ; Unsigned Binary                   ;
; _slti_         ; 001010 ; Unsigned Binary                   ;
; _lw            ; 100011 ; Unsigned Binary                   ;
; _sw            ; 101011 ; Unsigned Binary                   ;
; _beq           ; 000100 ; Unsigned Binary                   ;
; _j_            ; 000010 ; Unsigned Binary                   ;
; _jal_          ; 000011 ; Unsigned Binary                   ;
; _bne_          ; 000101 ; Unsigned Binary                   ;
; _add_          ; 100000 ; Unsigned Binary                   ;
; _sub_          ; 100010 ; Unsigned Binary                   ;
; _and_          ; 100100 ; Unsigned Binary                   ;
; _or_           ; 100101 ; Unsigned Binary                   ;
; _slt_          ; 101010 ; Unsigned Binary                   ;
; _xor_          ; 100110 ; Unsigned Binary                   ;
; _nor_          ; 100111 ; Unsigned Binary                   ;
; _sll_          ; 000000 ; Unsigned Binary                   ;
; _srl_          ; 000010 ; Unsigned Binary                   ;
; _jr_           ; 001000 ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:immMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROB:rob ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; QUEUE_SIZE     ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:immVal ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu1               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu2               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; instructionMemory:IM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu2"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROB:rob"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnit:cu"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Branch     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemtoReg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWriteEn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegWriteEn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bne        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jal        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionQueue:IQ"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enqueue ; Input  ; Info     ; Stuck at VCC                                                                        ;
; full    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "programCounter:pc" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; hold ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+---------------------------------------------+
; Port Connectivity Checks: "adder:PCAdder"   ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in2[9..1] ; Input ; Info     ; Stuck at GND ;
; in2[0]    ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 10                          ;
;     CLR               ; 10                          ;
; cycloneiii_lcell_comb ; 10                          ;
;     arith             ; 8                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 2                           ;
;         1 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 1.80                        ;
; Average LUT depth     ; 1.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Feb  7 15:54:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/adder.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file pipes.v
    Info (12023): Found entity 1: IFID File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 1
    Info (12023): Found entity 2: IDISS File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 17
    Info (12023): Found entity 3: EXMEM File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 34
    Info (12023): Found entity 4: MEMWB File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 48
Warning (12019): Can't analyze file -- file dataMemory.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v Line: 1
    Info (12023): Found entity 2: mux4x1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/SignExtender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rob.v
    Info (12023): Found entity 1: ROB File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rat.v
    Info (12023): Found entity 1: RAT File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/RAT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reservation_station.v
    Info (12023): Found entity 1: reservation_station File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionqueue.v
    Info (12023): Found entity 1: InstructionQueue File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at processor.v(22): created implicit net for "whateverthefuck" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 22
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.v(22): object "whateverthefuck" assigned a value but never read File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 22
Warning (10230): Verilog HDL assignment warning at processor.v(22): truncated value with size 32 to match size of target (1) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 22
Info (12128): Elaborating entity "adder" for hierarchy "adder:PCAdder" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 19
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 20
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:IM" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 82
Info (12130): Elaborated megafunction instantiation "instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 82
Info (12133): Instantiated megafunction "instructionMemory:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructionMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf
    Info (12023): Found entity 1: altsyncram_11g1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_11g1" for hierarchy "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "InstructionQueue" for hierarchy "InstructionQueue:IQ" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 34
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:cu" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 46
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:immMux" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 49
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:se" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 51
Info (12128): Elaborating entity "ROB" for hierarchy "ROB:rob" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 80
Warning (10230): Verilog HDL assignment warning at ROB.v(43): truncated value with size 32 to match size of target (5) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 43
Warning (10230): Verilog HDL assignment warning at ROB.v(63): truncated value with size 32 to match size of target (5) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 63
Warning (10230): Verilog HDL assignment warning at ROB.v(67): truncated value with size 32 to match size of target (5) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 67
Info (12128): Elaborating entity "RAT" for hierarchy "RAT:rat" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 99
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:rf" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 103
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:immVal" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 106
Info (12128): Elaborating entity "reservation_station" for hierarchy "reservation_station:rsarithmetic" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 135
Warning (10230): Verilog HDL assignment warning at reservation_station.v(122): truncated value with size 32 to match size of target (2) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v Line: 122
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 140
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[0]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 35
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[1]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 56
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[2]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 77
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[3]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 98
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[4]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 119
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[5]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 140
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[6]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 161
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[7]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 182
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[8]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 203
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[9]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 224
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[10]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 245
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[11]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 266
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[12]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 287
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[13]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 308
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[14]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 329
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[15]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 350
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[16]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 371
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[17]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 392
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[18]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 413
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[19]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 434
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[20]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 455
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[21]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 476
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[22]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 497
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[23]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 518
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[24]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 539
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[25]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 560
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[26]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 581
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[27]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 602
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[28]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 623
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[29]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 644
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[30]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 665
        Warning (14320): Synthesized away node "instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|q_a[31]" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 686
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 22 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 10 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Fri Feb  7 15:54:42 2025
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg.


