# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 150 \
    name v96_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_0 \
    op interface \
    ports { v96_V_0_address0 { O 4 vector } v96_V_0_ce0 { O 1 bit } v96_V_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 151 \
    name v96_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_1 \
    op interface \
    ports { v96_V_1_address0 { O 4 vector } v96_V_1_ce0 { O 1 bit } v96_V_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 152 \
    name v96_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_2 \
    op interface \
    ports { v96_V_2_address0 { O 4 vector } v96_V_2_ce0 { O 1 bit } v96_V_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 153 \
    name v96_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_3 \
    op interface \
    ports { v96_V_3_address0 { O 4 vector } v96_V_3_ce0 { O 1 bit } v96_V_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 154 \
    name v96_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_4 \
    op interface \
    ports { v96_V_4_address0 { O 4 vector } v96_V_4_ce0 { O 1 bit } v96_V_4_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 155 \
    name v96_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_5 \
    op interface \
    ports { v96_V_5_address0 { O 4 vector } v96_V_5_ce0 { O 1 bit } v96_V_5_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 156 \
    name v96_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_6 \
    op interface \
    ports { v96_V_6_address0 { O 4 vector } v96_V_6_ce0 { O 1 bit } v96_V_6_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 157 \
    name v96_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_7 \
    op interface \
    ports { v96_V_7_address0 { O 4 vector } v96_V_7_ce0 { O 1 bit } v96_V_7_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name v96_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_8 \
    op interface \
    ports { v96_V_8_address0 { O 4 vector } v96_V_8_ce0 { O 1 bit } v96_V_8_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 159 \
    name v96_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_9 \
    op interface \
    ports { v96_V_9_address0 { O 4 vector } v96_V_9_ce0 { O 1 bit } v96_V_9_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 160 \
    name v96_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_10 \
    op interface \
    ports { v96_V_10_address0 { O 4 vector } v96_V_10_ce0 { O 1 bit } v96_V_10_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 161 \
    name v96_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v96_V_11 \
    op interface \
    ports { v96_V_11_address0 { O 4 vector } v96_V_11_ce0 { O 1 bit } v96_V_11_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v96_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 162 \
    name V_h_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename V_h_V \
    op interface \
    ports { V_h_V_address0 { O 10 vector } V_h_V_ce0 { O 1 bit } V_h_V_q0 { I 24 vector } V_h_V_address1 { O 10 vector } V_h_V_ce1 { O 1 bit } V_h_V_q1 { I 24 vector } V_h_V_address2 { O 10 vector } V_h_V_ce2 { O 1 bit } V_h_V_q2 { I 24 vector } V_h_V_address3 { O 10 vector } V_h_V_ce3 { O 1 bit } V_h_V_q3 { I 24 vector } V_h_V_address4 { O 10 vector } V_h_V_ce4 { O 1 bit } V_h_V_q4 { I 24 vector } V_h_V_address5 { O 10 vector } V_h_V_ce5 { O 1 bit } V_h_V_q5 { I 24 vector } V_h_V_address6 { O 10 vector } V_h_V_ce6 { O 1 bit } V_h_V_q6 { I 24 vector } V_h_V_address7 { O 10 vector } V_h_V_ce7 { O 1 bit } V_h_V_q7 { I 24 vector } V_h_V_address8 { O 10 vector } V_h_V_ce8 { O 1 bit } V_h_V_q8 { I 24 vector } V_h_V_address9 { O 10 vector } V_h_V_ce9 { O 1 bit } V_h_V_q9 { I 24 vector } V_h_V_address10 { O 10 vector } V_h_V_ce10 { O 1 bit } V_h_V_q10 { I 24 vector } V_h_V_address11 { O 10 vector } V_h_V_ce11 { O 1 bit } V_h_V_q11 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'V_h_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 163 \
    name v97_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v97_V \
    op interface \
    ports { v97_V_address0 { O 10 vector } v97_V_ce0 { O 1 bit } v97_V_we0 { O 1 bit } v97_V_d0 { O 24 vector } v97_V_address1 { O 10 vector } v97_V_ce1 { O 1 bit } v97_V_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v97_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


