INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fah/Exercise/4.5/4.5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minority
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fah/Exercise/4.5/monority_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minority_tb
WARNING: [VRFC 10-3824] variable 'false_count' must explicitly be declared as automatic or static [E:/fah/Exercise/4.5/monority_tb.sv:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fah/Exercise/4.5/testing1/testing1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
