# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# Reading C:/Microsemi/Libero_SoC_v12.3/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap presynth presynth 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap IGLOO2 C:/Microsemi/Libero_SoC_v12.3/Designer/lib/modelsimpro/precompiled/vlog/smartfusion2 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable SmartFusion2 are found, only first occurence will be considered.
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.3/Designer/lib/modelsimpro/precompiled/vlog/smartfusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:38:36 on Feb 18,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/ov7670_ctrl_reg.v 
# -- Compiling module ov7670_ctrl_reg
# 
# Top level modules:
# 	ov7670_ctrl_reg
# End time: 01:38:36 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:38:36 on Feb 18,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/sccb_master.v 
# -- Compiling module sccb_master
# 
# Top level modules:
# 	sccb_master
# End time: 01:38:36 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:38:36 on Feb 18,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/ov7670_top_ctrl.v 
# -- Compiling module ov7670_top_ctrl
# 
# Top level modules:
# 	ov7670_top_ctrl
# End time: 01:38:36 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:38:36 on Feb 18,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/top_ov7670.v 
# -- Compiling module top_ov7670
# 
# Top level modules:
# 	top_ov7670
# End time: 01:38:36 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:38:36 on Feb 18,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/component/work/sccb_test/sccb_test.v 
# -- Compiling module sccb_test
# 
# Top level modules:
# 	sccb_test
# End time: 01:38:37 on Feb 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:38:37 on Feb 18,2021
# vlog -reportprogress 300 "+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/stimulus" -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/stimulus/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:38:37 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L IGLOO2 -L presynth -t 1fs presynth.testbench 
# Start time: 01:38:37 on Feb 18,2021
# //  ModelSim Microsemi 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.testbench
# Loading presynth.sccb_test
# Loading presynth.top_ov7670
# Loading presynth.ov7670_top_ctrl
# Loading presynth.sccb_master
# Loading presynth.ov7670_ctrl_reg
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/SYSCLK_PERIOD
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/rst
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/clk
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/ov7670_sioc
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/ov7670_siod
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/ov7670_rst_n
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/ov7670_pwdn
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/ov7670_xclk
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/done
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/sw0_test_cmd
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/btnr_test_1p
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/sw56_regs
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/resend
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/sdat_on
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/sdat_out
add wave -position 25  sim:/testbench/sccb_test_0/top_ov7670_0/controller/rst
add wave -position 26  sim:/testbench/sccb_test_0/top_ov7670_0/controller/clk
add wave -position 27  sim:/testbench/sccb_test_0/top_ov7670_0/controller/test_mode
add wave -position 28  sim:/testbench/sccb_test_0/top_ov7670_0/controller/test_send
add wave -position 29  sim:/testbench/sccb_test_0/top_ov7670_0/controller/sw_regs
add wave -position 30  sim:/testbench/sccb_test_0/top_ov7670_0/controller/resend
add wave -position 31  sim:/testbench/sccb_test_0/top_ov7670_0/controller/done
add wave -position 32  sim:/testbench/sccb_test_0/top_ov7670_0/controller/sclk
add wave -position 33  sim:/testbench/sccb_test_0/top_ov7670_0/controller/sdat_on
add wave -position 34  sim:/testbench/sccb_test_0/top_ov7670_0/controller/sdat_out
add wave -position 35  sim:/testbench/sccb_test_0/top_ov7670_0/controller/ov7670_rst_n
add wave -position 36  sim:/testbench/sccb_test_0/top_ov7670_0/controller/ov7670_clk
add wave -position 37  sim:/testbench/sccb_test_0/top_ov7670_0/controller/ov7670_pwdn
add wave -position 38  sim:/testbench/sccb_test_0/top_ov7670_0/controller/start_tx
add wave -position 39  sim:/testbench/sccb_test_0/top_ov7670_0/controller/sccb_ready
add wave -position 40  sim:/testbench/sccb_test_0/top_ov7670_0/controller/id
add wave -position 41  sim:/testbench/sccb_test_0/top_ov7670_0/controller/addr
add wave -position 42  sim:/testbench/sccb_test_0/top_ov7670_0/controller/data_wr
add wave -position 43  sim:/testbench/sccb_test_0/top_ov7670_0/controller/finish_tx
add wave -position 45  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/c_end300ms
add wave -position 46  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/c_id_write
add wave -position 47  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/RSTCAM_ST
add wave -position 48  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/WAIT_RSTCAM_ST
add wave -position 49  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/WAIT_ST
add wave -position 50  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/WRITE_REG_ST
add wave -position 51  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/DONE_ST
add wave -position 52  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/rst
add wave -position 53  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/clk
add wave -position 54  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/test_mode
add wave -position 55  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/test_send
add wave -position 56  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/sw_regs
add wave -position 57  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/resend
add wave -position 58  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/sccb_ready
add wave -position 59  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/start_tx
add wave -position 60  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/done
add wave -position 61  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/id
add wave -position 62  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/addr
add wave -position 63  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/data_wr
add wave -position 64  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/ov7670_rst_n
add wave -position 65  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/ov7670_clk
add wave -position 66  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/ov7670_pwdn
add wave -position 67  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/cnt_cam_clk
add wave -position 68  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/cnt_reg
add wave -position 69  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/alltx_done
add wave -position 70  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/cam_rst_n
add wave -position 71  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/start_tx_aux
add wave -position 72  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/cnt300ms
add wave -position 73  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/end300ms
add wave -position 74  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/ena_cnt300ms
add wave -position 75  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/addr_aux
add wave -position 76  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/reg_i
add wave -position 77  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/pr_ctrl_st
add wave -position 78  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/nx_ctrl_st
add wave -position 79  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/sw_regs_st
add wave -position 80  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/sw_regs_change
add wave -position 81  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/reg_00
add wave -position 82  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/reg_01
add wave -position 83  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/reg_10
add wave -position 84  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_regs/reg_11
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/c_off
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/c_on
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/c_clk_period
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/c_sclk_period_div4
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/c_sclk_div4_endcnt
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/c_nb_cnt_sclk_div4
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/IDLE_ST
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/INIT_SEQ_ST
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/SEND_BYTE_ST
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/DNTC_ST
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/END_SEQ_ST
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/rst
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/clk
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/start_tx
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/id
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/addr
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/data_wr
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/ready
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/finish_tx
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/sclk
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/sdat_on
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/sdat_out
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/send_rg
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/cnt_sclk_div4
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/sclk_div4_end
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/cnt_4sclk
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/sclk_end
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/cnt_phases
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/new_phase
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/phases_end
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/ready_aux
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/pr_sccb_st
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/nx_sccb_st
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/send_data
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/cnt_8bits
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/cnt_8bits_end
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/save_indata
add wave -position end  sim:/testbench/sccb_test_0/top_ov7670_0/controller/i_sccb/clr_datarg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
# End time: 01:53:03 on Feb 18,2021, Elapsed time: 0:14:26
# Errors: 28, Warnings: 8
