/*
 * Copyright (c) 2007-2009 NVIDIA Corporation.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of the NVIDIA Corporation nor the names of its contributors
 * may be used to endorse or promote products derived from this software
 * without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 */

/** @file
 *
 * @b Description: Contains the i2c declarations.
 */

#ifndef INCLUDED_NVRM_I2C_PRIVATE_H
#define INCLUDED_NVRM_I2C_PRIVATE_H

#include "nvrm_module.h"
#include "nvodm_query_pinmux.h"
#include "nvrm_gpio.h"
#include "nvrm_i2c.h"
#include "nvrm_memmgr.h"

#include "nvrm_priv_ap_general.h"

#include "linux/module.h"
#include "mach/dma.h"

#define MAX_I2C_CLOCK_SPEED_KHZ 400

// Maximum number of i2c instances including i2c and dvc and a dummy instance
#define MAX_I2C_INSTANCES   ((MAX_I2C_CONTROLLERS) + (MAX_DVC_CONTROLLERS) + 1)

/* Delay used while polling(in polling mode) for the transcation to complete */
#define I2C_DELAY_USEC 10000

typedef enum
{
    // Specifies a read transaction.
    I2C_READ,
    // Specifies a write transaction.
    I2C_WRITE,
    // Specifies a read transaction using i2c repeat start
    I2C_REPEAT_START_TRANSACTION
} I2cTransactionType;

/**
 * SOC I2C  capability structure.
 */
typedef struct SocI2cCapabilityRec
{
    // Tells whether new master is available or not
    NvBool IsNewMasterAvailable;
} SocI2cCapability;

/* I2C controller state. There are will one instance of this structure for each
 * I2C controller instance */
typedef struct NvRmI2cControllerRec
{
    /* Controller static Information */

    /* Rm device handle */
    NvRmDeviceHandle hRmDevice;
    /* Contains the i2ctransfer status */
    NvError I2cTransferStatus;
    /* Contains the number of opened clients */
    NvU32 NumberOfClientsOpened;
    /* Contains the semaphore id to block the synchronous i2c client calls */
    NvOsSemaphoreHandle I2cSyncSemaphore;

    /* Contains the semaphore id to synchronise the dma transfer complete*/
    NvOsSemaphoreHandle I2cDmaSyncSemaphore;

    /* Contains the mutex for providing the thread safety */
    NvOsMutexHandle I2cThreadSafetyMutex;
    /* Power clinet ID */
    NvU32 I2cPowerClientId;
    /* Contoller module ID. I2C is supported via DVS module and I2C module. */
    NvRmModuleID ModuleId;

    // Odm io module name
    NvOdmIoModule OdmIoModule;

    
    /* Instance of the above specified module */
    NvU32 Instance;
    // I2C interrupt handle for this controller instance
    NvOsInterruptHandle I2CInterruptHandle;

    // I2c Pin mux configuration
    NvU32 PinMapConfig;

    /* GPIO pin handles for SCL and SDA lines. Used by the GPIO fallback mode */
    NvRmGpioPinHandle hSclPin;
    NvRmGpioPinHandle hSdaPin;
    NvRmGpioHandle hGpio;

    /* Controller run time state. These members will be polulated before the HAL
     * functions are called. HAL functions should only read these members and
     * should not clobber these registers. */

    /* I2c clock freq */
    NvU32 clockfreq;
    /* Slave device address type */
    NvBool Is10BitAddress;
    /* Indictaes that the slave will not generate the ACK */
    NvBool NoACK;
    /* timeout for the transfer */
    NvU32 timeout;

    /* Receive data */
    NvError (*receive)(struct NvRmI2cControllerRec *c, NvU8 * pBuffer, 
               const NvRmI2cTransactionInfo *pTransaction, NvU32 * pBytesTransferred);
    
    /* Send data */
    NvError (*send)(struct NvRmI2cControllerRec *c, NvU8 * pBuffer, 
                const NvRmI2cTransactionInfo *pTransaction, NvU32 * pBytesTransferred);

    /* Repeat start - this is specific to the AP15 and will not be called for
     * later chips */
    NvError (*repeatStart)(struct NvRmI2cControllerRec *c, NvU8 * pBuffer,
            NvRmI2cTransactionInfo *Transactions, NvU32 NoOfTransations);

    /* Return the GPIO pin and port numbers of the SDA and SCL lines for that
     * controller. */
    NvBool (*GetGpioPins)(struct NvRmI2cControllerRec *c,
                        NvU32 PinMap, NvU32 *Scl, NvU32 *Sda);

    /* Shutdown the controller */
    void (*close)(struct NvRmI2cControllerRec *c);

    /* AP15 controller specific state */

    /* Flag to know whether it is a read or a write transaction */
    I2cTransactionType TransactionType;
    /* Though all the controllers have same register spec, their start address
     * doesn't match. DVC contoller I2C register start address differs from the I2C
     * controller. */
    NvU32 I2cRegisterOffset;

    //  I2C capabiity for this SOC only.
    SocI2cCapability SocI2cCaps;

    /* Repeat start transfer */
    volatile NvBool RsTransfer;

    /* Clock period in micro-seconds */
    NvU32 I2cClockPeriod;
    /* I2c Controller Status variable */
    NvU32 ControllerStatus;

    /* indicates whether to enable new master or not */
    NvBool EnableNewMaster;

    NvU32 *pDataBuffer;

    // Amount of word transferred yet    
    NvU32 WordTransferred;

    // Remaining words to be transfer.
    NvU32 WordRemaining;

    // Final interrupt condition after that transaction completes.
    NvU32 FinalInterrupt;

    // Content of the interrupt mask register.
    NvU32 IntMaskReg;

    // Controller Id for packet mode information.
    NvU32 ControllerId;

    // Tells whether the current transfer is with NO STOP
    NvBool IsCurrentTransferNoStop;

    // Tells whether the current transfer is with ack or not
    NvBool IsCurrentTransferNoAck;

    // Tells whether current transfer is a read or write type.
    NvBool IsCurrentTransferRead;

    // Tells whether transfer is completed or not
    NvBool IsTransferCompleted;

    // Apb dma related information
    // Tells whether the dma mode is supported or not.
    NvBool IsApbDmaAllocated;

    // Dma channel handle.
    struct tegra_dma_channel *hDmaChan;

    // Rx Dma request for i2c transfer
    struct tegra_dma_req    RxDmaReq;

    // Tx Dma request for i2c transfer
    struct tegra_dma_req    TxDmaReq;

    // Memory handle to create the uncached memory.
    NvRmMemHandle hRmMemory;

    // Dma buffer physical address.
    NvRmPhysAddr DmaBuffPhysAdd;

    // Controller physical address
    NvRmPhysAddr ControllerAdd;

    // Virtual pointer to the dma buffer.
    NvU32 *pDmaBuffer;

    // Current Dma transfer size for the Rx and tx
    NvU32 DmaBufferSize;

    // Tell whether it is using the apb dma for the transfer or not.
    NvBool IsUsingApbDma;

    // Buffer which will be used when cpu does the data receving.
    NvU32 *pCpuBuffer;

    NvU32 TransCountFromLastDmaUsage;

} NvRmI2cController, *NvRmI2cControllerHandle;

NvError NvRmGpioI2cTransaction( 
        NvRmI2cController *c, 
        NvU32 I2cPinMap,
        NvU8 *Data, 
        NvU32 DataLength, 
        NvRmI2cTransactionInfo * Transaction, 
        NvU32 NumOfTransactions);


/**
 * brief Initialze the AP15 I2C controller to start the data transfer 
 *
 * This APIs should always return NvSuccess
 *
 * @param c    I2C controller structure.
 * */
NvError AP15RmI2cOpen(NvRmI2cController *c);

/**
 * brief Initialze the controller to start the data transfer 
 *
 * This APIs should always return NvSuccess
 *
 * @param c    I2C controller structure.
 * */
NvError AP20RmI2cOpen(NvRmI2cController *c);

#endif  // INCLUDED_NVRM_I2C_PRIVATE_H
