//
//Written by GowinSynthesis
//Product Version "V1.9.9 Beta-4"
//Sat Oct 07 12:37:09 2023

//Source file index table:
//file0 "\C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/src/sipeed_tang_primer_20k.v"
//file1 "\C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/src/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc.v"
//file2 "\C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/src/Ram_1w_1rs_Intel.v"
`timescale 100 ps/100 ps
module BufferCC (
  sys_clk,
  n22443_3,
  bufferCC_4_io_dataOut
)
;
input sys_clk;
input n22443_3;
output bufferCC_4_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(bufferCC_4_io_dataOut),
    .D(buffers_0),
    .CLK(sys_clk),
    .PRESET(n22443_3) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(GND),
    .CLK(sys_clk),
    .PRESET(n22443_3) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC */
module BufferCC_1 (
  sys_clk,
  debugCd_logic_outputReset,
  bufferCC_5_io_dataOut
)
;
input sys_clk;
input debugCd_logic_outputReset;
output bufferCC_5_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(bufferCC_5_io_dataOut),
    .D(buffers_0),
    .CLK(sys_clk),
    .PRESET(debugCd_logic_outputReset) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(GND),
    .CLK(sys_clk),
    .PRESET(debugCd_logic_outputReset) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_1 */
module BmbClint (
  sys_clk,
  systemCd_logic_outputReset,
  clintWishboneBridge_logic_bridge_io_output_cmd_valid,
  n9607_4,
  n9696_5,
  soclinux_pbus_we,
  n9661_10,
  n9657_7,
  soclinux_pbus_dat_w,
  soclinux_pbus_adr,
  clint_logic_io_bus_rsp_valid,
  n1226_5,
  n1162_10,
  clint_logic_io_time,
  clint_logic_io_softwareInterrupt,
  soclinux_clintbus_dat_r,
  clint_logic_io_timerInterrupt
)
;
input sys_clk;
input systemCd_logic_outputReset;
input clintWishboneBridge_logic_bridge_io_output_cmd_valid;
input n9607_4;
input n9696_5;
input soclinux_pbus_we;
input n9661_10;
input n9657_7;
input [31:0] soclinux_pbus_dat_w;
input [13:0] soclinux_pbus_adr;
output clint_logic_io_bus_rsp_valid;
output n1226_5;
output n1162_10;
output [63:0] clint_logic_io_time;
output [0:0] clint_logic_io_softwareInterrupt;
output [31:0] soclinux_clintbus_dat_r;
output [0:0] clint_logic_io_timerInterrupt;
wire n1129_3;
wire n1226_3;
wire factory_rsp_payload_fragment_data_0_4;
wire n1162_5;
wire n1226_4;
wire factory_rsp_payload_fragment_data_31_6;
wire factory_rsp_payload_fragment_data_0_5;
wire n1129_5;
wire factory_rsp_payload_fragment_data_31_7;
wire factory_rsp_payload_fragment_data_31_8;
wire n1162_8;
wire n1129_7;
wire factory_rsp_payload_fragment_data_31_10;
wire factory_rsp_payload_fragment_data_31_12;
wire n1162_12;
wire n671_129_SUM;
wire n671_132;
wire n671_130_SUM;
wire n671_134;
wire n671_131_SUM;
wire n671_136;
wire n671_132_SUM;
wire n671_138;
wire n671_133_SUM;
wire n671_140;
wire n671_134_SUM;
wire n671_142;
wire n671_135_SUM;
wire n671_144;
wire n671_136_SUM;
wire n671_146;
wire n671_137_SUM;
wire n671_148;
wire n671_138_SUM;
wire n671_150;
wire n671_139_SUM;
wire n671_152;
wire n671_140_SUM;
wire n671_154;
wire n671_141_SUM;
wire n671_156;
wire n671_142_SUM;
wire n671_158;
wire n671_143_SUM;
wire n671_160;
wire n671_144_SUM;
wire n671_162;
wire n671_145_SUM;
wire n671_164;
wire n671_146_SUM;
wire n671_166;
wire n671_147_SUM;
wire n671_168;
wire n671_148_SUM;
wire n671_170;
wire n671_149_SUM;
wire n671_172;
wire n671_150_SUM;
wire n671_174;
wire n671_151_SUM;
wire n671_176;
wire n671_152_SUM;
wire n671_178;
wire n671_153_SUM;
wire n671_180;
wire n671_154_SUM;
wire n671_182;
wire n671_155_SUM;
wire n671_184;
wire n671_156_SUM;
wire n671_186;
wire n671_157_SUM;
wire n671_188;
wire n671_158_SUM;
wire n671_190;
wire n671_159_SUM;
wire n671_192;
wire n671_160_SUM;
wire n671_194;
wire n671_161_SUM;
wire n671_196;
wire n671_162_SUM;
wire n671_198;
wire n671_163_SUM;
wire n671_200;
wire n671_164_SUM;
wire n671_202;
wire n671_165_SUM;
wire n671_204;
wire n671_166_SUM;
wire n671_206;
wire n671_167_SUM;
wire n671_208;
wire n671_168_SUM;
wire n671_210;
wire n671_169_SUM;
wire n671_212;
wire n671_170_SUM;
wire n671_214;
wire n671_171_SUM;
wire n671_216;
wire n671_172_SUM;
wire n671_218;
wire n671_173_SUM;
wire n671_220;
wire n671_174_SUM;
wire n671_222;
wire n671_175_SUM;
wire n671_224;
wire n671_176_SUM;
wire n671_226;
wire n671_177_SUM;
wire n671_228;
wire n671_178_SUM;
wire n671_230;
wire n671_179_SUM;
wire n671_232;
wire n671_180_SUM;
wire n671_234;
wire n671_181_SUM;
wire n671_236;
wire n671_182_SUM;
wire n671_238;
wire n671_183_SUM;
wire n671_240;
wire n671_184_SUM;
wire n671_242;
wire n671_185_SUM;
wire n671_244;
wire n671_186_SUM;
wire n671_246;
wire n671_187_SUM;
wire n671_248;
wire n671_188_SUM;
wire n671_250;
wire n671_189_SUM;
wire n671_252;
wire n671_190_SUM;
wire n671_254;
wire n671_191_SUM;
wire n671_256;
wire n671_192_SUM;
wire n671_258;
wire n499_1;
wire n499_2;
wire n498_1;
wire n498_2;
wire n497_1;
wire n497_2;
wire n496_1;
wire n496_2;
wire n495_1;
wire n495_2;
wire n494_1;
wire n494_2;
wire n493_1;
wire n493_2;
wire n492_1;
wire n492_2;
wire n491_1;
wire n491_2;
wire n490_1;
wire n490_2;
wire n489_1;
wire n489_2;
wire n488_1;
wire n488_2;
wire n487_1;
wire n487_2;
wire n486_1;
wire n486_2;
wire n485_1;
wire n485_2;
wire n484_1;
wire n484_2;
wire n483_1;
wire n483_2;
wire n482_1;
wire n482_2;
wire n481_1;
wire n481_2;
wire n480_1;
wire n480_2;
wire n479_1;
wire n479_2;
wire n478_1;
wire n478_2;
wire n477_1;
wire n477_2;
wire n476_1;
wire n476_2;
wire n475_1;
wire n475_2;
wire n474_1;
wire n474_2;
wire n473_1;
wire n473_2;
wire n472_1;
wire n472_2;
wire n471_1;
wire n471_2;
wire n470_1;
wire n470_2;
wire n469_1;
wire n469_2;
wire n468_1;
wire n468_2;
wire n467_1;
wire n467_2;
wire n466_1;
wire n466_2;
wire n465_1;
wire n465_2;
wire n464_1;
wire n464_2;
wire n463_1;
wire n463_2;
wire n462_1;
wire n462_2;
wire n461_1;
wire n461_2;
wire n460_1;
wire n460_2;
wire n459_1;
wire n459_2;
wire n458_1;
wire n458_2;
wire n457_1;
wire n457_2;
wire n456_1;
wire n456_2;
wire n455_1;
wire n455_2;
wire n454_1;
wire n454_2;
wire n453_1;
wire n453_2;
wire n452_1;
wire n452_2;
wire n451_1;
wire n451_2;
wire n450_1;
wire n450_2;
wire n449_1;
wire n449_2;
wire n448_1;
wire n448_2;
wire n447_1;
wire n447_2;
wire n446_1;
wire n446_2;
wire n445_1;
wire n445_2;
wire n444_1;
wire n444_2;
wire n443_1;
wire n443_2;
wire n442_1;
wire n442_2;
wire n441_1;
wire n441_2;
wire n440_1;
wire n440_2;
wire n439_1;
wire n439_2;
wire n438_1;
wire n438_2;
wire n437_1;
wire n437_0_COUT;
wire n500_6;
wire [31:0] factory_rsp_payload_fragment_data;
wire [63:0] logic_harts_0_cmp;
wire VCC;
wire GND;
  LUT4 factory_rsp_payload_fragment_data_31_s0 (
    .F(factory_rsp_payload_fragment_data[31]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[31]),
    .I2(clint_logic_io_time[63]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_31_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_30_s0 (
    .F(factory_rsp_payload_fragment_data[30]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[30]),
    .I2(clint_logic_io_time[62]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_30_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_29_s0 (
    .F(factory_rsp_payload_fragment_data[29]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[29]),
    .I2(clint_logic_io_time[61]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_29_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_28_s0 (
    .F(factory_rsp_payload_fragment_data[28]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[28]),
    .I2(clint_logic_io_time[60]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_28_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_27_s0 (
    .F(factory_rsp_payload_fragment_data[27]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[27]),
    .I2(clint_logic_io_time[59]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_27_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_26_s0 (
    .F(factory_rsp_payload_fragment_data[26]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[26]),
    .I2(clint_logic_io_time[58]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_26_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_25_s0 (
    .F(factory_rsp_payload_fragment_data[25]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[25]),
    .I2(clint_logic_io_time[57]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_25_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_24_s0 (
    .F(factory_rsp_payload_fragment_data[24]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[24]),
    .I2(clint_logic_io_time[56]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_24_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_23_s0 (
    .F(factory_rsp_payload_fragment_data[23]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[23]),
    .I2(clint_logic_io_time[55]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_23_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_22_s0 (
    .F(factory_rsp_payload_fragment_data[22]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[22]),
    .I2(clint_logic_io_time[54]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_22_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_21_s0 (
    .F(factory_rsp_payload_fragment_data[21]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[21]),
    .I2(clint_logic_io_time[53]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_21_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_20_s0 (
    .F(factory_rsp_payload_fragment_data[20]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[20]),
    .I2(clint_logic_io_time[52]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_20_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_19_s0 (
    .F(factory_rsp_payload_fragment_data[19]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[19]),
    .I2(clint_logic_io_time[51]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_19_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_18_s0 (
    .F(factory_rsp_payload_fragment_data[18]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[18]),
    .I2(clint_logic_io_time[50]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_18_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_17_s0 (
    .F(factory_rsp_payload_fragment_data[17]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[17]),
    .I2(clint_logic_io_time[49]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_17_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_16_s0 (
    .F(factory_rsp_payload_fragment_data[16]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[16]),
    .I2(clint_logic_io_time[48]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_16_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_15_s0 (
    .F(factory_rsp_payload_fragment_data[15]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[15]),
    .I2(clint_logic_io_time[47]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_15_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_14_s0 (
    .F(factory_rsp_payload_fragment_data[14]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[14]),
    .I2(clint_logic_io_time[46]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_14_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_13_s0 (
    .F(factory_rsp_payload_fragment_data[13]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[13]),
    .I2(clint_logic_io_time[45]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_13_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_12_s0 (
    .F(factory_rsp_payload_fragment_data[12]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[12]),
    .I2(clint_logic_io_time[44]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_12_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_11_s0 (
    .F(factory_rsp_payload_fragment_data[11]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[11]),
    .I2(clint_logic_io_time[43]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_11_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_10_s0 (
    .F(factory_rsp_payload_fragment_data[10]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[10]),
    .I2(clint_logic_io_time[42]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_10_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_9_s0 (
    .F(factory_rsp_payload_fragment_data[9]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[9]),
    .I2(clint_logic_io_time[41]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_9_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_8_s0 (
    .F(factory_rsp_payload_fragment_data[8]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[8]),
    .I2(clint_logic_io_time[40]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_8_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_7_s0 (
    .F(factory_rsp_payload_fragment_data[7]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[7]),
    .I2(clint_logic_io_time[39]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_7_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_6_s0 (
    .F(factory_rsp_payload_fragment_data[6]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[6]),
    .I2(clint_logic_io_time[38]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_6_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_5_s0 (
    .F(factory_rsp_payload_fragment_data[5]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[5]),
    .I2(clint_logic_io_time[37]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_5_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_4_s0 (
    .F(factory_rsp_payload_fragment_data[4]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[4]),
    .I2(clint_logic_io_time[36]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_4_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_3_s0 (
    .F(factory_rsp_payload_fragment_data[3]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[3]),
    .I2(clint_logic_io_time[35]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_3_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_2_s0 (
    .F(factory_rsp_payload_fragment_data[2]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[2]),
    .I2(clint_logic_io_time[34]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_2_s0.INIT=16'hF888;
  LUT4 factory_rsp_payload_fragment_data_1_s0 (
    .F(factory_rsp_payload_fragment_data[1]),
    .I0(factory_rsp_payload_fragment_data_31_10),
    .I1(clint_logic_io_time[1]),
    .I2(clint_logic_io_time[33]),
    .I3(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_1_s0.INIT=16'hF888;
  LUT3 factory_rsp_payload_fragment_data_0_s0 (
    .F(factory_rsp_payload_fragment_data[0]),
    .I0(clint_logic_io_time[32]),
    .I1(factory_rsp_payload_fragment_data_0_4),
    .I2(factory_rsp_payload_fragment_data_31_12) 
);
defparam factory_rsp_payload_fragment_data_0_s0.INIT=8'hA3;
  LUT4 n1129_s0 (
    .F(n1129_3),
    .I0(soclinux_pbus_adr[11]),
    .I1(soclinux_pbus_adr[12]),
    .I2(n1129_7),
    .I3(clintWishboneBridge_logic_bridge_io_output_cmd_valid) 
);
defparam n1129_s0.INIT=16'h1000;
  LUT4 n1226_s0 (
    .F(n1226_3),
    .I0(n1226_4),
    .I1(n1226_5),
    .I2(n9607_4),
    .I3(n1162_5) 
);
defparam n1226_s0.INIT=16'h8000;
  LUT4 factory_rsp_payload_fragment_data_0_s1 (
    .F(factory_rsp_payload_fragment_data_0_4),
    .I0(n1162_10),
    .I1(factory_rsp_payload_fragment_data_0_5),
    .I2(clint_logic_io_time[0]),
    .I3(factory_rsp_payload_fragment_data_31_10) 
);
defparam factory_rsp_payload_fragment_data_0_s1.INIT=16'h0777;
  LUT4 n1162_s2 (
    .F(n1162_5),
    .I0(soclinux_pbus_adr[11]),
    .I1(n1162_8),
    .I2(soclinux_pbus_adr[12]),
    .I3(clintWishboneBridge_logic_bridge_io_output_cmd_valid) 
);
defparam n1162_s2.INIT=16'h4000;
  LUT2 n1226_s1 (
    .F(n1226_4),
    .I0(soclinux_pbus_adr[5]),
    .I1(n9696_5) 
);
defparam n1226_s1.INIT=4'h4;
  LUT3 n1226_s2 (
    .F(n1226_5),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]),
    .I2(soclinux_pbus_adr[4]) 
);
defparam n1226_s2.INIT=8'h01;
  LUT4 factory_rsp_payload_fragment_data_31_s3 (
    .F(factory_rsp_payload_fragment_data_31_6),
    .I0(soclinux_pbus_adr[12]),
    .I1(soclinux_pbus_adr[11]),
    .I2(factory_rsp_payload_fragment_data_31_7),
    .I3(factory_rsp_payload_fragment_data_31_8) 
);
defparam factory_rsp_payload_fragment_data_31_s3.INIT=16'h4000;
  LUT4 factory_rsp_payload_fragment_data_0_s2 (
    .F(factory_rsp_payload_fragment_data_0_5),
    .I0(soclinux_pbus_adr[11]),
    .I1(soclinux_pbus_adr[12]),
    .I2(clint_logic_io_softwareInterrupt[0]),
    .I3(n1129_5) 
);
defparam factory_rsp_payload_fragment_data_0_s2.INIT=16'h1000;
  LUT2 n1129_s2 (
    .F(n1129_5),
    .I0(soclinux_pbus_adr[13]),
    .I1(soclinux_pbus_adr[10]) 
);
defparam n1129_s2.INIT=4'h1;
  LUT3 factory_rsp_payload_fragment_data_31_s4 (
    .F(factory_rsp_payload_fragment_data_31_7),
    .I0(soclinux_pbus_adr[8]),
    .I1(soclinux_pbus_adr[9]),
    .I2(soclinux_pbus_adr[10]) 
);
defparam factory_rsp_payload_fragment_data_31_s4.INIT=8'h80;
  LUT4 factory_rsp_payload_fragment_data_31_s5 (
    .F(factory_rsp_payload_fragment_data_31_8),
    .I0(soclinux_pbus_adr[13]),
    .I1(soclinux_pbus_adr[5]),
    .I2(soclinux_pbus_adr[6]),
    .I3(soclinux_pbus_adr[7]) 
);
defparam factory_rsp_payload_fragment_data_31_s5.INIT=16'h8000;
  LUT3 n1162_s4 (
    .F(n1162_8),
    .I0(soclinux_pbus_we),
    .I1(soclinux_pbus_adr[13]),
    .I2(soclinux_pbus_adr[10]) 
);
defparam n1162_s4.INIT=8'h02;
  LUT4 n1129_s3 (
    .F(n1129_7),
    .I0(soclinux_pbus_we),
    .I1(soclinux_pbus_adr[13]),
    .I2(soclinux_pbus_adr[10]),
    .I3(n1162_10) 
);
defparam n1129_s3.INIT=16'h0200;
  LUT3 n1162_s5 (
    .F(n1162_10),
    .I0(soclinux_pbus_adr[5]),
    .I1(n9696_5),
    .I2(n9661_10) 
);
defparam n1162_s5.INIT=8'h40;
  LUT4 factory_rsp_payload_fragment_data_31_s6 (
    .F(factory_rsp_payload_fragment_data_31_10),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]),
    .I2(n9657_7),
    .I3(factory_rsp_payload_fragment_data_31_6) 
);
defparam factory_rsp_payload_fragment_data_31_s6.INIT=16'h4000;
  LUT4 factory_rsp_payload_fragment_data_31_s7 (
    .F(factory_rsp_payload_fragment_data_31_12),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]),
    .I2(n9657_7),
    .I3(factory_rsp_payload_fragment_data_31_6) 
);
defparam factory_rsp_payload_fragment_data_31_s7.INIT=16'h8000;
  LUT4 n1162_s6 (
    .F(n1162_12),
    .I0(soclinux_pbus_adr[5]),
    .I1(n9696_5),
    .I2(n9661_10),
    .I3(n1162_5) 
);
defparam n1162_s6.INIT=16'h4000;
  DFFC logic_time_63_s0 (
    .Q(clint_logic_io_time[63]),
    .D(n437_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_62_s0 (
    .Q(clint_logic_io_time[62]),
    .D(n438_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_61_s0 (
    .Q(clint_logic_io_time[61]),
    .D(n439_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_60_s0 (
    .Q(clint_logic_io_time[60]),
    .D(n440_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_59_s0 (
    .Q(clint_logic_io_time[59]),
    .D(n441_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_58_s0 (
    .Q(clint_logic_io_time[58]),
    .D(n442_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_57_s0 (
    .Q(clint_logic_io_time[57]),
    .D(n443_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_56_s0 (
    .Q(clint_logic_io_time[56]),
    .D(n444_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_55_s0 (
    .Q(clint_logic_io_time[55]),
    .D(n445_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_54_s0 (
    .Q(clint_logic_io_time[54]),
    .D(n446_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_53_s0 (
    .Q(clint_logic_io_time[53]),
    .D(n447_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_52_s0 (
    .Q(clint_logic_io_time[52]),
    .D(n448_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_51_s0 (
    .Q(clint_logic_io_time[51]),
    .D(n449_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_50_s0 (
    .Q(clint_logic_io_time[50]),
    .D(n450_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_49_s0 (
    .Q(clint_logic_io_time[49]),
    .D(n451_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_48_s0 (
    .Q(clint_logic_io_time[48]),
    .D(n452_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_47_s0 (
    .Q(clint_logic_io_time[47]),
    .D(n453_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_46_s0 (
    .Q(clint_logic_io_time[46]),
    .D(n454_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_45_s0 (
    .Q(clint_logic_io_time[45]),
    .D(n455_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_44_s0 (
    .Q(clint_logic_io_time[44]),
    .D(n456_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_43_s0 (
    .Q(clint_logic_io_time[43]),
    .D(n457_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_42_s0 (
    .Q(clint_logic_io_time[42]),
    .D(n458_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_41_s0 (
    .Q(clint_logic_io_time[41]),
    .D(n459_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_40_s0 (
    .Q(clint_logic_io_time[40]),
    .D(n460_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_39_s0 (
    .Q(clint_logic_io_time[39]),
    .D(n461_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_38_s0 (
    .Q(clint_logic_io_time[38]),
    .D(n462_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_37_s0 (
    .Q(clint_logic_io_time[37]),
    .D(n463_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_36_s0 (
    .Q(clint_logic_io_time[36]),
    .D(n464_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_35_s0 (
    .Q(clint_logic_io_time[35]),
    .D(n465_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_34_s0 (
    .Q(clint_logic_io_time[34]),
    .D(n466_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_33_s0 (
    .Q(clint_logic_io_time[33]),
    .D(n467_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_32_s0 (
    .Q(clint_logic_io_time[32]),
    .D(n468_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_31_s0 (
    .Q(clint_logic_io_time[31]),
    .D(n469_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_30_s0 (
    .Q(clint_logic_io_time[30]),
    .D(n470_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_29_s0 (
    .Q(clint_logic_io_time[29]),
    .D(n471_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_28_s0 (
    .Q(clint_logic_io_time[28]),
    .D(n472_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_27_s0 (
    .Q(clint_logic_io_time[27]),
    .D(n473_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_26_s0 (
    .Q(clint_logic_io_time[26]),
    .D(n474_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_25_s0 (
    .Q(clint_logic_io_time[25]),
    .D(n475_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_24_s0 (
    .Q(clint_logic_io_time[24]),
    .D(n476_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_23_s0 (
    .Q(clint_logic_io_time[23]),
    .D(n477_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_22_s0 (
    .Q(clint_logic_io_time[22]),
    .D(n478_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_21_s0 (
    .Q(clint_logic_io_time[21]),
    .D(n479_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_20_s0 (
    .Q(clint_logic_io_time[20]),
    .D(n480_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_19_s0 (
    .Q(clint_logic_io_time[19]),
    .D(n481_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_18_s0 (
    .Q(clint_logic_io_time[18]),
    .D(n482_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_17_s0 (
    .Q(clint_logic_io_time[17]),
    .D(n483_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_16_s0 (
    .Q(clint_logic_io_time[16]),
    .D(n484_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_15_s0 (
    .Q(clint_logic_io_time[15]),
    .D(n485_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_14_s0 (
    .Q(clint_logic_io_time[14]),
    .D(n486_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_13_s0 (
    .Q(clint_logic_io_time[13]),
    .D(n487_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_12_s0 (
    .Q(clint_logic_io_time[12]),
    .D(n488_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_11_s0 (
    .Q(clint_logic_io_time[11]),
    .D(n489_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_10_s0 (
    .Q(clint_logic_io_time[10]),
    .D(n490_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_9_s0 (
    .Q(clint_logic_io_time[9]),
    .D(n491_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_8_s0 (
    .Q(clint_logic_io_time[8]),
    .D(n492_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_7_s0 (
    .Q(clint_logic_io_time[7]),
    .D(n493_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_6_s0 (
    .Q(clint_logic_io_time[6]),
    .D(n494_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_5_s0 (
    .Q(clint_logic_io_time[5]),
    .D(n495_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_4_s0 (
    .Q(clint_logic_io_time[4]),
    .D(n496_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_3_s0 (
    .Q(clint_logic_io_time[3]),
    .D(n497_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_2_s0 (
    .Q(clint_logic_io_time[2]),
    .D(n498_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_1_s0 (
    .Q(clint_logic_io_time[1]),
    .D(n499_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC logic_time_0_s0 (
    .Q(clint_logic_io_time[0]),
    .D(n500_6),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE logic_harts_0_softwareInterrupt_s0 (
    .Q(clint_logic_io_softwareInterrupt[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n1129_3),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_31_s0 (
    .Q(soclinux_clintbus_dat_r[31]),
    .D(factory_rsp_payload_fragment_data[31]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_30_s0 (
    .Q(soclinux_clintbus_dat_r[30]),
    .D(factory_rsp_payload_fragment_data[30]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_29_s0 (
    .Q(soclinux_clintbus_dat_r[29]),
    .D(factory_rsp_payload_fragment_data[29]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_28_s0 (
    .Q(soclinux_clintbus_dat_r[28]),
    .D(factory_rsp_payload_fragment_data[28]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_27_s0 (
    .Q(soclinux_clintbus_dat_r[27]),
    .D(factory_rsp_payload_fragment_data[27]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_26_s0 (
    .Q(soclinux_clintbus_dat_r[26]),
    .D(factory_rsp_payload_fragment_data[26]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_25_s0 (
    .Q(soclinux_clintbus_dat_r[25]),
    .D(factory_rsp_payload_fragment_data[25]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_24_s0 (
    .Q(soclinux_clintbus_dat_r[24]),
    .D(factory_rsp_payload_fragment_data[24]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_23_s0 (
    .Q(soclinux_clintbus_dat_r[23]),
    .D(factory_rsp_payload_fragment_data[23]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_22_s0 (
    .Q(soclinux_clintbus_dat_r[22]),
    .D(factory_rsp_payload_fragment_data[22]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_21_s0 (
    .Q(soclinux_clintbus_dat_r[21]),
    .D(factory_rsp_payload_fragment_data[21]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_20_s0 (
    .Q(soclinux_clintbus_dat_r[20]),
    .D(factory_rsp_payload_fragment_data[20]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_19_s0 (
    .Q(soclinux_clintbus_dat_r[19]),
    .D(factory_rsp_payload_fragment_data[19]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_18_s0 (
    .Q(soclinux_clintbus_dat_r[18]),
    .D(factory_rsp_payload_fragment_data[18]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_17_s0 (
    .Q(soclinux_clintbus_dat_r[17]),
    .D(factory_rsp_payload_fragment_data[17]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_16_s0 (
    .Q(soclinux_clintbus_dat_r[16]),
    .D(factory_rsp_payload_fragment_data[16]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_15_s0 (
    .Q(soclinux_clintbus_dat_r[15]),
    .D(factory_rsp_payload_fragment_data[15]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_14_s0 (
    .Q(soclinux_clintbus_dat_r[14]),
    .D(factory_rsp_payload_fragment_data[14]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_13_s0 (
    .Q(soclinux_clintbus_dat_r[13]),
    .D(factory_rsp_payload_fragment_data[13]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_12_s0 (
    .Q(soclinux_clintbus_dat_r[12]),
    .D(factory_rsp_payload_fragment_data[12]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_11_s0 (
    .Q(soclinux_clintbus_dat_r[11]),
    .D(factory_rsp_payload_fragment_data[11]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_10_s0 (
    .Q(soclinux_clintbus_dat_r[10]),
    .D(factory_rsp_payload_fragment_data[10]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_9_s0 (
    .Q(soclinux_clintbus_dat_r[9]),
    .D(factory_rsp_payload_fragment_data[9]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_8_s0 (
    .Q(soclinux_clintbus_dat_r[8]),
    .D(factory_rsp_payload_fragment_data[8]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_7_s0 (
    .Q(soclinux_clintbus_dat_r[7]),
    .D(factory_rsp_payload_fragment_data[7]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_6_s0 (
    .Q(soclinux_clintbus_dat_r[6]),
    .D(factory_rsp_payload_fragment_data[6]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_5_s0 (
    .Q(soclinux_clintbus_dat_r[5]),
    .D(factory_rsp_payload_fragment_data[5]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_4_s0 (
    .Q(soclinux_clintbus_dat_r[4]),
    .D(factory_rsp_payload_fragment_data[4]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_3_s0 (
    .Q(soclinux_clintbus_dat_r[3]),
    .D(factory_rsp_payload_fragment_data[3]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_2_s0 (
    .Q(soclinux_clintbus_dat_r[2]),
    .D(factory_rsp_payload_fragment_data[2]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_1_s0 (
    .Q(soclinux_clintbus_dat_r[1]),
    .D(factory_rsp_payload_fragment_data[1]),
    .CLK(sys_clk) 
);
  DFF _zz_io_bus_rsp_payload_fragment_data_0_s0 (
    .Q(soclinux_clintbus_dat_r[0]),
    .D(factory_rsp_payload_fragment_data[0]),
    .CLK(sys_clk) 
);
  DFF logic_harts_0_timerInterrupt_s0 (
    .Q(clint_logic_io_timerInterrupt[0]),
    .D(n671_258),
    .CLK(sys_clk) 
);
  DFFE logic_harts_0_cmp_63_s0 (
    .Q(logic_harts_0_cmp[63]),
    .D(soclinux_pbus_dat_w[31]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_62_s0 (
    .Q(logic_harts_0_cmp[62]),
    .D(soclinux_pbus_dat_w[30]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_61_s0 (
    .Q(logic_harts_0_cmp[61]),
    .D(soclinux_pbus_dat_w[29]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_60_s0 (
    .Q(logic_harts_0_cmp[60]),
    .D(soclinux_pbus_dat_w[28]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_59_s0 (
    .Q(logic_harts_0_cmp[59]),
    .D(soclinux_pbus_dat_w[27]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_58_s0 (
    .Q(logic_harts_0_cmp[58]),
    .D(soclinux_pbus_dat_w[26]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_57_s0 (
    .Q(logic_harts_0_cmp[57]),
    .D(soclinux_pbus_dat_w[25]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_56_s0 (
    .Q(logic_harts_0_cmp[56]),
    .D(soclinux_pbus_dat_w[24]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_55_s0 (
    .Q(logic_harts_0_cmp[55]),
    .D(soclinux_pbus_dat_w[23]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_54_s0 (
    .Q(logic_harts_0_cmp[54]),
    .D(soclinux_pbus_dat_w[22]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_53_s0 (
    .Q(logic_harts_0_cmp[53]),
    .D(soclinux_pbus_dat_w[21]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_52_s0 (
    .Q(logic_harts_0_cmp[52]),
    .D(soclinux_pbus_dat_w[20]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_51_s0 (
    .Q(logic_harts_0_cmp[51]),
    .D(soclinux_pbus_dat_w[19]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_50_s0 (
    .Q(logic_harts_0_cmp[50]),
    .D(soclinux_pbus_dat_w[18]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_49_s0 (
    .Q(logic_harts_0_cmp[49]),
    .D(soclinux_pbus_dat_w[17]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_48_s0 (
    .Q(logic_harts_0_cmp[48]),
    .D(soclinux_pbus_dat_w[16]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_47_s0 (
    .Q(logic_harts_0_cmp[47]),
    .D(soclinux_pbus_dat_w[15]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_46_s0 (
    .Q(logic_harts_0_cmp[46]),
    .D(soclinux_pbus_dat_w[14]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_45_s0 (
    .Q(logic_harts_0_cmp[45]),
    .D(soclinux_pbus_dat_w[13]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_44_s0 (
    .Q(logic_harts_0_cmp[44]),
    .D(soclinux_pbus_dat_w[12]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_43_s0 (
    .Q(logic_harts_0_cmp[43]),
    .D(soclinux_pbus_dat_w[11]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_42_s0 (
    .Q(logic_harts_0_cmp[42]),
    .D(soclinux_pbus_dat_w[10]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_41_s0 (
    .Q(logic_harts_0_cmp[41]),
    .D(soclinux_pbus_dat_w[9]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_40_s0 (
    .Q(logic_harts_0_cmp[40]),
    .D(soclinux_pbus_dat_w[8]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_39_s0 (
    .Q(logic_harts_0_cmp[39]),
    .D(soclinux_pbus_dat_w[7]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_38_s0 (
    .Q(logic_harts_0_cmp[38]),
    .D(soclinux_pbus_dat_w[6]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_37_s0 (
    .Q(logic_harts_0_cmp[37]),
    .D(soclinux_pbus_dat_w[5]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_36_s0 (
    .Q(logic_harts_0_cmp[36]),
    .D(soclinux_pbus_dat_w[4]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_35_s0 (
    .Q(logic_harts_0_cmp[35]),
    .D(soclinux_pbus_dat_w[3]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_34_s0 (
    .Q(logic_harts_0_cmp[34]),
    .D(soclinux_pbus_dat_w[2]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_33_s0 (
    .Q(logic_harts_0_cmp[33]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_32_s0 (
    .Q(logic_harts_0_cmp[32]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n1226_3) 
);
  DFFE logic_harts_0_cmp_31_s0 (
    .Q(logic_harts_0_cmp[31]),
    .D(soclinux_pbus_dat_w[31]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_30_s0 (
    .Q(logic_harts_0_cmp[30]),
    .D(soclinux_pbus_dat_w[30]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_29_s0 (
    .Q(logic_harts_0_cmp[29]),
    .D(soclinux_pbus_dat_w[29]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_28_s0 (
    .Q(logic_harts_0_cmp[28]),
    .D(soclinux_pbus_dat_w[28]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_27_s0 (
    .Q(logic_harts_0_cmp[27]),
    .D(soclinux_pbus_dat_w[27]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_26_s0 (
    .Q(logic_harts_0_cmp[26]),
    .D(soclinux_pbus_dat_w[26]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_25_s0 (
    .Q(logic_harts_0_cmp[25]),
    .D(soclinux_pbus_dat_w[25]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_24_s0 (
    .Q(logic_harts_0_cmp[24]),
    .D(soclinux_pbus_dat_w[24]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_23_s0 (
    .Q(logic_harts_0_cmp[23]),
    .D(soclinux_pbus_dat_w[23]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_22_s0 (
    .Q(logic_harts_0_cmp[22]),
    .D(soclinux_pbus_dat_w[22]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_21_s0 (
    .Q(logic_harts_0_cmp[21]),
    .D(soclinux_pbus_dat_w[21]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_20_s0 (
    .Q(logic_harts_0_cmp[20]),
    .D(soclinux_pbus_dat_w[20]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_19_s0 (
    .Q(logic_harts_0_cmp[19]),
    .D(soclinux_pbus_dat_w[19]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_18_s0 (
    .Q(logic_harts_0_cmp[18]),
    .D(soclinux_pbus_dat_w[18]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_17_s0 (
    .Q(logic_harts_0_cmp[17]),
    .D(soclinux_pbus_dat_w[17]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_16_s0 (
    .Q(logic_harts_0_cmp[16]),
    .D(soclinux_pbus_dat_w[16]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_15_s0 (
    .Q(logic_harts_0_cmp[15]),
    .D(soclinux_pbus_dat_w[15]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_14_s0 (
    .Q(logic_harts_0_cmp[14]),
    .D(soclinux_pbus_dat_w[14]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_13_s0 (
    .Q(logic_harts_0_cmp[13]),
    .D(soclinux_pbus_dat_w[13]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_12_s0 (
    .Q(logic_harts_0_cmp[12]),
    .D(soclinux_pbus_dat_w[12]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_11_s0 (
    .Q(logic_harts_0_cmp[11]),
    .D(soclinux_pbus_dat_w[11]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_10_s0 (
    .Q(logic_harts_0_cmp[10]),
    .D(soclinux_pbus_dat_w[10]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_9_s0 (
    .Q(logic_harts_0_cmp[9]),
    .D(soclinux_pbus_dat_w[9]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_8_s0 (
    .Q(logic_harts_0_cmp[8]),
    .D(soclinux_pbus_dat_w[8]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_7_s0 (
    .Q(logic_harts_0_cmp[7]),
    .D(soclinux_pbus_dat_w[7]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_6_s0 (
    .Q(logic_harts_0_cmp[6]),
    .D(soclinux_pbus_dat_w[6]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_5_s0 (
    .Q(logic_harts_0_cmp[5]),
    .D(soclinux_pbus_dat_w[5]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_4_s0 (
    .Q(logic_harts_0_cmp[4]),
    .D(soclinux_pbus_dat_w[4]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_3_s0 (
    .Q(logic_harts_0_cmp[3]),
    .D(soclinux_pbus_dat_w[3]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_2_s0 (
    .Q(logic_harts_0_cmp[2]),
    .D(soclinux_pbus_dat_w[2]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_1_s0 (
    .Q(logic_harts_0_cmp[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFE logic_harts_0_cmp_0_s0 (
    .Q(logic_harts_0_cmp[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n1162_12) 
);
  DFFC _zz_io_bus_rsp_valid_1_s0 (
    .Q(clint_logic_io_bus_rsp_valid),
    .D(clintWishboneBridge_logic_bridge_io_output_cmd_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  ALU n671_s128 (
    .SUM(n671_129_SUM),
    .COUT(n671_132),
    .I0(VCC),
    .I1(logic_harts_0_cmp[0]),
    .I3(GND),
    .CIN(clint_logic_io_time[0]) 
);
defparam n671_s128.ALU_MODE=1;
  ALU n671_s129 (
    .SUM(n671_130_SUM),
    .COUT(n671_134),
    .I0(clint_logic_io_time[1]),
    .I1(logic_harts_0_cmp[1]),
    .I3(GND),
    .CIN(n671_132) 
);
defparam n671_s129.ALU_MODE=1;
  ALU n671_s130 (
    .SUM(n671_131_SUM),
    .COUT(n671_136),
    .I0(clint_logic_io_time[2]),
    .I1(logic_harts_0_cmp[2]),
    .I3(GND),
    .CIN(n671_134) 
);
defparam n671_s130.ALU_MODE=1;
  ALU n671_s131 (
    .SUM(n671_132_SUM),
    .COUT(n671_138),
    .I0(clint_logic_io_time[3]),
    .I1(logic_harts_0_cmp[3]),
    .I3(GND),
    .CIN(n671_136) 
);
defparam n671_s131.ALU_MODE=1;
  ALU n671_s132 (
    .SUM(n671_133_SUM),
    .COUT(n671_140),
    .I0(clint_logic_io_time[4]),
    .I1(logic_harts_0_cmp[4]),
    .I3(GND),
    .CIN(n671_138) 
);
defparam n671_s132.ALU_MODE=1;
  ALU n671_s133 (
    .SUM(n671_134_SUM),
    .COUT(n671_142),
    .I0(clint_logic_io_time[5]),
    .I1(logic_harts_0_cmp[5]),
    .I3(GND),
    .CIN(n671_140) 
);
defparam n671_s133.ALU_MODE=1;
  ALU n671_s134 (
    .SUM(n671_135_SUM),
    .COUT(n671_144),
    .I0(clint_logic_io_time[6]),
    .I1(logic_harts_0_cmp[6]),
    .I3(GND),
    .CIN(n671_142) 
);
defparam n671_s134.ALU_MODE=1;
  ALU n671_s135 (
    .SUM(n671_136_SUM),
    .COUT(n671_146),
    .I0(clint_logic_io_time[7]),
    .I1(logic_harts_0_cmp[7]),
    .I3(GND),
    .CIN(n671_144) 
);
defparam n671_s135.ALU_MODE=1;
  ALU n671_s136 (
    .SUM(n671_137_SUM),
    .COUT(n671_148),
    .I0(clint_logic_io_time[8]),
    .I1(logic_harts_0_cmp[8]),
    .I3(GND),
    .CIN(n671_146) 
);
defparam n671_s136.ALU_MODE=1;
  ALU n671_s137 (
    .SUM(n671_138_SUM),
    .COUT(n671_150),
    .I0(clint_logic_io_time[9]),
    .I1(logic_harts_0_cmp[9]),
    .I3(GND),
    .CIN(n671_148) 
);
defparam n671_s137.ALU_MODE=1;
  ALU n671_s138 (
    .SUM(n671_139_SUM),
    .COUT(n671_152),
    .I0(clint_logic_io_time[10]),
    .I1(logic_harts_0_cmp[10]),
    .I3(GND),
    .CIN(n671_150) 
);
defparam n671_s138.ALU_MODE=1;
  ALU n671_s139 (
    .SUM(n671_140_SUM),
    .COUT(n671_154),
    .I0(clint_logic_io_time[11]),
    .I1(logic_harts_0_cmp[11]),
    .I3(GND),
    .CIN(n671_152) 
);
defparam n671_s139.ALU_MODE=1;
  ALU n671_s140 (
    .SUM(n671_141_SUM),
    .COUT(n671_156),
    .I0(clint_logic_io_time[12]),
    .I1(logic_harts_0_cmp[12]),
    .I3(GND),
    .CIN(n671_154) 
);
defparam n671_s140.ALU_MODE=1;
  ALU n671_s141 (
    .SUM(n671_142_SUM),
    .COUT(n671_158),
    .I0(clint_logic_io_time[13]),
    .I1(logic_harts_0_cmp[13]),
    .I3(GND),
    .CIN(n671_156) 
);
defparam n671_s141.ALU_MODE=1;
  ALU n671_s142 (
    .SUM(n671_143_SUM),
    .COUT(n671_160),
    .I0(clint_logic_io_time[14]),
    .I1(logic_harts_0_cmp[14]),
    .I3(GND),
    .CIN(n671_158) 
);
defparam n671_s142.ALU_MODE=1;
  ALU n671_s143 (
    .SUM(n671_144_SUM),
    .COUT(n671_162),
    .I0(clint_logic_io_time[15]),
    .I1(logic_harts_0_cmp[15]),
    .I3(GND),
    .CIN(n671_160) 
);
defparam n671_s143.ALU_MODE=1;
  ALU n671_s144 (
    .SUM(n671_145_SUM),
    .COUT(n671_164),
    .I0(clint_logic_io_time[16]),
    .I1(logic_harts_0_cmp[16]),
    .I3(GND),
    .CIN(n671_162) 
);
defparam n671_s144.ALU_MODE=1;
  ALU n671_s145 (
    .SUM(n671_146_SUM),
    .COUT(n671_166),
    .I0(clint_logic_io_time[17]),
    .I1(logic_harts_0_cmp[17]),
    .I3(GND),
    .CIN(n671_164) 
);
defparam n671_s145.ALU_MODE=1;
  ALU n671_s146 (
    .SUM(n671_147_SUM),
    .COUT(n671_168),
    .I0(clint_logic_io_time[18]),
    .I1(logic_harts_0_cmp[18]),
    .I3(GND),
    .CIN(n671_166) 
);
defparam n671_s146.ALU_MODE=1;
  ALU n671_s147 (
    .SUM(n671_148_SUM),
    .COUT(n671_170),
    .I0(clint_logic_io_time[19]),
    .I1(logic_harts_0_cmp[19]),
    .I3(GND),
    .CIN(n671_168) 
);
defparam n671_s147.ALU_MODE=1;
  ALU n671_s148 (
    .SUM(n671_149_SUM),
    .COUT(n671_172),
    .I0(clint_logic_io_time[20]),
    .I1(logic_harts_0_cmp[20]),
    .I3(GND),
    .CIN(n671_170) 
);
defparam n671_s148.ALU_MODE=1;
  ALU n671_s149 (
    .SUM(n671_150_SUM),
    .COUT(n671_174),
    .I0(clint_logic_io_time[21]),
    .I1(logic_harts_0_cmp[21]),
    .I3(GND),
    .CIN(n671_172) 
);
defparam n671_s149.ALU_MODE=1;
  ALU n671_s150 (
    .SUM(n671_151_SUM),
    .COUT(n671_176),
    .I0(clint_logic_io_time[22]),
    .I1(logic_harts_0_cmp[22]),
    .I3(GND),
    .CIN(n671_174) 
);
defparam n671_s150.ALU_MODE=1;
  ALU n671_s151 (
    .SUM(n671_152_SUM),
    .COUT(n671_178),
    .I0(clint_logic_io_time[23]),
    .I1(logic_harts_0_cmp[23]),
    .I3(GND),
    .CIN(n671_176) 
);
defparam n671_s151.ALU_MODE=1;
  ALU n671_s152 (
    .SUM(n671_153_SUM),
    .COUT(n671_180),
    .I0(clint_logic_io_time[24]),
    .I1(logic_harts_0_cmp[24]),
    .I3(GND),
    .CIN(n671_178) 
);
defparam n671_s152.ALU_MODE=1;
  ALU n671_s153 (
    .SUM(n671_154_SUM),
    .COUT(n671_182),
    .I0(clint_logic_io_time[25]),
    .I1(logic_harts_0_cmp[25]),
    .I3(GND),
    .CIN(n671_180) 
);
defparam n671_s153.ALU_MODE=1;
  ALU n671_s154 (
    .SUM(n671_155_SUM),
    .COUT(n671_184),
    .I0(clint_logic_io_time[26]),
    .I1(logic_harts_0_cmp[26]),
    .I3(GND),
    .CIN(n671_182) 
);
defparam n671_s154.ALU_MODE=1;
  ALU n671_s155 (
    .SUM(n671_156_SUM),
    .COUT(n671_186),
    .I0(clint_logic_io_time[27]),
    .I1(logic_harts_0_cmp[27]),
    .I3(GND),
    .CIN(n671_184) 
);
defparam n671_s155.ALU_MODE=1;
  ALU n671_s156 (
    .SUM(n671_157_SUM),
    .COUT(n671_188),
    .I0(clint_logic_io_time[28]),
    .I1(logic_harts_0_cmp[28]),
    .I3(GND),
    .CIN(n671_186) 
);
defparam n671_s156.ALU_MODE=1;
  ALU n671_s157 (
    .SUM(n671_158_SUM),
    .COUT(n671_190),
    .I0(clint_logic_io_time[29]),
    .I1(logic_harts_0_cmp[29]),
    .I3(GND),
    .CIN(n671_188) 
);
defparam n671_s157.ALU_MODE=1;
  ALU n671_s158 (
    .SUM(n671_159_SUM),
    .COUT(n671_192),
    .I0(clint_logic_io_time[30]),
    .I1(logic_harts_0_cmp[30]),
    .I3(GND),
    .CIN(n671_190) 
);
defparam n671_s158.ALU_MODE=1;
  ALU n671_s159 (
    .SUM(n671_160_SUM),
    .COUT(n671_194),
    .I0(clint_logic_io_time[31]),
    .I1(logic_harts_0_cmp[31]),
    .I3(GND),
    .CIN(n671_192) 
);
defparam n671_s159.ALU_MODE=1;
  ALU n671_s160 (
    .SUM(n671_161_SUM),
    .COUT(n671_196),
    .I0(clint_logic_io_time[32]),
    .I1(logic_harts_0_cmp[32]),
    .I3(GND),
    .CIN(n671_194) 
);
defparam n671_s160.ALU_MODE=1;
  ALU n671_s161 (
    .SUM(n671_162_SUM),
    .COUT(n671_198),
    .I0(clint_logic_io_time[33]),
    .I1(logic_harts_0_cmp[33]),
    .I3(GND),
    .CIN(n671_196) 
);
defparam n671_s161.ALU_MODE=1;
  ALU n671_s162 (
    .SUM(n671_163_SUM),
    .COUT(n671_200),
    .I0(clint_logic_io_time[34]),
    .I1(logic_harts_0_cmp[34]),
    .I3(GND),
    .CIN(n671_198) 
);
defparam n671_s162.ALU_MODE=1;
  ALU n671_s163 (
    .SUM(n671_164_SUM),
    .COUT(n671_202),
    .I0(clint_logic_io_time[35]),
    .I1(logic_harts_0_cmp[35]),
    .I3(GND),
    .CIN(n671_200) 
);
defparam n671_s163.ALU_MODE=1;
  ALU n671_s164 (
    .SUM(n671_165_SUM),
    .COUT(n671_204),
    .I0(clint_logic_io_time[36]),
    .I1(logic_harts_0_cmp[36]),
    .I3(GND),
    .CIN(n671_202) 
);
defparam n671_s164.ALU_MODE=1;
  ALU n671_s165 (
    .SUM(n671_166_SUM),
    .COUT(n671_206),
    .I0(clint_logic_io_time[37]),
    .I1(logic_harts_0_cmp[37]),
    .I3(GND),
    .CIN(n671_204) 
);
defparam n671_s165.ALU_MODE=1;
  ALU n671_s166 (
    .SUM(n671_167_SUM),
    .COUT(n671_208),
    .I0(clint_logic_io_time[38]),
    .I1(logic_harts_0_cmp[38]),
    .I3(GND),
    .CIN(n671_206) 
);
defparam n671_s166.ALU_MODE=1;
  ALU n671_s167 (
    .SUM(n671_168_SUM),
    .COUT(n671_210),
    .I0(clint_logic_io_time[39]),
    .I1(logic_harts_0_cmp[39]),
    .I3(GND),
    .CIN(n671_208) 
);
defparam n671_s167.ALU_MODE=1;
  ALU n671_s168 (
    .SUM(n671_169_SUM),
    .COUT(n671_212),
    .I0(clint_logic_io_time[40]),
    .I1(logic_harts_0_cmp[40]),
    .I3(GND),
    .CIN(n671_210) 
);
defparam n671_s168.ALU_MODE=1;
  ALU n671_s169 (
    .SUM(n671_170_SUM),
    .COUT(n671_214),
    .I0(clint_logic_io_time[41]),
    .I1(logic_harts_0_cmp[41]),
    .I3(GND),
    .CIN(n671_212) 
);
defparam n671_s169.ALU_MODE=1;
  ALU n671_s170 (
    .SUM(n671_171_SUM),
    .COUT(n671_216),
    .I0(clint_logic_io_time[42]),
    .I1(logic_harts_0_cmp[42]),
    .I3(GND),
    .CIN(n671_214) 
);
defparam n671_s170.ALU_MODE=1;
  ALU n671_s171 (
    .SUM(n671_172_SUM),
    .COUT(n671_218),
    .I0(clint_logic_io_time[43]),
    .I1(logic_harts_0_cmp[43]),
    .I3(GND),
    .CIN(n671_216) 
);
defparam n671_s171.ALU_MODE=1;
  ALU n671_s172 (
    .SUM(n671_173_SUM),
    .COUT(n671_220),
    .I0(clint_logic_io_time[44]),
    .I1(logic_harts_0_cmp[44]),
    .I3(GND),
    .CIN(n671_218) 
);
defparam n671_s172.ALU_MODE=1;
  ALU n671_s173 (
    .SUM(n671_174_SUM),
    .COUT(n671_222),
    .I0(clint_logic_io_time[45]),
    .I1(logic_harts_0_cmp[45]),
    .I3(GND),
    .CIN(n671_220) 
);
defparam n671_s173.ALU_MODE=1;
  ALU n671_s174 (
    .SUM(n671_175_SUM),
    .COUT(n671_224),
    .I0(clint_logic_io_time[46]),
    .I1(logic_harts_0_cmp[46]),
    .I3(GND),
    .CIN(n671_222) 
);
defparam n671_s174.ALU_MODE=1;
  ALU n671_s175 (
    .SUM(n671_176_SUM),
    .COUT(n671_226),
    .I0(clint_logic_io_time[47]),
    .I1(logic_harts_0_cmp[47]),
    .I3(GND),
    .CIN(n671_224) 
);
defparam n671_s175.ALU_MODE=1;
  ALU n671_s176 (
    .SUM(n671_177_SUM),
    .COUT(n671_228),
    .I0(clint_logic_io_time[48]),
    .I1(logic_harts_0_cmp[48]),
    .I3(GND),
    .CIN(n671_226) 
);
defparam n671_s176.ALU_MODE=1;
  ALU n671_s177 (
    .SUM(n671_178_SUM),
    .COUT(n671_230),
    .I0(clint_logic_io_time[49]),
    .I1(logic_harts_0_cmp[49]),
    .I3(GND),
    .CIN(n671_228) 
);
defparam n671_s177.ALU_MODE=1;
  ALU n671_s178 (
    .SUM(n671_179_SUM),
    .COUT(n671_232),
    .I0(clint_logic_io_time[50]),
    .I1(logic_harts_0_cmp[50]),
    .I3(GND),
    .CIN(n671_230) 
);
defparam n671_s178.ALU_MODE=1;
  ALU n671_s179 (
    .SUM(n671_180_SUM),
    .COUT(n671_234),
    .I0(clint_logic_io_time[51]),
    .I1(logic_harts_0_cmp[51]),
    .I3(GND),
    .CIN(n671_232) 
);
defparam n671_s179.ALU_MODE=1;
  ALU n671_s180 (
    .SUM(n671_181_SUM),
    .COUT(n671_236),
    .I0(clint_logic_io_time[52]),
    .I1(logic_harts_0_cmp[52]),
    .I3(GND),
    .CIN(n671_234) 
);
defparam n671_s180.ALU_MODE=1;
  ALU n671_s181 (
    .SUM(n671_182_SUM),
    .COUT(n671_238),
    .I0(clint_logic_io_time[53]),
    .I1(logic_harts_0_cmp[53]),
    .I3(GND),
    .CIN(n671_236) 
);
defparam n671_s181.ALU_MODE=1;
  ALU n671_s182 (
    .SUM(n671_183_SUM),
    .COUT(n671_240),
    .I0(clint_logic_io_time[54]),
    .I1(logic_harts_0_cmp[54]),
    .I3(GND),
    .CIN(n671_238) 
);
defparam n671_s182.ALU_MODE=1;
  ALU n671_s183 (
    .SUM(n671_184_SUM),
    .COUT(n671_242),
    .I0(clint_logic_io_time[55]),
    .I1(logic_harts_0_cmp[55]),
    .I3(GND),
    .CIN(n671_240) 
);
defparam n671_s183.ALU_MODE=1;
  ALU n671_s184 (
    .SUM(n671_185_SUM),
    .COUT(n671_244),
    .I0(clint_logic_io_time[56]),
    .I1(logic_harts_0_cmp[56]),
    .I3(GND),
    .CIN(n671_242) 
);
defparam n671_s184.ALU_MODE=1;
  ALU n671_s185 (
    .SUM(n671_186_SUM),
    .COUT(n671_246),
    .I0(clint_logic_io_time[57]),
    .I1(logic_harts_0_cmp[57]),
    .I3(GND),
    .CIN(n671_244) 
);
defparam n671_s185.ALU_MODE=1;
  ALU n671_s186 (
    .SUM(n671_187_SUM),
    .COUT(n671_248),
    .I0(clint_logic_io_time[58]),
    .I1(logic_harts_0_cmp[58]),
    .I3(GND),
    .CIN(n671_246) 
);
defparam n671_s186.ALU_MODE=1;
  ALU n671_s187 (
    .SUM(n671_188_SUM),
    .COUT(n671_250),
    .I0(clint_logic_io_time[59]),
    .I1(logic_harts_0_cmp[59]),
    .I3(GND),
    .CIN(n671_248) 
);
defparam n671_s187.ALU_MODE=1;
  ALU n671_s188 (
    .SUM(n671_189_SUM),
    .COUT(n671_252),
    .I0(clint_logic_io_time[60]),
    .I1(logic_harts_0_cmp[60]),
    .I3(GND),
    .CIN(n671_250) 
);
defparam n671_s188.ALU_MODE=1;
  ALU n671_s189 (
    .SUM(n671_190_SUM),
    .COUT(n671_254),
    .I0(clint_logic_io_time[61]),
    .I1(logic_harts_0_cmp[61]),
    .I3(GND),
    .CIN(n671_252) 
);
defparam n671_s189.ALU_MODE=1;
  ALU n671_s190 (
    .SUM(n671_191_SUM),
    .COUT(n671_256),
    .I0(clint_logic_io_time[62]),
    .I1(logic_harts_0_cmp[62]),
    .I3(GND),
    .CIN(n671_254) 
);
defparam n671_s190.ALU_MODE=1;
  ALU n671_s191 (
    .SUM(n671_192_SUM),
    .COUT(n671_258),
    .I0(clint_logic_io_time[63]),
    .I1(logic_harts_0_cmp[63]),
    .I3(GND),
    .CIN(n671_256) 
);
defparam n671_s191.ALU_MODE=1;
  ALU n499_s (
    .SUM(n499_1),
    .COUT(n499_2),
    .I0(clint_logic_io_time[1]),
    .I1(clint_logic_io_time[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n499_s.ALU_MODE=0;
  ALU n498_s (
    .SUM(n498_1),
    .COUT(n498_2),
    .I0(clint_logic_io_time[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n499_2) 
);
defparam n498_s.ALU_MODE=0;
  ALU n497_s (
    .SUM(n497_1),
    .COUT(n497_2),
    .I0(clint_logic_io_time[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n498_2) 
);
defparam n497_s.ALU_MODE=0;
  ALU n496_s (
    .SUM(n496_1),
    .COUT(n496_2),
    .I0(clint_logic_io_time[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n497_2) 
);
defparam n496_s.ALU_MODE=0;
  ALU n495_s (
    .SUM(n495_1),
    .COUT(n495_2),
    .I0(clint_logic_io_time[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n496_2) 
);
defparam n495_s.ALU_MODE=0;
  ALU n494_s (
    .SUM(n494_1),
    .COUT(n494_2),
    .I0(clint_logic_io_time[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n495_2) 
);
defparam n494_s.ALU_MODE=0;
  ALU n493_s (
    .SUM(n493_1),
    .COUT(n493_2),
    .I0(clint_logic_io_time[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n494_2) 
);
defparam n493_s.ALU_MODE=0;
  ALU n492_s (
    .SUM(n492_1),
    .COUT(n492_2),
    .I0(clint_logic_io_time[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n493_2) 
);
defparam n492_s.ALU_MODE=0;
  ALU n491_s (
    .SUM(n491_1),
    .COUT(n491_2),
    .I0(clint_logic_io_time[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n492_2) 
);
defparam n491_s.ALU_MODE=0;
  ALU n490_s (
    .SUM(n490_1),
    .COUT(n490_2),
    .I0(clint_logic_io_time[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n491_2) 
);
defparam n490_s.ALU_MODE=0;
  ALU n489_s (
    .SUM(n489_1),
    .COUT(n489_2),
    .I0(clint_logic_io_time[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n490_2) 
);
defparam n489_s.ALU_MODE=0;
  ALU n488_s (
    .SUM(n488_1),
    .COUT(n488_2),
    .I0(clint_logic_io_time[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n489_2) 
);
defparam n488_s.ALU_MODE=0;
  ALU n487_s (
    .SUM(n487_1),
    .COUT(n487_2),
    .I0(clint_logic_io_time[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n488_2) 
);
defparam n487_s.ALU_MODE=0;
  ALU n486_s (
    .SUM(n486_1),
    .COUT(n486_2),
    .I0(clint_logic_io_time[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n487_2) 
);
defparam n486_s.ALU_MODE=0;
  ALU n485_s (
    .SUM(n485_1),
    .COUT(n485_2),
    .I0(clint_logic_io_time[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n486_2) 
);
defparam n485_s.ALU_MODE=0;
  ALU n484_s (
    .SUM(n484_1),
    .COUT(n484_2),
    .I0(clint_logic_io_time[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n485_2) 
);
defparam n484_s.ALU_MODE=0;
  ALU n483_s (
    .SUM(n483_1),
    .COUT(n483_2),
    .I0(clint_logic_io_time[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n484_2) 
);
defparam n483_s.ALU_MODE=0;
  ALU n482_s (
    .SUM(n482_1),
    .COUT(n482_2),
    .I0(clint_logic_io_time[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n483_2) 
);
defparam n482_s.ALU_MODE=0;
  ALU n481_s (
    .SUM(n481_1),
    .COUT(n481_2),
    .I0(clint_logic_io_time[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n482_2) 
);
defparam n481_s.ALU_MODE=0;
  ALU n480_s (
    .SUM(n480_1),
    .COUT(n480_2),
    .I0(clint_logic_io_time[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n481_2) 
);
defparam n480_s.ALU_MODE=0;
  ALU n479_s (
    .SUM(n479_1),
    .COUT(n479_2),
    .I0(clint_logic_io_time[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n480_2) 
);
defparam n479_s.ALU_MODE=0;
  ALU n478_s (
    .SUM(n478_1),
    .COUT(n478_2),
    .I0(clint_logic_io_time[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n479_2) 
);
defparam n478_s.ALU_MODE=0;
  ALU n477_s (
    .SUM(n477_1),
    .COUT(n477_2),
    .I0(clint_logic_io_time[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n478_2) 
);
defparam n477_s.ALU_MODE=0;
  ALU n476_s (
    .SUM(n476_1),
    .COUT(n476_2),
    .I0(clint_logic_io_time[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n477_2) 
);
defparam n476_s.ALU_MODE=0;
  ALU n475_s (
    .SUM(n475_1),
    .COUT(n475_2),
    .I0(clint_logic_io_time[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n476_2) 
);
defparam n475_s.ALU_MODE=0;
  ALU n474_s (
    .SUM(n474_1),
    .COUT(n474_2),
    .I0(clint_logic_io_time[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n475_2) 
);
defparam n474_s.ALU_MODE=0;
  ALU n473_s (
    .SUM(n473_1),
    .COUT(n473_2),
    .I0(clint_logic_io_time[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n474_2) 
);
defparam n473_s.ALU_MODE=0;
  ALU n472_s (
    .SUM(n472_1),
    .COUT(n472_2),
    .I0(clint_logic_io_time[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n473_2) 
);
defparam n472_s.ALU_MODE=0;
  ALU n471_s (
    .SUM(n471_1),
    .COUT(n471_2),
    .I0(clint_logic_io_time[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n472_2) 
);
defparam n471_s.ALU_MODE=0;
  ALU n470_s (
    .SUM(n470_1),
    .COUT(n470_2),
    .I0(clint_logic_io_time[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n471_2) 
);
defparam n470_s.ALU_MODE=0;
  ALU n469_s (
    .SUM(n469_1),
    .COUT(n469_2),
    .I0(clint_logic_io_time[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n470_2) 
);
defparam n469_s.ALU_MODE=0;
  ALU n468_s (
    .SUM(n468_1),
    .COUT(n468_2),
    .I0(clint_logic_io_time[32]),
    .I1(GND),
    .I3(GND),
    .CIN(n469_2) 
);
defparam n468_s.ALU_MODE=0;
  ALU n467_s (
    .SUM(n467_1),
    .COUT(n467_2),
    .I0(clint_logic_io_time[33]),
    .I1(GND),
    .I3(GND),
    .CIN(n468_2) 
);
defparam n467_s.ALU_MODE=0;
  ALU n466_s (
    .SUM(n466_1),
    .COUT(n466_2),
    .I0(clint_logic_io_time[34]),
    .I1(GND),
    .I3(GND),
    .CIN(n467_2) 
);
defparam n466_s.ALU_MODE=0;
  ALU n465_s (
    .SUM(n465_1),
    .COUT(n465_2),
    .I0(clint_logic_io_time[35]),
    .I1(GND),
    .I3(GND),
    .CIN(n466_2) 
);
defparam n465_s.ALU_MODE=0;
  ALU n464_s (
    .SUM(n464_1),
    .COUT(n464_2),
    .I0(clint_logic_io_time[36]),
    .I1(GND),
    .I3(GND),
    .CIN(n465_2) 
);
defparam n464_s.ALU_MODE=0;
  ALU n463_s (
    .SUM(n463_1),
    .COUT(n463_2),
    .I0(clint_logic_io_time[37]),
    .I1(GND),
    .I3(GND),
    .CIN(n464_2) 
);
defparam n463_s.ALU_MODE=0;
  ALU n462_s (
    .SUM(n462_1),
    .COUT(n462_2),
    .I0(clint_logic_io_time[38]),
    .I1(GND),
    .I3(GND),
    .CIN(n463_2) 
);
defparam n462_s.ALU_MODE=0;
  ALU n461_s (
    .SUM(n461_1),
    .COUT(n461_2),
    .I0(clint_logic_io_time[39]),
    .I1(GND),
    .I3(GND),
    .CIN(n462_2) 
);
defparam n461_s.ALU_MODE=0;
  ALU n460_s (
    .SUM(n460_1),
    .COUT(n460_2),
    .I0(clint_logic_io_time[40]),
    .I1(GND),
    .I3(GND),
    .CIN(n461_2) 
);
defparam n460_s.ALU_MODE=0;
  ALU n459_s (
    .SUM(n459_1),
    .COUT(n459_2),
    .I0(clint_logic_io_time[41]),
    .I1(GND),
    .I3(GND),
    .CIN(n460_2) 
);
defparam n459_s.ALU_MODE=0;
  ALU n458_s (
    .SUM(n458_1),
    .COUT(n458_2),
    .I0(clint_logic_io_time[42]),
    .I1(GND),
    .I3(GND),
    .CIN(n459_2) 
);
defparam n458_s.ALU_MODE=0;
  ALU n457_s (
    .SUM(n457_1),
    .COUT(n457_2),
    .I0(clint_logic_io_time[43]),
    .I1(GND),
    .I3(GND),
    .CIN(n458_2) 
);
defparam n457_s.ALU_MODE=0;
  ALU n456_s (
    .SUM(n456_1),
    .COUT(n456_2),
    .I0(clint_logic_io_time[44]),
    .I1(GND),
    .I3(GND),
    .CIN(n457_2) 
);
defparam n456_s.ALU_MODE=0;
  ALU n455_s (
    .SUM(n455_1),
    .COUT(n455_2),
    .I0(clint_logic_io_time[45]),
    .I1(GND),
    .I3(GND),
    .CIN(n456_2) 
);
defparam n455_s.ALU_MODE=0;
  ALU n454_s (
    .SUM(n454_1),
    .COUT(n454_2),
    .I0(clint_logic_io_time[46]),
    .I1(GND),
    .I3(GND),
    .CIN(n455_2) 
);
defparam n454_s.ALU_MODE=0;
  ALU n453_s (
    .SUM(n453_1),
    .COUT(n453_2),
    .I0(clint_logic_io_time[47]),
    .I1(GND),
    .I3(GND),
    .CIN(n454_2) 
);
defparam n453_s.ALU_MODE=0;
  ALU n452_s (
    .SUM(n452_1),
    .COUT(n452_2),
    .I0(clint_logic_io_time[48]),
    .I1(GND),
    .I3(GND),
    .CIN(n453_2) 
);
defparam n452_s.ALU_MODE=0;
  ALU n451_s (
    .SUM(n451_1),
    .COUT(n451_2),
    .I0(clint_logic_io_time[49]),
    .I1(GND),
    .I3(GND),
    .CIN(n452_2) 
);
defparam n451_s.ALU_MODE=0;
  ALU n450_s (
    .SUM(n450_1),
    .COUT(n450_2),
    .I0(clint_logic_io_time[50]),
    .I1(GND),
    .I3(GND),
    .CIN(n451_2) 
);
defparam n450_s.ALU_MODE=0;
  ALU n449_s (
    .SUM(n449_1),
    .COUT(n449_2),
    .I0(clint_logic_io_time[51]),
    .I1(GND),
    .I3(GND),
    .CIN(n450_2) 
);
defparam n449_s.ALU_MODE=0;
  ALU n448_s (
    .SUM(n448_1),
    .COUT(n448_2),
    .I0(clint_logic_io_time[52]),
    .I1(GND),
    .I3(GND),
    .CIN(n449_2) 
);
defparam n448_s.ALU_MODE=0;
  ALU n447_s (
    .SUM(n447_1),
    .COUT(n447_2),
    .I0(clint_logic_io_time[53]),
    .I1(GND),
    .I3(GND),
    .CIN(n448_2) 
);
defparam n447_s.ALU_MODE=0;
  ALU n446_s (
    .SUM(n446_1),
    .COUT(n446_2),
    .I0(clint_logic_io_time[54]),
    .I1(GND),
    .I3(GND),
    .CIN(n447_2) 
);
defparam n446_s.ALU_MODE=0;
  ALU n445_s (
    .SUM(n445_1),
    .COUT(n445_2),
    .I0(clint_logic_io_time[55]),
    .I1(GND),
    .I3(GND),
    .CIN(n446_2) 
);
defparam n445_s.ALU_MODE=0;
  ALU n444_s (
    .SUM(n444_1),
    .COUT(n444_2),
    .I0(clint_logic_io_time[56]),
    .I1(GND),
    .I3(GND),
    .CIN(n445_2) 
);
defparam n444_s.ALU_MODE=0;
  ALU n443_s (
    .SUM(n443_1),
    .COUT(n443_2),
    .I0(clint_logic_io_time[57]),
    .I1(GND),
    .I3(GND),
    .CIN(n444_2) 
);
defparam n443_s.ALU_MODE=0;
  ALU n442_s (
    .SUM(n442_1),
    .COUT(n442_2),
    .I0(clint_logic_io_time[58]),
    .I1(GND),
    .I3(GND),
    .CIN(n443_2) 
);
defparam n442_s.ALU_MODE=0;
  ALU n441_s (
    .SUM(n441_1),
    .COUT(n441_2),
    .I0(clint_logic_io_time[59]),
    .I1(GND),
    .I3(GND),
    .CIN(n442_2) 
);
defparam n441_s.ALU_MODE=0;
  ALU n440_s (
    .SUM(n440_1),
    .COUT(n440_2),
    .I0(clint_logic_io_time[60]),
    .I1(GND),
    .I3(GND),
    .CIN(n441_2) 
);
defparam n440_s.ALU_MODE=0;
  ALU n439_s (
    .SUM(n439_1),
    .COUT(n439_2),
    .I0(clint_logic_io_time[61]),
    .I1(GND),
    .I3(GND),
    .CIN(n440_2) 
);
defparam n439_s.ALU_MODE=0;
  ALU n438_s (
    .SUM(n438_1),
    .COUT(n438_2),
    .I0(clint_logic_io_time[62]),
    .I1(GND),
    .I3(GND),
    .CIN(n439_2) 
);
defparam n438_s.ALU_MODE=0;
  ALU n437_s (
    .SUM(n437_1),
    .COUT(n437_0_COUT),
    .I0(clint_logic_io_time[63]),
    .I1(GND),
    .I3(GND),
    .CIN(n438_2) 
);
defparam n437_s.ALU_MODE=0;
  INV n500_s2 (
    .O(n500_6),
    .I(clint_logic_io_time[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BmbClint */
module InstructionCache (
  sys_clk,
  systemCd_logic_outputReset,
  IBusCachedPlugin_iBusRsp_stages_3_input_ready,
  IBusCachedPlugin_mmuBus_rsp_isPaging_6,
  _zz_MmuPlugin_ports_0_cacheLine_allowExecute,
  n9657_3,
  n9660_4,
  IBusCachedPlugin_cache_io_cpu_fill_valid,
  _zz_cores_0_cpu_iBus_rsp_valid_1,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid,
  cores_0_cpu_iBus_cmd_rValid,
  _zz_IBusCachedPlugin_injector_decodeInput_valid,
  _zz__zz_decode_IS_CSR_149_6,
  IBusCachedPlugin_mmuBus_rsp_physicalAddress,
  _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data,
  IBusCachedPlugin_fetchPc_pcReg,
  _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload,
  IBusCachedPlugin_injector_port_state,
  _zz_when_InstructionCache_l342,
  decodeStage_mmuRsp_isPaging,
  decodeStage_mmuRsp_allowExecute,
  decodeStage_mmuRsp_exception,
  IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling,
  decodeStage_hit_valid,
  lineLoader_valid,
  lineLoader_cmdSent,
  lineLoader_flushPending_11,
  lineLoader_flushPending,
  lineLoader_address,
  lineLoader_flushCounter,
  IBusCachedPlugin_cache_io_cpu_decode_data
)
;
input sys_clk;
input systemCd_logic_outputReset;
input IBusCachedPlugin_iBusRsp_stages_3_input_ready;
input IBusCachedPlugin_mmuBus_rsp_isPaging_6;
input _zz_MmuPlugin_ports_0_cacheLine_allowExecute;
input n9657_3;
input n9660_4;
input IBusCachedPlugin_cache_io_cpu_fill_valid;
input _zz_cores_0_cpu_iBus_rsp_valid_1;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
input cores_0_cpu_iBus_cmd_rValid;
input _zz_IBusCachedPlugin_injector_decodeInput_valid;
input _zz__zz_decode_IS_CSR_149_6;
input [31:12] IBusCachedPlugin_mmuBus_rsp_physicalAddress;
input [31:0] _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data;
input [11:2] IBusCachedPlugin_fetchPc_pcReg;
input [11:6] _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload;
input [2:1] IBusCachedPlugin_injector_port_state;
output _zz_when_InstructionCache_l342;
output decodeStage_mmuRsp_isPaging;
output decodeStage_mmuRsp_allowExecute;
output decodeStage_mmuRsp_exception;
output IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling;
output decodeStage_hit_valid;
output lineLoader_valid;
output lineLoader_cmdSent;
output lineLoader_flushPending_11;
output lineLoader_flushPending;
output [31:6] lineLoader_address;
output [6:6] lineLoader_flushCounter;
output [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire when_InstructionCache_l351;
wire n702_3;
wire n703_3;
wire n704_3;
wire n705_4;
wire n716_3;
wire n717_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n728_3;
wire n729_3;
wire n730_3;
wire n731_3;
wire n732_3;
wire n733_3;
wire n734_3;
wire n735_3;
wire n736_3;
wire n737_3;
wire n738_3;
wire n739_3;
wire n740_3;
wire n741_3;
wire lineLoader_cmdSent_8;
wire n694_6;
wire n702_4;
wire lineLoader_valid_10;
wire lineLoader_write_tag_0_valid;
wire n755_8;
wire n692_11;
wire n692_13;
wire fetchStage_hit_hits_0;
wire n754_1;
wire n754_2;
wire n753_1;
wire n753_2;
wire n752_1;
wire n752_2;
wire n751_1;
wire n751_2;
wire n750_1;
wire n750_2;
wire n749_1;
wire n749_0_COUT;
wire n456_1_SUM;
wire n456_3;
wire n457_1_SUM;
wire n457_3;
wire n458_1_SUM;
wire n458_3;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n465_1_SUM;
wire n465_3;
wire n466_1_SUM;
wire n466_3;
wire n467_1_SUM;
wire n467_3;
wire n468_1_SUM;
wire n468_3;
wire n469_1_SUM;
wire n469_3;
wire n470_1_SUM;
wire n470_3;
wire n471_1_SUM;
wire n471_3;
wire n472_1_SUM;
wire n472_3;
wire n473_1_SUM;
wire n473_3;
wire n474_1_SUM;
wire n474_3;
wire lineLoader_flushCounter_5_9;
wire [5:0] lineLoader_write_tag_0_payload_address;
wire [3:0] lineLoader_wordIndex;
wire [5:0] lineLoader_flushCounter_0;
wire [31:12] IBusCachedPlugin_cache_io_cpu_decode_physicalAddress;
wire [21:0] _zz_ways_0_tags_port1;
wire [31:16] DO;
wire [31:16] DO_0;
wire [31:21] DO_1;
wire VCC;
wire GND;
  LUT3 when_InstructionCache_l351_s0 (
    .F(when_InstructionCache_l351),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(lineLoader_valid),
    .I2(lineLoader_flushPending) 
);
defparam when_InstructionCache_l351_s0.INIT=8'h10;
  LUT3 lineLoader_write_tag_0_payload_address_5_s2 (
    .F(lineLoader_write_tag_0_payload_address[5]),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(lineLoader_address[11]),
    .I2(lineLoader_flushCounter[6]) 
);
defparam lineLoader_write_tag_0_payload_address_5_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_4_s2 (
    .F(lineLoader_write_tag_0_payload_address[4]),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(lineLoader_address[10]),
    .I2(lineLoader_flushCounter[6]) 
);
defparam lineLoader_write_tag_0_payload_address_4_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_3_s2 (
    .F(lineLoader_write_tag_0_payload_address[3]),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(lineLoader_address[9]),
    .I2(lineLoader_flushCounter[6]) 
);
defparam lineLoader_write_tag_0_payload_address_3_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_2_s2 (
    .F(lineLoader_write_tag_0_payload_address[2]),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(lineLoader_address[8]),
    .I2(lineLoader_flushCounter[6]) 
);
defparam lineLoader_write_tag_0_payload_address_2_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_1_s2 (
    .F(lineLoader_write_tag_0_payload_address[1]),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_address[7]),
    .I2(lineLoader_flushCounter[6]) 
);
defparam lineLoader_write_tag_0_payload_address_1_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_0_s2 (
    .F(lineLoader_write_tag_0_payload_address[0]),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_address[6]),
    .I2(lineLoader_flushCounter[6]) 
);
defparam lineLoader_write_tag_0_payload_address_0_s2.INIT=8'hCA;
  LUT2 n702_s0 (
    .F(n702_3),
    .I0(lineLoader_wordIndex[3]),
    .I1(n702_4) 
);
defparam n702_s0.INIT=4'h6;
  LUT4 n703_s0 (
    .F(n703_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(_zz_cores_0_cpu_iBus_rsp_valid_1),
    .I3(lineLoader_wordIndex[2]) 
);
defparam n703_s0.INIT=16'h7F80;
  LUT3 n704_s0 (
    .F(n704_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_cores_0_cpu_iBus_rsp_valid_1),
    .I2(lineLoader_wordIndex[1]) 
);
defparam n704_s0.INIT=8'h78;
  LUT2 n705_s1 (
    .F(n705_4),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_cores_0_cpu_iBus_rsp_valid_1) 
);
defparam n705_s1.INIT=4'h6;
  LUT3 n716_s0 (
    .F(n716_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]),
    .I1(lineLoader_address[31]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n716_s0.INIT=8'hAC;
  LUT3 n717_s0 (
    .F(n717_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]),
    .I1(lineLoader_address[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n717_s0.INIT=8'hAC;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]),
    .I1(lineLoader_address[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n718_s0.INIT=8'hAC;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]),
    .I1(lineLoader_address[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n719_s0.INIT=8'hAC;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]),
    .I1(lineLoader_address[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n720_s0.INIT=8'hAC;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]),
    .I1(lineLoader_address[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n721_s0.INIT=8'hAC;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]),
    .I1(lineLoader_address[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n722_s0.INIT=8'hAC;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]),
    .I1(lineLoader_address[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n723_s0.INIT=8'hAC;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]),
    .I1(lineLoader_address[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n724_s0.INIT=8'hAC;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]),
    .I1(lineLoader_address[22]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n725_s0.INIT=8'hAC;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]),
    .I1(lineLoader_address[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n726_s0.INIT=8'hAC;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]),
    .I1(lineLoader_address[20]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n727_s0.INIT=8'hAC;
  LUT3 n728_s0 (
    .F(n728_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]),
    .I1(lineLoader_address[19]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n728_s0.INIT=8'hAC;
  LUT3 n729_s0 (
    .F(n729_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]),
    .I1(lineLoader_address[18]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n729_s0.INIT=8'hAC;
  LUT3 n730_s0 (
    .F(n730_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]),
    .I1(lineLoader_address[17]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n730_s0.INIT=8'hAC;
  LUT3 n731_s0 (
    .F(n731_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]),
    .I1(lineLoader_address[16]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n731_s0.INIT=8'hAC;
  LUT3 n732_s0 (
    .F(n732_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]),
    .I1(lineLoader_address[15]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n732_s0.INIT=8'hAC;
  LUT3 n733_s0 (
    .F(n733_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]),
    .I1(lineLoader_address[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n733_s0.INIT=8'hAC;
  LUT3 n734_s0 (
    .F(n734_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]),
    .I1(lineLoader_address[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n734_s0.INIT=8'hAC;
  LUT3 n735_s0 (
    .F(n735_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]),
    .I1(lineLoader_address[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n735_s0.INIT=8'hAC;
  LUT3 n736_s0 (
    .F(n736_3),
    .I0(lineLoader_address[11]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[11]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n736_s0.INIT=8'hCA;
  LUT3 n737_s0 (
    .F(n737_3),
    .I0(lineLoader_address[10]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[10]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n737_s0.INIT=8'hCA;
  LUT3 n738_s0 (
    .F(n738_3),
    .I0(lineLoader_address[9]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[9]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n738_s0.INIT=8'hCA;
  LUT3 n739_s0 (
    .F(n739_3),
    .I0(lineLoader_address[8]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[8]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n739_s0.INIT=8'hCA;
  LUT3 n740_s0 (
    .F(n740_3),
    .I0(lineLoader_address[7]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[7]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n740_s0.INIT=8'hCA;
  LUT3 n741_s0 (
    .F(n741_3),
    .I0(lineLoader_address[6]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n741_s0.INIT=8'hCA;
  LUT4 lineLoader_cmdSent_s3 (
    .F(lineLoader_cmdSent_8),
    .I0(lineLoader_cmdSent),
    .I1(cores_0_cpu_iBus_cmd_rValid),
    .I2(lineLoader_valid),
    .I3(n694_6) 
);
defparam lineLoader_cmdSent_s3.INIT=16'h10FF;
  LUT2 n694_s2 (
    .F(n694_6),
    .I0(lineLoader_wordIndex[3]),
    .I1(n702_4) 
);
defparam n694_s2.INIT=4'h7;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(lineLoader_wordIndex[2]),
    .I3(_zz_cores_0_cpu_iBus_rsp_valid_1) 
);
defparam n702_s1.INIT=16'h8000;
  LUT3 lineLoader_valid_s4 (
    .F(lineLoader_valid_10),
    .I0(IBusCachedPlugin_cache_io_cpu_fill_valid),
    .I1(lineLoader_wordIndex[3]),
    .I2(n702_4) 
);
defparam lineLoader_valid_s4.INIT=8'hEA;
  LUT3 lineLoader_write_tag_0_valid_s2 (
    .F(lineLoader_write_tag_0_valid),
    .I0(lineLoader_flushCounter[6]),
    .I1(lineLoader_wordIndex[3]),
    .I2(n702_4) 
);
defparam lineLoader_write_tag_0_valid_s2.INIT=8'hD5;
  LUT4 lineLoader_flushPending_s5 (
    .F(lineLoader_flushPending_11),
    .I0(IBusCachedPlugin_injector_port_state[2]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    .I3(_zz__zz_decode_IS_CSR_149_6) 
);
defparam lineLoader_flushPending_s5.INIT=16'hF400;
  LUT2 n755_s3 (
    .F(n755_8),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_flushCounter[6]) 
);
defparam n755_s3.INIT=4'h9;
  LUT3 n692_s5 (
    .F(n692_11),
    .I0(lineLoader_flushPending),
    .I1(lineLoader_flushPending_11),
    .I2(n692_13) 
);
defparam n692_s5.INIT=8'hE0;
  LUT3 n692_s6 (
    .F(n692_13),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n692_s6.INIT=8'hFB;
  LUT4 fetchStage_hit_hits_0_s1 (
    .F(fetchStage_hit_hits_0),
    .I0(_zz_ways_0_tags_port1[21]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[31]),
    .I2(n474_3),
    .I3(_zz_ways_0_tags_port1[0]) 
);
defparam fetchStage_hit_hits_0_s1.INIT=16'h0900;
  DFFC lineLoader_wordIndex_3_s1 (
    .Q(lineLoader_wordIndex[3]),
    .D(n702_3),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC lineLoader_wordIndex_2_s1 (
    .Q(lineLoader_wordIndex[2]),
    .D(n703_3),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC lineLoader_wordIndex_1_s1 (
    .Q(lineLoader_wordIndex[1]),
    .D(n704_3),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC lineLoader_wordIndex_0_s1 (
    .Q(lineLoader_wordIndex[0]),
    .D(n705_4),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFF lineLoader_address_31_s1 (
    .Q(lineLoader_address[31]),
    .D(n716_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_30_s1 (
    .Q(lineLoader_address[30]),
    .D(n717_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_29_s1 (
    .Q(lineLoader_address[29]),
    .D(n718_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_28_s1 (
    .Q(lineLoader_address[28]),
    .D(n719_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_27_s1 (
    .Q(lineLoader_address[27]),
    .D(n720_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_26_s1 (
    .Q(lineLoader_address[26]),
    .D(n721_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_25_s1 (
    .Q(lineLoader_address[25]),
    .D(n722_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_24_s1 (
    .Q(lineLoader_address[24]),
    .D(n723_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_23_s1 (
    .Q(lineLoader_address[23]),
    .D(n724_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_22_s1 (
    .Q(lineLoader_address[22]),
    .D(n725_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_21_s1 (
    .Q(lineLoader_address[21]),
    .D(n726_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_20_s1 (
    .Q(lineLoader_address[20]),
    .D(n727_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_19_s1 (
    .Q(lineLoader_address[19]),
    .D(n728_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_18_s1 (
    .Q(lineLoader_address[18]),
    .D(n729_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_17_s1 (
    .Q(lineLoader_address[17]),
    .D(n730_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_16_s1 (
    .Q(lineLoader_address[16]),
    .D(n731_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_15_s1 (
    .Q(lineLoader_address[15]),
    .D(n732_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_14_s1 (
    .Q(lineLoader_address[14]),
    .D(n733_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_13_s1 (
    .Q(lineLoader_address[13]),
    .D(n734_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_12_s1 (
    .Q(lineLoader_address[12]),
    .D(n735_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_11_s1 (
    .Q(lineLoader_address[11]),
    .D(n736_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_10_s1 (
    .Q(lineLoader_address[10]),
    .D(n737_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_9_s1 (
    .Q(lineLoader_address[9]),
    .D(n738_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_8_s1 (
    .Q(lineLoader_address[8]),
    .D(n739_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_7_s1 (
    .Q(lineLoader_address[7]),
    .D(n740_3),
    .CLK(sys_clk) 
);
  DFF lineLoader_address_6_s1 (
    .Q(lineLoader_address[6]),
    .D(n741_3),
    .CLK(sys_clk) 
);
  DFFRE lineLoader_flushCounter_5_s0 (
    .Q(lineLoader_flushCounter_0[5]),
    .D(n750_1),
    .CLK(sys_clk),
    .CE(lineLoader_flushCounter_5_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_4_s0 (
    .Q(lineLoader_flushCounter_0[4]),
    .D(n751_1),
    .CLK(sys_clk),
    .CE(lineLoader_flushCounter_5_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_3_s0 (
    .Q(lineLoader_flushCounter_0[3]),
    .D(n752_1),
    .CLK(sys_clk),
    .CE(lineLoader_flushCounter_5_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_2_s0 (
    .Q(lineLoader_flushCounter_0[2]),
    .D(n753_1),
    .CLK(sys_clk),
    .CE(lineLoader_flushCounter_5_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_1_s0 (
    .Q(lineLoader_flushCounter_0[1]),
    .D(n754_1),
    .CLK(sys_clk),
    .CE(lineLoader_flushCounter_5_9),
    .RESET(when_InstructionCache_l351) 
);
  DFF _zz_when_InstructionCache_l342_s0 (
    .Q(_zz_when_InstructionCache_l342),
    .D(lineLoader_flushCounter[6]),
    .CLK(sys_clk) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_31_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[31]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_30_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[30]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_29_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[29]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_28_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[28]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_27_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[27]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_26_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[26]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_25_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[25]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_24_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[24]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_23_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[23]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_22_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[22]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_21_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[21]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_20_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[20]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_19_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[19]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_18_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[18]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_17_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[17]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_16_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[16]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_15_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[15]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_14_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[14]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_13_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[13]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE decodeStage_mmuRsp_physicalAddress_12_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]),
    .D(IBusCachedPlugin_mmuBus_rsp_physicalAddress[12]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFRE decodeStage_mmuRsp_isPaging_s0 (
    .Q(decodeStage_mmuRsp_isPaging),
    .D(VCC),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .RESET(IBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFSE decodeStage_mmuRsp_allowExecute_s0 (
    .Q(decodeStage_mmuRsp_allowExecute),
    .D(_zz_MmuPlugin_ports_0_cacheLine_allowExecute),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .SET(IBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFRE decodeStage_mmuRsp_exception_s0 (
    .Q(decodeStage_mmuRsp_exception),
    .D(n9657_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .RESET(IBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFRE decodeStage_mmuRsp_refilling_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .D(n9660_4),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .RESET(IBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFE decodeStage_hit_valid_s0 (
    .Q(decodeStage_hit_valid),
    .D(fetchStage_hit_hits_0),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFCE lineLoader_valid_s1 (
    .Q(lineLoader_valid),
    .D(IBusCachedPlugin_cache_io_cpu_fill_valid),
    .CLK(sys_clk),
    .CE(lineLoader_valid_10),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam lineLoader_valid_s1.INIT=1'b0;
  DFFCE lineLoader_cmdSent_s1 (
    .Q(lineLoader_cmdSent),
    .D(n694_6),
    .CLK(sys_clk),
    .CE(lineLoader_cmdSent_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam lineLoader_cmdSent_s1.INIT=1'b0;
  DFFRE lineLoader_flushCounter_6_s1 (
    .Q(lineLoader_flushCounter[6]),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n749_1),
    .RESET(when_InstructionCache_l351) 
);
defparam lineLoader_flushCounter_6_s1.INIT=1'b0;
  DFFR lineLoader_flushCounter_0_s2 (
    .Q(lineLoader_flushCounter_0[0]),
    .D(n755_8),
    .CLK(sys_clk),
    .RESET(when_InstructionCache_l351) 
);
defparam lineLoader_flushCounter_0_s2.INIT=1'b0;
  DFFP lineLoader_flushPending_s7 (
    .Q(lineLoader_flushPending),
    .D(n692_11),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
defparam lineLoader_flushPending_s7.INIT=1'b1;
  SDPB banks_0_banks_0_0_0_s (
    .DO({DO[31:16],IBusCachedPlugin_cache_io_cpu_decode_data[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({lineLoader_address[11:6],lineLoader_wordIndex[3:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pcReg[11:2],GND,GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(_zz_cores_0_cpu_iBus_rsp_valid_1),
    .CEB(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .OCE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_0_s.READ_MODE=1'b1;
defparam banks_0_banks_0_0_0_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_0_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB banks_0_banks_0_0_1_s (
    .DO({DO_0[31:16],IBusCachedPlugin_cache_io_cpu_decode_data[31:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[31:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({lineLoader_address[11:6],lineLoader_wordIndex[3:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pcReg[11:2],GND,GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(_zz_cores_0_cpu_iBus_rsp_valid_1),
    .CEB(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .OCE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_1_s.READ_MODE=1'b1;
defparam banks_0_banks_0_0_1_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_1_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_1_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_1[31:21],_zz_ways_0_tags_port1[21:2],_zz_ways_0_tags_port1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,lineLoader_address[31:12],lineLoader_flushCounter[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,lineLoader_write_tag_0_payload_address[5:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,IBusCachedPlugin_fetchPc_pcReg[11:6],GND,GND,GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(lineLoader_write_tag_0_valid),
    .CEB(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n754_s (
    .SUM(n754_1),
    .COUT(n754_2),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_flushCounter_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n754_s.ALU_MODE=0;
  ALU n753_s (
    .SUM(n753_1),
    .COUT(n753_2),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n754_2) 
);
defparam n753_s.ALU_MODE=0;
  ALU n752_s (
    .SUM(n752_1),
    .COUT(n752_2),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n753_2) 
);
defparam n752_s.ALU_MODE=0;
  ALU n751_s (
    .SUM(n751_1),
    .COUT(n751_2),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n752_2) 
);
defparam n751_s.ALU_MODE=0;
  ALU n750_s (
    .SUM(n750_1),
    .COUT(n750_2),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n751_2) 
);
defparam n750_s.ALU_MODE=0;
  ALU n749_s (
    .SUM(n749_1),
    .COUT(n749_0_COUT),
    .I0(lineLoader_flushCounter[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n750_2) 
);
defparam n749_s.ALU_MODE=0;
  ALU n456_s0 (
    .SUM(n456_1_SUM),
    .COUT(n456_3),
    .I0(_zz_ways_0_tags_port1[2]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n456_s0.ALU_MODE=3;
  ALU n457_s0 (
    .SUM(n457_1_SUM),
    .COUT(n457_3),
    .I0(_zz_ways_0_tags_port1[3]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[13]),
    .I3(GND),
    .CIN(n456_3) 
);
defparam n457_s0.ALU_MODE=3;
  ALU n458_s0 (
    .SUM(n458_1_SUM),
    .COUT(n458_3),
    .I0(_zz_ways_0_tags_port1[4]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[14]),
    .I3(GND),
    .CIN(n457_3) 
);
defparam n458_s0.ALU_MODE=3;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(_zz_ways_0_tags_port1[5]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[15]),
    .I3(GND),
    .CIN(n458_3) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(_zz_ways_0_tags_port1[6]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[16]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(_zz_ways_0_tags_port1[7]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[17]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(_zz_ways_0_tags_port1[8]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[18]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(_zz_ways_0_tags_port1[9]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[19]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(_zz_ways_0_tags_port1[10]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[20]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n465_s0 (
    .SUM(n465_1_SUM),
    .COUT(n465_3),
    .I0(_zz_ways_0_tags_port1[11]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[21]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n465_s0.ALU_MODE=3;
  ALU n466_s0 (
    .SUM(n466_1_SUM),
    .COUT(n466_3),
    .I0(_zz_ways_0_tags_port1[12]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[22]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n466_s0.ALU_MODE=3;
  ALU n467_s0 (
    .SUM(n467_1_SUM),
    .COUT(n467_3),
    .I0(_zz_ways_0_tags_port1[13]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[23]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n467_s0.ALU_MODE=3;
  ALU n468_s0 (
    .SUM(n468_1_SUM),
    .COUT(n468_3),
    .I0(_zz_ways_0_tags_port1[14]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[24]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n468_s0.ALU_MODE=3;
  ALU n469_s0 (
    .SUM(n469_1_SUM),
    .COUT(n469_3),
    .I0(_zz_ways_0_tags_port1[15]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[25]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n469_s0.ALU_MODE=3;
  ALU n470_s0 (
    .SUM(n470_1_SUM),
    .COUT(n470_3),
    .I0(_zz_ways_0_tags_port1[16]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[26]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n470_s0.ALU_MODE=3;
  ALU n471_s0 (
    .SUM(n471_1_SUM),
    .COUT(n471_3),
    .I0(_zz_ways_0_tags_port1[17]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[27]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n471_s0.ALU_MODE=3;
  ALU n472_s0 (
    .SUM(n472_1_SUM),
    .COUT(n472_3),
    .I0(_zz_ways_0_tags_port1[18]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[28]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n472_s0.ALU_MODE=3;
  ALU n473_s0 (
    .SUM(n473_1_SUM),
    .COUT(n473_3),
    .I0(_zz_ways_0_tags_port1[19]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[29]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n473_s0.ALU_MODE=3;
  ALU n474_s0 (
    .SUM(n474_1_SUM),
    .COUT(n474_3),
    .I0(_zz_ways_0_tags_port1[20]),
    .I1(IBusCachedPlugin_mmuBus_rsp_physicalAddress[30]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n474_s0.ALU_MODE=3;
  INV lineLoader_flushCounter_5_s4 (
    .O(lineLoader_flushCounter_5_9),
    .I(lineLoader_flushCounter[6]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* InstructionCache */
module Ram_1w_1rs (
  sys_clk,
  when_DataCache_l667,
  memory_to_writeBack_INSTRUCTION_29_8,
  stageA_dataColisions_0_4,
  dataCache_1_io_cpu_execute_refilling,
  dBus_rsp_regNext_valid,
  dataWriteCmd_payload_data,
  dataWriteCmd_payload_address,
  dataCache_1_io_mem_cmd_payload_address,
  dataCache_1_io_cpu_execute_address,
  dataCache_1_io_mem_cmd_payload_mask,
  stageB_dataReadRsp_0
)
;
input sys_clk;
input when_DataCache_l667;
input memory_to_writeBack_INSTRUCTION_29_8;
input stageA_dataColisions_0_4;
input dataCache_1_io_cpu_execute_refilling;
input dBus_rsp_regNext_valid;
input [31:0] dataWriteCmd_payload_data;
input [3:0] dataWriteCmd_payload_address;
input [11:6] dataCache_1_io_mem_cmd_payload_address;
input [11:2] dataCache_1_io_cpu_execute_address;
input [3:0] dataCache_1_io_mem_cmd_payload_mask;
output [31:0] stageB_dataReadRsp_0;
wire ram_block_3_7;
wire ram_block_2_7;
wire ram_block_1_7;
wire ram_block_0_7;
wire [31:8] DO;
wire [31:8] DO_0;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire VCC;
wire GND;
  LUT4 ram_block_3_s4 (
    .F(ram_block_3_7),
    .I0(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I1(stageA_dataColisions_0_4),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam ram_block_3_s4.INIT=16'hF888;
  LUT4 ram_block_2_s4 (
    .F(ram_block_2_7),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(stageA_dataColisions_0_4),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam ram_block_2_s4.INIT=16'hF888;
  LUT4 ram_block_1_s4 (
    .F(ram_block_1_7),
    .I0(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I1(stageA_dataColisions_0_4),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam ram_block_1_s4.INIT=16'hF888;
  LUT4 ram_block_0_s4 (
    .F(ram_block_0_7),
    .I0(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I1(stageA_dataColisions_0_4),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam ram_block_0_s4.INIT=16'hF888;
  SDPB ram_block_0_ram_block_0_0_0_s (
    .DO({DO[31:8],stageB_dataReadRsp_0[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:6],dataWriteCmd_payload_address[3:0],GND,GND,GND}),
    .ADB({GND,dataCache_1_io_cpu_execute_address[11:2],GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(ram_block_0_7),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_block_0_ram_block_0_0_0_s.BIT_WIDTH_0=8;
defparam ram_block_0_ram_block_0_0_0_s.BIT_WIDTH_1=8;
defparam ram_block_0_ram_block_0_0_0_s.READ_MODE=1'b1;
defparam ram_block_0_ram_block_0_0_0_s.RESET_MODE="SYNC";
defparam ram_block_0_ram_block_0_0_0_s.BLK_SEL_0=3'b000;
defparam ram_block_0_ram_block_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB ram_block_1_ram_block_1_0_0_s (
    .DO({DO_0[31:8],stageB_dataReadRsp_0[15:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[15:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:6],dataWriteCmd_payload_address[3:0],GND,GND,GND}),
    .ADB({GND,dataCache_1_io_cpu_execute_address[11:2],GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(ram_block_1_7),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_block_1_ram_block_1_0_0_s.BIT_WIDTH_0=8;
defparam ram_block_1_ram_block_1_0_0_s.BIT_WIDTH_1=8;
defparam ram_block_1_ram_block_1_0_0_s.READ_MODE=1'b1;
defparam ram_block_1_ram_block_1_0_0_s.RESET_MODE="SYNC";
defparam ram_block_1_ram_block_1_0_0_s.BLK_SEL_0=3'b000;
defparam ram_block_1_ram_block_1_0_0_s.BLK_SEL_1=3'b000;
  SDPB ram_block_2_ram_block_2_0_0_s (
    .DO({DO_1[31:8],stageB_dataReadRsp_0[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:6],dataWriteCmd_payload_address[3:0],GND,GND,GND}),
    .ADB({GND,dataCache_1_io_cpu_execute_address[11:2],GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(ram_block_2_7),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_block_2_ram_block_2_0_0_s.BIT_WIDTH_0=8;
defparam ram_block_2_ram_block_2_0_0_s.BIT_WIDTH_1=8;
defparam ram_block_2_ram_block_2_0_0_s.READ_MODE=1'b1;
defparam ram_block_2_ram_block_2_0_0_s.RESET_MODE="SYNC";
defparam ram_block_2_ram_block_2_0_0_s.BLK_SEL_0=3'b000;
defparam ram_block_2_ram_block_2_0_0_s.BLK_SEL_1=3'b000;
  SDPB ram_block_3_ram_block_3_0_0_s (
    .DO({DO_2[31:8],stageB_dataReadRsp_0[31:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[31:24]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:6],dataWriteCmd_payload_address[3:0],GND,GND,GND}),
    .ADB({GND,dataCache_1_io_cpu_execute_address[11:2],GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(ram_block_3_7),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_block_3_ram_block_3_0_0_s.BIT_WIDTH_0=8;
defparam ram_block_3_ram_block_3_0_0_s.BIT_WIDTH_1=8;
defparam ram_block_3_ram_block_3_0_0_s.READ_MODE=1'b1;
defparam ram_block_3_ram_block_3_0_0_s.RESET_MODE="SYNC";
defparam ram_block_3_ram_block_3_0_0_s.BLK_SEL_0=3'b000;
defparam ram_block_3_ram_block_3_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Ram_1w_1rs */
module DataCache (
  decode_to_execute_MEMORY_WR,
  sys_clk,
  execute_to_memory_IS_DBUS_SHARING_8,
  execute_MEMORY_LRSC_11,
  dataCache_1_io_cpu_execute_args_isLrsc_7,
  decode_to_execute_MEMORY_AMO,
  memory_to_writeBack_INSTRUCTION_29_8,
  DBusCachedPlugin_mmuBus_rsp_isPaging_6,
  n9982_3,
  _zz_MmuPlugin_ports_1_cacheLine_allowWrite,
  n9998_3,
  n10001_4,
  systemCd_logic_outputReset,
  when_DBusCachedPlugin_l544,
  n12470_5,
  decode_to_execute_MEMORY_ENABLE,
  execute_arbitration_isValid,
  dBus_rsp_regNext_valid,
  _zz_decode_RS2_1_31_5,
  n21860_4,
  cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN,
  cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4,
  HazardSimplePlugin_writeBackWrites_valid_4,
  when_DBusCachedPlugin_l544_4,
  _zz_decode_RS2_1_31_9,
  decode_to_execute_MEMORY_MANAGMENT,
  execute_to_memory_MEMORY_ENABLE,
  memory_arbitration_isValid,
  execute_to_memory_IS_DBUS_SHARING,
  when_DBusCachedPlugin_l544_5,
  when_DBusCachedPlugin_l544_10,
  decode_to_execute_SRC2_FORCE_ZERO,
  memory_to_writeBack_MEMORY_ENABLE,
  writeBack_arbitration_isValid,
  memory_to_writeBack_IS_DBUS_SHARING,
  decode_to_execute_INSTRUCTION_12,
  decode_to_execute_INSTRUCTION_13,
  decode_to_execute_INSTRUCTION_15,
  decode_to_execute_INSTRUCTION_16,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_19,
  decode_to_execute_INSTRUCTION_27,
  decode_to_execute_INSTRUCTION_30,
  decode_to_execute_INSTRUCTION_31,
  execute_to_memory_INSTRUCTION,
  DBusCachedPlugin_mmuBus_rsp_physicalAddress,
  execute_to_memory_MEMORY_VIRTUAL_ADDRESS,
  dataCache_1_io_cpu_execute_address,
  memory_to_writeBack_MEMORY_STORE_DATA_RF,
  dBus_rsp_regNext_payload_data,
  execute_RS1,
  _zz_execute_SrcPlugin_addSub,
  decode_to_execute_SRC1,
  dataCache_1_io_cpu_writeBack_isWrite,
  stageB_request_isLrsc,
  stageB_request_isAmo,
  stageB_mmuRsp_isPaging,
  stageB_mmuRsp_allowRead,
  stageB_mmuRsp_allowWrite,
  stageB_mmuRsp_exception,
  stageB_mmuRsp_refilling,
  stageB_unaligned,
  loader_valid_regNext,
  dataCache_1_io_cpu_writeBack_exclusiveOk,
  memCmdSent,
  stageB_flusher_waitDone,
  dataCache_1_io_cpu_execute_refilling,
  stageB_amo_internal_resultRegValid,
  n2326_5,
  when_DataCache_l1129,
  dataCache_1_io_cpu_writeBack_accessError,
  stageB_amo_internal_resultRegValid_8,
  n2326_6,
  stageB_lrSc_reserved_6,
  n4_7,
  n1030_6,
  stageA_dataColisions_0_6,
  n4_9,
  n1030_9,
  io_mem_cmd_payload_size_2_7,
  dataCache_1_io_cpu_writeBack_unalignedAccess,
  io_mem_cmd_payload_address_5_7,
  stageB_request_size,
  stageB_request_amoCtrl_alu,
  dataCache_1_io_mem_cmd_payload_address,
  stageB_mmuRsp_physicalAddress,
  stageB_dataColisions,
  dataCache_1_io_mem_cmd_payload_mask,
  dataCache_1_io_mem_cmd_payload_data,
  dataCache_1_io_cpu_writeBack_data,
  stageB_flusher_counter,
  stageB_dataReadRsp_0_0,
  stageB_dataReadRsp_0_1,
  stageB_dataReadRsp_0_2,
  stageB_dataReadRsp_0_3,
  stageB_dataReadRsp_0_4,
  stageB_dataReadRsp_0_5,
  stageB_dataReadRsp_0_6,
  stageB_dataReadRsp_0_7,
  stageB_dataReadRsp_0_8,
  stageB_dataReadRsp_0_9,
  stageB_dataReadRsp_0_10,
  stageB_dataReadRsp_0_11,
  stageB_dataReadRsp_0_12,
  stageB_dataReadRsp_0_13,
  stageB_dataReadRsp_0_14,
  stageB_dataReadRsp_0_15,
  stageB_dataReadRsp_0_16,
  stageB_dataReadRsp_0_17,
  stageB_dataReadRsp_0_18,
  stageB_dataReadRsp_0_19,
  stageB_dataReadRsp_0_20,
  stageB_dataReadRsp_0_21,
  stageB_dataReadRsp_0_22,
  stageB_dataReadRsp_0_23,
  stageB_dataReadRsp_0_25,
  stageB_dataReadRsp_0_30,
  stageB_dataReadRsp_0_31
)
;
input decode_to_execute_MEMORY_WR;
input sys_clk;
input execute_to_memory_IS_DBUS_SHARING_8;
input execute_MEMORY_LRSC_11;
input dataCache_1_io_cpu_execute_args_isLrsc_7;
input decode_to_execute_MEMORY_AMO;
input memory_to_writeBack_INSTRUCTION_29_8;
input DBusCachedPlugin_mmuBus_rsp_isPaging_6;
input n9982_3;
input _zz_MmuPlugin_ports_1_cacheLine_allowWrite;
input n9998_3;
input n10001_4;
input systemCd_logic_outputReset;
input when_DBusCachedPlugin_l544;
input n12470_5;
input decode_to_execute_MEMORY_ENABLE;
input execute_arbitration_isValid;
input dBus_rsp_regNext_valid;
input _zz_decode_RS2_1_31_5;
input n21860_4;
input cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN;
input cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4;
input HazardSimplePlugin_writeBackWrites_valid_4;
input when_DBusCachedPlugin_l544_4;
input _zz_decode_RS2_1_31_9;
input decode_to_execute_MEMORY_MANAGMENT;
input execute_to_memory_MEMORY_ENABLE;
input memory_arbitration_isValid;
input execute_to_memory_IS_DBUS_SHARING;
input when_DBusCachedPlugin_l544_5;
input when_DBusCachedPlugin_l544_10;
input decode_to_execute_SRC2_FORCE_ZERO;
input memory_to_writeBack_MEMORY_ENABLE;
input writeBack_arbitration_isValid;
input memory_to_writeBack_IS_DBUS_SHARING;
input decode_to_execute_INSTRUCTION_12;
input decode_to_execute_INSTRUCTION_13;
input decode_to_execute_INSTRUCTION_15;
input decode_to_execute_INSTRUCTION_16;
input decode_to_execute_INSTRUCTION_17;
input decode_to_execute_INSTRUCTION_18;
input decode_to_execute_INSTRUCTION_19;
input decode_to_execute_INSTRUCTION_27;
input decode_to_execute_INSTRUCTION_30;
input decode_to_execute_INSTRUCTION_31;
input [29:29] execute_to_memory_INSTRUCTION;
input [31:12] DBusCachedPlugin_mmuBus_rsp_physicalAddress;
input [11:0] execute_to_memory_MEMORY_VIRTUAL_ADDRESS;
input [11:2] dataCache_1_io_cpu_execute_address;
input [31:0] memory_to_writeBack_MEMORY_STORE_DATA_RF;
input [31:0] dBus_rsp_regNext_payload_data;
input [11:6] execute_RS1;
input [0:0] _zz_execute_SrcPlugin_addSub;
input [0:0] decode_to_execute_SRC1;
output dataCache_1_io_cpu_writeBack_isWrite;
output stageB_request_isLrsc;
output stageB_request_isAmo;
output stageB_mmuRsp_isPaging;
output stageB_mmuRsp_allowRead;
output stageB_mmuRsp_allowWrite;
output stageB_mmuRsp_exception;
output stageB_mmuRsp_refilling;
output stageB_unaligned;
output loader_valid_regNext;
output dataCache_1_io_cpu_writeBack_exclusiveOk;
output memCmdSent;
output stageB_flusher_waitDone;
output dataCache_1_io_cpu_execute_refilling;
output stageB_amo_internal_resultRegValid;
output n2326_5;
output when_DataCache_l1129;
output dataCache_1_io_cpu_writeBack_accessError;
output stageB_amo_internal_resultRegValid_8;
output n2326_6;
output stageB_lrSc_reserved_6;
output n4_7;
output n1030_6;
output stageA_dataColisions_0_6;
output n4_9;
output n1030_9;
output io_mem_cmd_payload_size_2_7;
output dataCache_1_io_cpu_writeBack_unalignedAccess;
output io_mem_cmd_payload_address_5_7;
output [1:0] stageB_request_size;
output [0:0] stageB_request_amoCtrl_alu;
output [31:6] dataCache_1_io_mem_cmd_payload_address;
output [5:2] stageB_mmuRsp_physicalAddress;
output [0:0] stageB_dataColisions;
output [3:0] dataCache_1_io_mem_cmd_payload_mask;
output [31:0] dataCache_1_io_mem_cmd_payload_data;
output [29:16] dataCache_1_io_cpu_writeBack_data;
output [6:6] stageB_flusher_counter;
output stageB_dataReadRsp_0_0;
output stageB_dataReadRsp_0_1;
output stageB_dataReadRsp_0_2;
output stageB_dataReadRsp_0_3;
output stageB_dataReadRsp_0_4;
output stageB_dataReadRsp_0_5;
output stageB_dataReadRsp_0_6;
output stageB_dataReadRsp_0_7;
output stageB_dataReadRsp_0_8;
output stageB_dataReadRsp_0_9;
output stageB_dataReadRsp_0_10;
output stageB_dataReadRsp_0_11;
output stageB_dataReadRsp_0_12;
output stageB_dataReadRsp_0_13;
output stageB_dataReadRsp_0_14;
output stageB_dataReadRsp_0_15;
output stageB_dataReadRsp_0_16;
output stageB_dataReadRsp_0_17;
output stageB_dataReadRsp_0_18;
output stageB_dataReadRsp_0_19;
output stageB_dataReadRsp_0_20;
output stageB_dataReadRsp_0_21;
output stageB_dataReadRsp_0_22;
output stageB_dataReadRsp_0_23;
output stageB_dataReadRsp_0_25;
output stageB_dataReadRsp_0_30;
output stageB_dataReadRsp_0_31;
wire when_DataCache_l667;
wire when_DataCache_l829;
wire loader_counter_willOverflow;
wire when_DataCache_l1097;
wire n1874_3;
wire n1875_3;
wire n1876_3;
wire n1877_3;
wire n1878_3;
wire n1879_3;
wire n1891_4;
wire n1522_5;
wire memCmdSent_8;
wire stageB_flusher_waitDone_8;
wire stageB_flusher_counter_5_8;
wire stageB_lrSc_reserved_5;
wire loader_valid_6;
wire tagsWriteCmd_valid;
wire n3_7;
wire when_DataCache_l667_5;
wire stage0_dataColisions_0_4;
wire stage0_dataColisions_0_5;
wire stageA_dataColisions_0_4;
wire stageA_dataColisions_0_5;
wire loader_counter_willOverflow_4;
wire n1874_4;
wire n1874_5;
wire n1875_4;
wire n1876_4;
wire n1877_4;
wire n1878_4;
wire n1891_5;
wire n1891_6;
wire stage0_mask_2_3;
wire stageB_flusher_counter_6_9;
wire loader_valid_7;
wire stageB_amo_result_31_11;
wire stageB_amo_result_31_12;
wire stageB_amo_result_30_11;
wire stageB_amo_result_30_12;
wire stageB_amo_result_29_11;
wire stageB_amo_result_29_12;
wire stageB_amo_result_28_11;
wire stageB_amo_result_28_12;
wire stageB_amo_result_27_11;
wire stageB_amo_result_27_12;
wire stageB_amo_result_26_11;
wire stageB_amo_result_26_12;
wire stageB_amo_result_25_11;
wire stageB_amo_result_25_12;
wire stageB_amo_result_24_11;
wire stageB_amo_result_24_12;
wire stageB_amo_result_23_11;
wire stageB_amo_result_23_12;
wire stageB_amo_result_22_11;
wire stageB_amo_result_22_12;
wire stageB_amo_result_21_11;
wire stageB_amo_result_21_12;
wire stageB_amo_result_20_11;
wire stageB_amo_result_20_12;
wire stageB_amo_result_19_11;
wire stageB_amo_result_19_12;
wire stageB_amo_result_18_11;
wire stageB_amo_result_18_12;
wire stageB_amo_result_17_11;
wire stageB_amo_result_17_12;
wire stageB_amo_result_16_11;
wire stageB_amo_result_16_12;
wire stageB_amo_result_15_11;
wire stageB_amo_result_15_12;
wire stageB_amo_result_14_11;
wire stageB_amo_result_14_12;
wire stageB_amo_result_13_11;
wire stageB_amo_result_13_12;
wire stageB_amo_result_12_11;
wire stageB_amo_result_12_12;
wire stageB_amo_result_11_11;
wire stageB_amo_result_11_12;
wire stageB_amo_result_10_11;
wire stageB_amo_result_10_12;
wire stageB_amo_result_9_11;
wire stageB_amo_result_9_12;
wire stageB_amo_result_8_11;
wire stageB_amo_result_8_12;
wire stageB_amo_result_7_11;
wire stageB_amo_result_7_12;
wire stageB_amo_result_6_11;
wire stageB_amo_result_6_12;
wire stageB_amo_result_5_11;
wire stageB_amo_result_5_12;
wire stageB_amo_result_4_11;
wire stageB_amo_result_4_12;
wire stageB_amo_result_3_11;
wire stageB_amo_result_3_12;
wire stageB_amo_result_2_11;
wire stageB_amo_result_2_12;
wire stageB_amo_result_1_11;
wire stageB_amo_result_1_12;
wire stageB_amo_result_0_11;
wire stageB_amo_result_0_12;
wire dataCache_1_io_cpu_writeBack_accessError_4;
wire stage0_dataColisions_0_7;
wire stageA_dataColisions_0_8;
wire n1874_6;
wire n1874_7;
wire stageB_amo_result_31_13;
wire stageB_amo_result_31_14;
wire stageB_amo_result_30_13;
wire stageB_amo_result_29_13;
wire stageB_amo_result_28_13;
wire stageB_amo_result_27_13;
wire stageB_amo_result_26_13;
wire stageB_amo_result_25_13;
wire stageB_amo_result_24_13;
wire stageB_amo_result_23_13;
wire stageB_amo_result_22_13;
wire stageB_amo_result_21_13;
wire stageB_amo_result_20_13;
wire stageB_amo_result_19_13;
wire stageB_amo_result_18_13;
wire stageB_amo_result_17_13;
wire stageB_amo_result_16_13;
wire stageB_amo_result_15_13;
wire stageB_amo_result_14_13;
wire stageB_amo_result_13_13;
wire stageB_amo_result_12_13;
wire stageB_amo_result_11_13;
wire stageB_amo_result_10_13;
wire stageB_amo_result_9_13;
wire stageB_amo_result_8_13;
wire stageB_amo_result_7_13;
wire stageB_amo_result_6_13;
wire stageB_amo_result_5_13;
wire stageB_amo_result_4_13;
wire stageB_amo_result_3_13;
wire stageB_amo_result_2_13;
wire stageB_amo_result_1_13;
wire stageB_amo_result_0_13;
wire n1030_7;
wire stageA_dataColisions_0_10;
wire stageA_dataColisions_0_11;
wire stageB_amo_result_31_15;
wire stageB_amo_result_31_16;
wire n1911_8;
wire stageA_dataColisions_0_13;
wire stageA_dataColisions_0_15;
wire stage0_dataColisions_0_9;
wire \o[1]_8 ;
wire n1873_12;
wire stageB_flusher_counter_6_13;
wire dataCache_1_io_cpu_memory_isWrite;
wire stageA_request_isLrsc;
wire stageA_request_isAmo;
wire stageA_request_amoCtrl_swap;
wire stageB_request_amoCtrl_swap;
wire stageB_flusher_start;
wire _zz_stageB_amo_addSub_0_2;
wire _zz_stageB_amo_addSub_1_2;
wire _zz_stageB_amo_addSub_2_2;
wire _zz_stageB_amo_addSub_3_2;
wire _zz_stageB_amo_addSub_4_2;
wire _zz_stageB_amo_addSub_5_2;
wire _zz_stageB_amo_addSub_6_2;
wire _zz_stageB_amo_addSub_7_2;
wire _zz_stageB_amo_addSub_8_2;
wire _zz_stageB_amo_addSub_9_2;
wire _zz_stageB_amo_addSub_10_2;
wire _zz_stageB_amo_addSub_11_2;
wire _zz_stageB_amo_addSub_12_2;
wire _zz_stageB_amo_addSub_13_2;
wire _zz_stageB_amo_addSub_14_2;
wire _zz_stageB_amo_addSub_15_2;
wire _zz_stageB_amo_addSub_16_2;
wire _zz_stageB_amo_addSub_17_2;
wire _zz_stageB_amo_addSub_18_2;
wire _zz_stageB_amo_addSub_19_2;
wire _zz_stageB_amo_addSub_20_2;
wire _zz_stageB_amo_addSub_21_2;
wire _zz_stageB_amo_addSub_22_2;
wire _zz_stageB_amo_addSub_23_2;
wire _zz_stageB_amo_addSub_24_2;
wire _zz_stageB_amo_addSub_25_2;
wire _zz_stageB_amo_addSub_26_2;
wire _zz_stageB_amo_addSub_27_2;
wire _zz_stageB_amo_addSub_28_2;
wire _zz_stageB_amo_addSub_29_2;
wire _zz_stageB_amo_addSub_30_2;
wire _zz_stageB_amo_addSub_31_0_COUT;
wire n1243_1;
wire n1243_2;
wire n1242_1;
wire n1242_2;
wire n1241_1;
wire n1241_2;
wire n1240_1;
wire n1240_0_COUT;
wire n582_1_SUM;
wire n582_3;
wire n583_1_SUM;
wire n583_3;
wire n584_1_SUM;
wire n584_3;
wire n585_1_SUM;
wire n585_3;
wire n586_1_SUM;
wire n586_3;
wire n587_1_SUM;
wire n587_3;
wire n588_1_SUM;
wire n588_3;
wire n589_1_SUM;
wire n589_3;
wire n590_1_SUM;
wire n590_3;
wire n591_1_SUM;
wire n591_3;
wire n604_1_SUM;
wire n604_3;
wire n605_1_SUM;
wire n605_3;
wire n606_1_SUM;
wire n606_3;
wire n607_1_SUM;
wire n607_3;
wire n608_1_SUM;
wire n608_3;
wire n609_1_SUM;
wire n609_3;
wire n610_1_SUM;
wire n610_3;
wire n611_1_SUM;
wire n611_3;
wire n612_1_SUM;
wire n612_3;
wire n613_1_SUM;
wire n613_3;
wire n614_1_SUM;
wire n614_3;
wire n615_1_SUM;
wire n615_3;
wire n616_1_SUM;
wire n616_3;
wire n617_1_SUM;
wire n617_3;
wire n618_1_SUM;
wire n618_3;
wire n619_1_SUM;
wire n619_3;
wire n620_1_SUM;
wire n620_3;
wire n621_1_SUM;
wire n621_3;
wire n622_1_SUM;
wire n622_3;
wire n629_1_SUM;
wire n629_3;
wire n630_1_SUM;
wire n630_3;
wire n631_1_SUM;
wire n631_3;
wire n632_1_SUM;
wire n632_3;
wire n633_1_SUM;
wire n633_3;
wire n634_1_SUM;
wire n634_3;
wire n635_1_SUM;
wire n635_3;
wire n636_1_SUM;
wire n636_3;
wire n637_1_SUM;
wire n637_3;
wire n638_1_SUM;
wire n638_3;
wire n1906_7;
wire [31:0] _zz_stageB_amo_addSub_3;
wire [5:0] tagsWriteCmd_payload_address;
wire [0:0] stage0_dataColisions;
wire [0:0] stageA_dataColisions;
wire [3:2] stage0_mask;
wire [31:0] stageB_amo_result;
wire [31:0] dataWriteCmd_payload_data;
wire [3:0] dataWriteCmd_payload_address;
wire [0:0] stageA_wayHits;
wire [1:0] stageA_request_size;
wire [2:1] stageA_request_amoCtrl_alu;
wire [3:0] stageA_mask;
wire [0:0] stage0_dataColisions_regNextWhen;
wire [2:1] stageB_request_amoCtrl_alu_0;
wire [0:0] stageB_waysHitsBeforeInvalidate;
wire [31:0] stageB_amo_resultReg;
wire [3:0] loader_counter_value;
wire [5:0] stageB_flusher_counter_0;
wire [21:0] _zz_ways_0_tags_port0;
wire [31:0] _zz_stageB_amo_addSub;
wire [29:24] stageB_dataReadRsp_0_24;
wire [31:21] DO;
wire VCC;
wire GND;
  LUT2 _zz_stageB_amo_addSub_3_31_s1 (
    .F(_zz_stageB_amo_addSub_3[31]),
    .I0(stageB_dataReadRsp_0_31),
    .I1(stageB_request_amoCtrl_alu_0[2]) 
);
defparam _zz_stageB_amo_addSub_3_31_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_30_s1 (
    .F(_zz_stageB_amo_addSub_3[30]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_30) 
);
defparam _zz_stageB_amo_addSub_3_30_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_29_s1 (
    .F(_zz_stageB_amo_addSub_3[29]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_24[29]) 
);
defparam _zz_stageB_amo_addSub_3_29_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_28_s1 (
    .F(_zz_stageB_amo_addSub_3[28]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_24[28]) 
);
defparam _zz_stageB_amo_addSub_3_28_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_27_s1 (
    .F(_zz_stageB_amo_addSub_3[27]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_24[27]) 
);
defparam _zz_stageB_amo_addSub_3_27_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_26_s1 (
    .F(_zz_stageB_amo_addSub_3[26]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_24[26]) 
);
defparam _zz_stageB_amo_addSub_3_26_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_25_s1 (
    .F(_zz_stageB_amo_addSub_3[25]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_25) 
);
defparam _zz_stageB_amo_addSub_3_25_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_24_s1 (
    .F(_zz_stageB_amo_addSub_3[24]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_24[24]) 
);
defparam _zz_stageB_amo_addSub_3_24_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_23_s1 (
    .F(_zz_stageB_amo_addSub_3[23]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_23) 
);
defparam _zz_stageB_amo_addSub_3_23_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_22_s1 (
    .F(_zz_stageB_amo_addSub_3[22]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_22) 
);
defparam _zz_stageB_amo_addSub_3_22_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_21_s1 (
    .F(_zz_stageB_amo_addSub_3[21]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_21) 
);
defparam _zz_stageB_amo_addSub_3_21_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_20_s1 (
    .F(_zz_stageB_amo_addSub_3[20]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_20) 
);
defparam _zz_stageB_amo_addSub_3_20_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_19_s1 (
    .F(_zz_stageB_amo_addSub_3[19]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_19) 
);
defparam _zz_stageB_amo_addSub_3_19_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_18_s1 (
    .F(_zz_stageB_amo_addSub_3[18]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_18) 
);
defparam _zz_stageB_amo_addSub_3_18_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_17_s1 (
    .F(_zz_stageB_amo_addSub_3[17]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_17) 
);
defparam _zz_stageB_amo_addSub_3_17_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_16_s1 (
    .F(_zz_stageB_amo_addSub_3[16]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_16) 
);
defparam _zz_stageB_amo_addSub_3_16_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_15_s1 (
    .F(_zz_stageB_amo_addSub_3[15]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_15) 
);
defparam _zz_stageB_amo_addSub_3_15_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_14_s1 (
    .F(_zz_stageB_amo_addSub_3[14]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_14) 
);
defparam _zz_stageB_amo_addSub_3_14_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_13_s1 (
    .F(_zz_stageB_amo_addSub_3[13]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_13) 
);
defparam _zz_stageB_amo_addSub_3_13_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_12_s1 (
    .F(_zz_stageB_amo_addSub_3[12]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_12) 
);
defparam _zz_stageB_amo_addSub_3_12_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_11_s1 (
    .F(_zz_stageB_amo_addSub_3[11]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_11) 
);
defparam _zz_stageB_amo_addSub_3_11_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_10_s1 (
    .F(_zz_stageB_amo_addSub_3[10]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_10) 
);
defparam _zz_stageB_amo_addSub_3_10_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_9_s1 (
    .F(_zz_stageB_amo_addSub_3[9]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_9) 
);
defparam _zz_stageB_amo_addSub_3_9_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_8_s1 (
    .F(_zz_stageB_amo_addSub_3[8]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_8) 
);
defparam _zz_stageB_amo_addSub_3_8_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_7_s1 (
    .F(_zz_stageB_amo_addSub_3[7]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_7) 
);
defparam _zz_stageB_amo_addSub_3_7_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_6_s1 (
    .F(_zz_stageB_amo_addSub_3[6]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_6) 
);
defparam _zz_stageB_amo_addSub_3_6_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_5_s1 (
    .F(_zz_stageB_amo_addSub_3[5]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_5) 
);
defparam _zz_stageB_amo_addSub_3_5_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_4_s1 (
    .F(_zz_stageB_amo_addSub_3[4]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_4) 
);
defparam _zz_stageB_amo_addSub_3_4_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_3_s1 (
    .F(_zz_stageB_amo_addSub_3[3]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_3) 
);
defparam _zz_stageB_amo_addSub_3_3_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_2_s1 (
    .F(_zz_stageB_amo_addSub_3[2]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_2) 
);
defparam _zz_stageB_amo_addSub_3_2_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_1_s1 (
    .F(_zz_stageB_amo_addSub_3[1]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_1) 
);
defparam _zz_stageB_amo_addSub_3_1_s1.INIT=4'h6;
  LUT2 _zz_stageB_amo_addSub_3_0_s1 (
    .F(_zz_stageB_amo_addSub_3[0]),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_dataReadRsp_0_0) 
);
defparam _zz_stageB_amo_addSub_3_0_s1.INIT=4'h6;
  LUT3 tagsWriteCmd_payload_address_5_s2 (
    .F(tagsWriteCmd_payload_address[5]),
    .I0(stageB_flusher_counter_0[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_5_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_4_s2 (
    .F(tagsWriteCmd_payload_address[4]),
    .I0(stageB_flusher_counter_0[4]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_4_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_3_s2 (
    .F(tagsWriteCmd_payload_address[3]),
    .I0(stageB_flusher_counter_0[3]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_3_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_2_s2 (
    .F(tagsWriteCmd_payload_address[2]),
    .I0(stageB_flusher_counter_0[2]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_2_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_1_s2 (
    .F(tagsWriteCmd_payload_address[1]),
    .I0(stageB_flusher_counter_0[1]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_1_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_0_s2 (
    .F(tagsWriteCmd_payload_address[0]),
    .I0(stageB_flusher_counter_0[0]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_0_s2.INIT=8'hCA;
  LUT4 when_DataCache_l667_s1 (
    .F(when_DataCache_l667),
    .I0(decode_to_execute_MEMORY_ENABLE),
    .I1(when_DataCache_l667_5),
    .I2(execute_arbitration_isValid),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam when_DataCache_l667_s1.INIT=16'hAC00;
  LUT4 stage0_dataColisions_0_s0 (
    .F(stage0_dataColisions[0]),
    .I0(stage0_dataColisions_0_4),
    .I1(stage0_dataColisions_0_5),
    .I2(stage0_dataColisions_0_9),
    .I3(n591_3) 
);
defparam stage0_dataColisions_0_s0.INIT=16'h0007;
  LUT4 stageA_dataColisions_0_s0 (
    .F(stageA_dataColisions[0]),
    .I0(when_DataCache_l1097),
    .I1(stageA_dataColisions_0_4),
    .I2(stageA_dataColisions_0_5),
    .I3(stage0_dataColisions_regNextWhen[0]) 
);
defparam stageA_dataColisions_0_s0.INIT=16'hFFE0;
  LUT2 when_DataCache_l829_s1 (
    .F(when_DataCache_l829),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(when_DBusCachedPlugin_l544) 
);
defparam when_DataCache_l829_s1.INIT=4'h1;
  LUT3 dataCache_1_io_mem_cmd_payload_data_31_s (
    .F(dataCache_1_io_mem_cmd_payload_data[31]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[31]),
    .I1(stageB_amo_resultReg[31]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_31_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_30_s (
    .F(dataCache_1_io_mem_cmd_payload_data[30]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[30]),
    .I1(stageB_amo_resultReg[30]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_30_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_29_s (
    .F(dataCache_1_io_mem_cmd_payload_data[29]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[29]),
    .I1(stageB_amo_resultReg[29]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_29_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_28_s (
    .F(dataCache_1_io_mem_cmd_payload_data[28]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[28]),
    .I1(stageB_amo_resultReg[28]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_28_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_27_s (
    .F(dataCache_1_io_mem_cmd_payload_data[27]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[27]),
    .I1(stageB_amo_resultReg[27]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_27_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_26_s (
    .F(dataCache_1_io_mem_cmd_payload_data[26]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[26]),
    .I1(stageB_amo_resultReg[26]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_26_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_25_s (
    .F(dataCache_1_io_mem_cmd_payload_data[25]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[25]),
    .I1(stageB_amo_resultReg[25]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_25_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_24_s (
    .F(dataCache_1_io_mem_cmd_payload_data[24]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[24]),
    .I1(stageB_amo_resultReg[24]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_24_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_23_s (
    .F(dataCache_1_io_mem_cmd_payload_data[23]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[23]),
    .I1(stageB_amo_resultReg[23]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_23_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_22_s (
    .F(dataCache_1_io_mem_cmd_payload_data[22]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[22]),
    .I1(stageB_amo_resultReg[22]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_22_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_21_s (
    .F(dataCache_1_io_mem_cmd_payload_data[21]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[21]),
    .I1(stageB_amo_resultReg[21]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_21_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_20_s (
    .F(dataCache_1_io_mem_cmd_payload_data[20]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[20]),
    .I1(stageB_amo_resultReg[20]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_20_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_19_s (
    .F(dataCache_1_io_mem_cmd_payload_data[19]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[19]),
    .I1(stageB_amo_resultReg[19]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_19_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_18_s (
    .F(dataCache_1_io_mem_cmd_payload_data[18]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[18]),
    .I1(stageB_amo_resultReg[18]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_18_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_17_s (
    .F(dataCache_1_io_mem_cmd_payload_data[17]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[17]),
    .I1(stageB_amo_resultReg[17]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_17_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_16_s (
    .F(dataCache_1_io_mem_cmd_payload_data[16]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[16]),
    .I1(stageB_amo_resultReg[16]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_16_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_15_s (
    .F(dataCache_1_io_mem_cmd_payload_data[15]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[15]),
    .I1(stageB_amo_resultReg[15]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_15_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_14_s (
    .F(dataCache_1_io_mem_cmd_payload_data[14]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[14]),
    .I1(stageB_amo_resultReg[14]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_14_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_13_s (
    .F(dataCache_1_io_mem_cmd_payload_data[13]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[13]),
    .I1(stageB_amo_resultReg[13]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_13_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_12_s (
    .F(dataCache_1_io_mem_cmd_payload_data[12]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[12]),
    .I1(stageB_amo_resultReg[12]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_12_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_11_s (
    .F(dataCache_1_io_mem_cmd_payload_data[11]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[11]),
    .I1(stageB_amo_resultReg[11]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_11_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_10_s (
    .F(dataCache_1_io_mem_cmd_payload_data[10]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[10]),
    .I1(stageB_amo_resultReg[10]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_10_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_9_s (
    .F(dataCache_1_io_mem_cmd_payload_data[9]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[9]),
    .I1(stageB_amo_resultReg[9]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_9_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_8_s (
    .F(dataCache_1_io_mem_cmd_payload_data[8]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[8]),
    .I1(stageB_amo_resultReg[8]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_8_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_7_s (
    .F(dataCache_1_io_mem_cmd_payload_data[7]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[7]),
    .I1(stageB_amo_resultReg[7]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_7_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_6_s (
    .F(dataCache_1_io_mem_cmd_payload_data[6]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[6]),
    .I1(stageB_amo_resultReg[6]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_6_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_5_s (
    .F(dataCache_1_io_mem_cmd_payload_data[5]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[5]),
    .I1(stageB_amo_resultReg[5]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_5_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_4_s (
    .F(dataCache_1_io_mem_cmd_payload_data[4]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[4]),
    .I1(stageB_amo_resultReg[4]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_4_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_3_s (
    .F(dataCache_1_io_mem_cmd_payload_data[3]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[3]),
    .I1(stageB_amo_resultReg[3]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_3_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_2_s (
    .F(dataCache_1_io_mem_cmd_payload_data[2]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[2]),
    .I1(stageB_amo_resultReg[2]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_2_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_1_s (
    .F(dataCache_1_io_mem_cmd_payload_data[1]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[1]),
    .I1(stageB_amo_resultReg[1]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_1_s.INIT=8'hCA;
  LUT3 dataCache_1_io_mem_cmd_payload_data_0_s (
    .F(dataCache_1_io_mem_cmd_payload_data[0]),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[0]),
    .I1(stageB_amo_resultReg[0]),
    .I2(stageB_request_isAmo) 
);
defparam dataCache_1_io_mem_cmd_payload_data_0_s.INIT=8'hCA;
  LUT2 n2326_s2 (
    .F(n2326_5),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(n2326_6) 
);
defparam n2326_s2.INIT=4'h1;
  LUT3 dataCache_1_io_cpu_writeBack_data_29_s (
    .F(dataCache_1_io_cpu_writeBack_data[29]),
    .I0(stageB_dataReadRsp_0_24[29]),
    .I1(dBus_rsp_regNext_payload_data[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_29_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_28_s (
    .F(dataCache_1_io_cpu_writeBack_data[28]),
    .I0(stageB_dataReadRsp_0_24[28]),
    .I1(dBus_rsp_regNext_payload_data[28]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_28_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_27_s (
    .F(dataCache_1_io_cpu_writeBack_data[27]),
    .I0(stageB_dataReadRsp_0_24[27]),
    .I1(dBus_rsp_regNext_payload_data[27]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_27_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_26_s (
    .F(dataCache_1_io_cpu_writeBack_data[26]),
    .I0(stageB_dataReadRsp_0_24[26]),
    .I1(dBus_rsp_regNext_payload_data[26]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_26_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_25_s (
    .F(dataCache_1_io_cpu_writeBack_data[25]),
    .I0(stageB_dataReadRsp_0_25),
    .I1(dBus_rsp_regNext_payload_data[25]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_25_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_24_s (
    .F(dataCache_1_io_cpu_writeBack_data[24]),
    .I0(stageB_dataReadRsp_0_24[24]),
    .I1(dBus_rsp_regNext_payload_data[24]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_24_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_23_s (
    .F(dataCache_1_io_cpu_writeBack_data[23]),
    .I0(stageB_dataReadRsp_0_23),
    .I1(dBus_rsp_regNext_payload_data[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_23_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_22_s (
    .F(dataCache_1_io_cpu_writeBack_data[22]),
    .I0(stageB_dataReadRsp_0_22),
    .I1(dBus_rsp_regNext_payload_data[22]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_22_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_21_s (
    .F(dataCache_1_io_cpu_writeBack_data[21]),
    .I0(stageB_dataReadRsp_0_21),
    .I1(dBus_rsp_regNext_payload_data[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_21_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_20_s (
    .F(dataCache_1_io_cpu_writeBack_data[20]),
    .I0(stageB_dataReadRsp_0_20),
    .I1(dBus_rsp_regNext_payload_data[20]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_20_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_19_s (
    .F(dataCache_1_io_cpu_writeBack_data[19]),
    .I0(stageB_dataReadRsp_0_19),
    .I1(dBus_rsp_regNext_payload_data[19]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_19_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_18_s (
    .F(dataCache_1_io_cpu_writeBack_data[18]),
    .I0(stageB_dataReadRsp_0_18),
    .I1(dBus_rsp_regNext_payload_data[18]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_18_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_17_s (
    .F(dataCache_1_io_cpu_writeBack_data[17]),
    .I0(stageB_dataReadRsp_0_17),
    .I1(dBus_rsp_regNext_payload_data[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_17_s.INIT=8'hCA;
  LUT3 dataCache_1_io_cpu_writeBack_data_16_s (
    .F(dataCache_1_io_cpu_writeBack_data[16]),
    .I0(stageB_dataReadRsp_0_16),
    .I1(dBus_rsp_regNext_payload_data[16]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam dataCache_1_io_cpu_writeBack_data_16_s.INIT=8'hCA;
  LUT4 loader_counter_willOverflow_s0 (
    .F(loader_counter_willOverflow),
    .I0(loader_counter_willOverflow_4),
    .I1(loader_counter_value[3]),
    .I2(loader_counter_value[2]),
    .I3(when_DataCache_l1097) 
);
defparam loader_counter_willOverflow_s0.INIT=16'h8000;
  LUT2 when_DataCache_l1097_s0 (
    .F(when_DataCache_l1097),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(dBus_rsp_regNext_valid) 
);
defparam when_DataCache_l1097_s0.INIT=4'h8;
  LUT2 when_DataCache_l1129_s0 (
    .F(when_DataCache_l1129),
    .I0(loader_valid_regNext),
    .I1(dataCache_1_io_cpu_execute_refilling) 
);
defparam when_DataCache_l1129_s0.INIT=4'h4;
  LUT4 n1874_s0 (
    .F(n1874_3),
    .I0(execute_RS1[11]),
    .I1(n1874_4),
    .I2(n1874_5),
    .I3(stageB_flusher_start) 
);
defparam n1874_s0.INIT=16'h880F;
  LUT4 n1875_s0 (
    .F(n1875_3),
    .I0(execute_RS1[10]),
    .I1(n1874_4),
    .I2(n1875_4),
    .I3(stageB_flusher_start) 
);
defparam n1875_s0.INIT=16'h880F;
  LUT4 n1876_s0 (
    .F(n1876_3),
    .I0(execute_RS1[9]),
    .I1(n1874_4),
    .I2(n1876_4),
    .I3(stageB_flusher_start) 
);
defparam n1876_s0.INIT=16'h880F;
  LUT4 n1877_s0 (
    .F(n1877_3),
    .I0(execute_RS1[8]),
    .I1(n1874_4),
    .I2(n1877_4),
    .I3(stageB_flusher_start) 
);
defparam n1877_s0.INIT=16'h880F;
  LUT4 n1878_s0 (
    .F(n1878_3),
    .I0(execute_RS1[7]),
    .I1(n1874_4),
    .I2(n1878_4),
    .I3(stageB_flusher_start) 
);
defparam n1878_s0.INIT=16'h880F;
  LUT4 n1879_s0 (
    .F(n1879_3),
    .I0(execute_RS1[6]),
    .I1(n1874_4),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_start) 
);
defparam n1879_s0.INIT=16'h880F;
  LUT4 n1891_s1 (
    .F(n1891_4),
    .I0(decode_to_execute_MEMORY_ENABLE),
    .I1(execute_arbitration_isValid),
    .I2(n1891_5),
    .I3(n1891_6) 
);
defparam n1891_s1.INIT=16'h4000;
  LUT4 stage0_mask_3_s (
    .F(stage0_mask[3]),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(n3_7),
    .I3(n21860_4) 
);
defparam stage0_mask_3_s.INIT=16'hEEF0;
  LUT4 n1522_s1 (
    .F(n1522_5),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[1]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[0]),
    .I2(stageA_request_size[0]),
    .I3(stageA_request_size[1]) 
);
defparam n1522_s1.INIT=16'h0EC0;
  LUT3 memCmdSent_s3 (
    .F(memCmdSent_8),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4),
    .I2(when_DBusCachedPlugin_l544) 
);
defparam memCmdSent_s3.INIT=8'h8F;
  LUT3 stageB_flusher_waitDone_s3 (
    .F(stageB_flusher_waitDone_8),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_counter[6]),
    .I2(stageB_flusher_start) 
);
defparam stageB_flusher_waitDone_s3.INIT=8'hF8;
  LUT2 stageB_flusher_counter_5_s3 (
    .F(stageB_flusher_counter_5_8),
    .I0(stageB_flusher_start),
    .I1(stageB_flusher_counter[6]) 
);
defparam stageB_flusher_counter_5_s3.INIT=4'hB;
  LUT4 stageB_lrSc_reserved_s2 (
    .F(stageB_lrSc_reserved_5),
    .I0(stageB_request_isLrsc),
    .I1(dataCache_1_io_cpu_writeBack_isWrite),
    .I2(stageB_lrSc_reserved_6),
    .I3(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam stageB_lrSc_reserved_s2.INIT=16'hE000;
  LUT3 loader_valid_s3 (
    .F(loader_valid_6),
    .I0(loader_valid_7),
    .I1(io_mem_cmd_payload_address_5_7),
    .I2(loader_counter_willOverflow) 
);
defparam loader_valid_s3.INIT=8'hF8;
  LUT4 stageB_amo_result_31_s6 (
    .F(stageB_amo_result[31]),
    .I0(stageB_amo_result_31_11),
    .I1(stageB_amo_result_31_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_31_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_30_s6 (
    .F(stageB_amo_result[30]),
    .I0(stageB_amo_result_30_11),
    .I1(stageB_amo_result_30_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_30_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_29_s6 (
    .F(stageB_amo_result[29]),
    .I0(stageB_amo_result_29_11),
    .I1(stageB_amo_result_29_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_29_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_28_s6 (
    .F(stageB_amo_result[28]),
    .I0(stageB_amo_result_28_11),
    .I1(stageB_amo_result_28_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_28_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_27_s6 (
    .F(stageB_amo_result[27]),
    .I0(stageB_amo_result_27_11),
    .I1(stageB_amo_result_27_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_27_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_26_s6 (
    .F(stageB_amo_result[26]),
    .I0(stageB_amo_result_26_11),
    .I1(stageB_amo_result_26_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_26_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_25_s6 (
    .F(stageB_amo_result[25]),
    .I0(stageB_amo_result_25_11),
    .I1(stageB_amo_result_25_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_25_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_24_s6 (
    .F(stageB_amo_result[24]),
    .I0(stageB_amo_result_24_11),
    .I1(stageB_amo_result_24_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_24_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_23_s6 (
    .F(stageB_amo_result[23]),
    .I0(stageB_amo_result_23_11),
    .I1(stageB_amo_result_23_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_23_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_22_s6 (
    .F(stageB_amo_result[22]),
    .I0(stageB_amo_result_22_11),
    .I1(stageB_amo_result_22_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_22_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_21_s6 (
    .F(stageB_amo_result[21]),
    .I0(stageB_amo_result_21_11),
    .I1(stageB_amo_result_21_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_21_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_20_s6 (
    .F(stageB_amo_result[20]),
    .I0(stageB_amo_result_20_11),
    .I1(stageB_amo_result_20_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_20_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_19_s6 (
    .F(stageB_amo_result[19]),
    .I0(stageB_amo_result_19_11),
    .I1(stageB_amo_result_19_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_19_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_18_s6 (
    .F(stageB_amo_result[18]),
    .I0(stageB_amo_result_18_11),
    .I1(stageB_amo_result_18_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_18_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_17_s6 (
    .F(stageB_amo_result[17]),
    .I0(stageB_amo_result_17_11),
    .I1(stageB_amo_result_17_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_17_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_16_s6 (
    .F(stageB_amo_result[16]),
    .I0(stageB_amo_result_16_11),
    .I1(stageB_amo_result_16_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_16_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_15_s6 (
    .F(stageB_amo_result[15]),
    .I0(stageB_amo_result_15_11),
    .I1(stageB_amo_result_15_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_15_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_14_s6 (
    .F(stageB_amo_result[14]),
    .I0(stageB_amo_result_14_11),
    .I1(stageB_amo_result_14_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_14_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_13_s6 (
    .F(stageB_amo_result[13]),
    .I0(stageB_amo_result_13_11),
    .I1(stageB_amo_result_13_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_13_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_12_s6 (
    .F(stageB_amo_result[12]),
    .I0(stageB_amo_result_12_11),
    .I1(stageB_amo_result_12_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_12_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_11_s6 (
    .F(stageB_amo_result[11]),
    .I0(stageB_amo_result_11_11),
    .I1(stageB_amo_result_11_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_11_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_10_s6 (
    .F(stageB_amo_result[10]),
    .I0(stageB_amo_result_10_11),
    .I1(stageB_amo_result_10_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_10_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_9_s6 (
    .F(stageB_amo_result[9]),
    .I0(stageB_amo_result_9_11),
    .I1(stageB_amo_result_9_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_9_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_8_s6 (
    .F(stageB_amo_result[8]),
    .I0(stageB_amo_result_8_11),
    .I1(stageB_amo_result_8_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_8_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_7_s6 (
    .F(stageB_amo_result[7]),
    .I0(stageB_amo_result_7_11),
    .I1(stageB_amo_result_7_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_7_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_6_s6 (
    .F(stageB_amo_result[6]),
    .I0(stageB_amo_result_6_11),
    .I1(stageB_amo_result_6_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_6_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_5_s6 (
    .F(stageB_amo_result[5]),
    .I0(stageB_amo_result_5_11),
    .I1(stageB_amo_result_5_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_5_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_4_s6 (
    .F(stageB_amo_result[4]),
    .I0(stageB_amo_result_4_11),
    .I1(stageB_amo_result_4_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_4_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_3_s6 (
    .F(stageB_amo_result[3]),
    .I0(stageB_amo_result_3_11),
    .I1(stageB_amo_result_3_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_3_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_2_s6 (
    .F(stageB_amo_result[2]),
    .I0(stageB_amo_result_2_11),
    .I1(stageB_amo_result_2_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_2_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_1_s6 (
    .F(stageB_amo_result[1]),
    .I0(stageB_amo_result_1_11),
    .I1(stageB_amo_result_1_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_1_s6.INIT=16'h333A;
  LUT4 stageB_amo_result_0_s6 (
    .F(stageB_amo_result[0]),
    .I0(stageB_amo_result_0_11),
    .I1(stageB_amo_result_0_12),
    .I2(stageB_request_amoCtrl_alu_0[2]),
    .I3(stageB_request_amoCtrl_swap) 
);
defparam stageB_amo_result_0_s6.INIT=16'h333A;
  LUT4 dataCache_1_io_cpu_writeBack_accessError_s (
    .F(dataCache_1_io_cpu_writeBack_accessError),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_mmuRsp_isPaging),
    .I2(dataCache_1_io_cpu_writeBack_accessError_4),
    .I3(n12470_5) 
);
defparam dataCache_1_io_cpu_writeBack_accessError_s.INIT=16'h0100;
  LUT4 tagsWriteCmd_valid_s1 (
    .F(tagsWriteCmd_valid),
    .I0(loader_valid_7),
    .I1(n12470_5),
    .I2(stageB_flusher_counter[6]),
    .I3(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_valid_s1.INIT=16'hFF0B;
  LUT4 n3_s2 (
    .F(n3_7),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(n4_7),
    .I2(decode_to_execute_INSTRUCTION_12),
    .I3(decode_to_execute_INSTRUCTION_13) 
);
defparam n3_s2.INIT=16'hBFFB;
  LUT4 stageB_amo_internal_resultRegValid_s3 (
    .F(stageB_amo_internal_resultRegValid_8),
    .I0(n2326_5),
    .I1(when_DBusCachedPlugin_l544_4),
    .I2(loader_valid_7),
    .I3(n12470_5) 
);
defparam stageB_amo_internal_resultRegValid_s3.INIT=16'h1F00;
  LUT2 when_DataCache_l667_s2 (
    .F(when_DataCache_l667_5),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_decode_RS2_1_31_9) 
);
defparam when_DataCache_l667_s2.INIT=4'h4;
  LUT4 stage0_dataColisions_0_s1 (
    .F(stage0_dataColisions_0_4),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(n21860_4),
    .I2(stage0_dataColisions_0_7),
    .I3(when_DataCache_l1097) 
);
defparam stage0_dataColisions_0_s1.INIT=16'h00F1;
  LUT4 stage0_dataColisions_0_s2 (
    .F(stage0_dataColisions_0_5),
    .I0(stage0_mask[2]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I2(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I3(stage0_mask[3]) 
);
defparam stage0_dataColisions_0_s2.INIT=16'h0777;
  LUT4 stageA_dataColisions_0_s1 (
    .F(stageA_dataColisions_0_4),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_waysHitsBeforeInvalidate[0]),
    .I2(stageB_lrSc_reserved_6),
    .I3(stageA_dataColisions_0_6) 
);
defparam stageA_dataColisions_0_s1.INIT=16'h4000;
  LUT4 stageA_dataColisions_0_s2 (
    .F(stageA_dataColisions_0_5),
    .I0(stageA_dataColisions_0_15),
    .I1(stageA_dataColisions_0_8),
    .I2(stageA_dataColisions_0_13),
    .I3(n638_3) 
);
defparam stageA_dataColisions_0_s2.INIT=16'h00FE;
  LUT4 n2326_s3 (
    .F(n2326_6),
    .I0(stageB_request_isAmo),
    .I1(dataCache_1_io_cpu_writeBack_isWrite),
    .I2(stageB_waysHitsBeforeInvalidate[0]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam n2326_s3.INIT=16'h00F4;
  LUT2 loader_counter_willOverflow_s1 (
    .F(loader_counter_willOverflow_4),
    .I0(loader_counter_value[1]),
    .I1(loader_counter_value[0]) 
);
defparam loader_counter_willOverflow_s1.INIT=4'h8;
  LUT4 n1874_s1 (
    .F(n1874_4),
    .I0(decode_to_execute_INSTRUCTION_18),
    .I1(n1874_6),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(execute_arbitration_isValid) 
);
defparam n1874_s1.INIT=16'hB000;
  LUT3 n1874_s2 (
    .F(n1874_5),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1874_7),
    .I2(stageB_flusher_counter_0[5]) 
);
defparam n1874_s2.INIT=8'h87;
  LUT2 n1875_s1 (
    .F(n1875_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1874_7) 
);
defparam n1875_s1.INIT=4'h9;
  LUT4 n1876_s1 (
    .F(n1876_4),
    .I0(stageB_flusher_counter_0[2]),
    .I1(stageB_flusher_counter_0[1]),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_counter_0[3]) 
);
defparam n1876_s1.INIT=16'h807F;
  LUT3 n1877_s1 (
    .F(n1877_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]),
    .I2(stageB_flusher_counter_0[2]) 
);
defparam n1877_s1.INIT=8'h87;
  LUT2 n1878_s1 (
    .F(n1878_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]) 
);
defparam n1878_s1.INIT=4'h9;
  LUT4 n1891_s2 (
    .F(n1891_5),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_start),
    .I2(when_DataCache_l1129),
    .I3(decode_to_execute_MEMORY_MANAGMENT) 
);
defparam n1891_s2.INIT=16'h0100;
  LUT4 n1891_s3 (
    .F(n1891_6),
    .I0(execute_to_memory_MEMORY_ENABLE),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_IS_DBUS_SHARING),
    .I3(n12470_5) 
);
defparam n1891_s3.INIT=16'h0007;
  LUT4 stage0_mask_2_s0 (
    .F(stage0_mask_2_3),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(n21860_4),
    .I2(decode_to_execute_INSTRUCTION_13),
    .I3(n4_7) 
);
defparam stage0_mask_2_s0.INIT=16'h0CB7;
  LUT3 stageB_flusher_counter_6_s4 (
    .F(stageB_flusher_counter_6_9),
    .I0(stageB_flusher_counter_0[5]),
    .I1(stageB_flusher_counter_0[4]),
    .I2(n1874_7) 
);
defparam stageB_flusher_counter_6_s4.INIT=8'h80;
  LUT4 stageB_lrSc_reserved_s3 (
    .F(stageB_lrSc_reserved_6),
    .I0(stageB_mmuRsp_refilling),
    .I1(stageB_unaligned),
    .I2(when_DBusCachedPlugin_l544_5),
    .I3(n12470_5) 
);
defparam stageB_lrSc_reserved_s3.INIT=16'h0100;
  LUT3 loader_valid_s4 (
    .F(loader_valid_7),
    .I0(stageB_mmuRsp_refilling),
    .I1(stageB_unaligned),
    .I2(when_DBusCachedPlugin_l544_5) 
);
defparam loader_valid_s4.INIT=8'h01;
  LUT4 stageB_amo_result_31_s7 (
    .F(stageB_amo_result_31_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_amo_result_31_13),
    .I2(stageB_dataReadRsp_0_31),
    .I3(stageB_request_amoCtrl_alu[0]) 
);
defparam stageB_amo_result_31_s7.INIT=16'hC1B3;
  LUT3 stageB_amo_result_31_s8 (
    .F(stageB_amo_result_31_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[31]),
    .I1(stageB_dataReadRsp_0_31),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_31_s8.INIT=8'h35;
  LUT4 stageB_amo_result_30_s7 (
    .F(stageB_amo_result_30_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_30),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_30_13) 
);
defparam stageB_amo_result_30_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_30_s8 (
    .F(stageB_amo_result_30_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[30]),
    .I1(stageB_dataReadRsp_0_30),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_30_s8.INIT=8'h35;
  LUT4 stageB_amo_result_29_s7 (
    .F(stageB_amo_result_29_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_24[29]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_29_13) 
);
defparam stageB_amo_result_29_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_29_s8 (
    .F(stageB_amo_result_29_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[29]),
    .I1(stageB_dataReadRsp_0_24[29]),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_29_s8.INIT=8'h35;
  LUT4 stageB_amo_result_28_s7 (
    .F(stageB_amo_result_28_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_24[28]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_28_13) 
);
defparam stageB_amo_result_28_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_28_s8 (
    .F(stageB_amo_result_28_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[28]),
    .I1(stageB_dataReadRsp_0_24[28]),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_28_s8.INIT=8'h35;
  LUT4 stageB_amo_result_27_s7 (
    .F(stageB_amo_result_27_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_24[27]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_27_13) 
);
defparam stageB_amo_result_27_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_27_s8 (
    .F(stageB_amo_result_27_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[27]),
    .I1(stageB_dataReadRsp_0_24[27]),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_27_s8.INIT=8'h35;
  LUT4 stageB_amo_result_26_s7 (
    .F(stageB_amo_result_26_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_24[26]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_26_13) 
);
defparam stageB_amo_result_26_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_26_s8 (
    .F(stageB_amo_result_26_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[26]),
    .I1(stageB_dataReadRsp_0_24[26]),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_26_s8.INIT=8'h35;
  LUT4 stageB_amo_result_25_s7 (
    .F(stageB_amo_result_25_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_25),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_25_13) 
);
defparam stageB_amo_result_25_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_25_s8 (
    .F(stageB_amo_result_25_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[25]),
    .I1(stageB_dataReadRsp_0_25),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_25_s8.INIT=8'h35;
  LUT4 stageB_amo_result_24_s7 (
    .F(stageB_amo_result_24_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_24[24]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_24_13) 
);
defparam stageB_amo_result_24_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_24_s8 (
    .F(stageB_amo_result_24_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[24]),
    .I1(stageB_dataReadRsp_0_24[24]),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_24_s8.INIT=8'h35;
  LUT4 stageB_amo_result_23_s7 (
    .F(stageB_amo_result_23_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_23),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_23_13) 
);
defparam stageB_amo_result_23_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_23_s8 (
    .F(stageB_amo_result_23_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[23]),
    .I1(stageB_dataReadRsp_0_23),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_23_s8.INIT=8'h35;
  LUT4 stageB_amo_result_22_s7 (
    .F(stageB_amo_result_22_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_22),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_22_13) 
);
defparam stageB_amo_result_22_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_22_s8 (
    .F(stageB_amo_result_22_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[22]),
    .I1(stageB_dataReadRsp_0_22),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_22_s8.INIT=8'h35;
  LUT4 stageB_amo_result_21_s7 (
    .F(stageB_amo_result_21_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_21),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_21_13) 
);
defparam stageB_amo_result_21_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_21_s8 (
    .F(stageB_amo_result_21_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[21]),
    .I1(stageB_dataReadRsp_0_21),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_21_s8.INIT=8'h35;
  LUT4 stageB_amo_result_20_s7 (
    .F(stageB_amo_result_20_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_20),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_20_13) 
);
defparam stageB_amo_result_20_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_20_s8 (
    .F(stageB_amo_result_20_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[20]),
    .I1(stageB_dataReadRsp_0_20),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_20_s8.INIT=8'h35;
  LUT4 stageB_amo_result_19_s7 (
    .F(stageB_amo_result_19_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_19),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_19_13) 
);
defparam stageB_amo_result_19_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_19_s8 (
    .F(stageB_amo_result_19_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[19]),
    .I1(stageB_dataReadRsp_0_19),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_19_s8.INIT=8'h35;
  LUT4 stageB_amo_result_18_s7 (
    .F(stageB_amo_result_18_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_18),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_18_13) 
);
defparam stageB_amo_result_18_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_18_s8 (
    .F(stageB_amo_result_18_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[18]),
    .I1(stageB_dataReadRsp_0_18),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_18_s8.INIT=8'h35;
  LUT4 stageB_amo_result_17_s7 (
    .F(stageB_amo_result_17_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_17),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_17_13) 
);
defparam stageB_amo_result_17_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_17_s8 (
    .F(stageB_amo_result_17_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[17]),
    .I1(stageB_dataReadRsp_0_17),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_17_s8.INIT=8'h35;
  LUT4 stageB_amo_result_16_s7 (
    .F(stageB_amo_result_16_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_16),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_16_13) 
);
defparam stageB_amo_result_16_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_16_s8 (
    .F(stageB_amo_result_16_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[16]),
    .I1(stageB_dataReadRsp_0_16),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_16_s8.INIT=8'h35;
  LUT4 stageB_amo_result_15_s7 (
    .F(stageB_amo_result_15_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_15),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_15_13) 
);
defparam stageB_amo_result_15_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_15_s8 (
    .F(stageB_amo_result_15_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[15]),
    .I1(stageB_dataReadRsp_0_15),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_15_s8.INIT=8'h35;
  LUT4 stageB_amo_result_14_s7 (
    .F(stageB_amo_result_14_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_14),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_14_13) 
);
defparam stageB_amo_result_14_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_14_s8 (
    .F(stageB_amo_result_14_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[14]),
    .I1(stageB_dataReadRsp_0_14),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_14_s8.INIT=8'h35;
  LUT4 stageB_amo_result_13_s7 (
    .F(stageB_amo_result_13_11),
    .I0(stageB_dataReadRsp_0_13),
    .I1(stageB_request_amoCtrl_alu[0]),
    .I2(stageB_amo_result_13_13),
    .I3(stageB_request_amoCtrl_alu_0[1]) 
);
defparam stageB_amo_result_13_s7.INIT=16'hB24B;
  LUT3 stageB_amo_result_13_s8 (
    .F(stageB_amo_result_13_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[13]),
    .I1(stageB_dataReadRsp_0_13),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_13_s8.INIT=8'h35;
  LUT4 stageB_amo_result_12_s7 (
    .F(stageB_amo_result_12_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_12),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_12_13) 
);
defparam stageB_amo_result_12_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_12_s8 (
    .F(stageB_amo_result_12_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[12]),
    .I1(stageB_dataReadRsp_0_12),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_12_s8.INIT=8'h35;
  LUT4 stageB_amo_result_11_s7 (
    .F(stageB_amo_result_11_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_11),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_11_13) 
);
defparam stageB_amo_result_11_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_11_s8 (
    .F(stageB_amo_result_11_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[11]),
    .I1(stageB_dataReadRsp_0_11),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_11_s8.INIT=8'h35;
  LUT4 stageB_amo_result_10_s7 (
    .F(stageB_amo_result_10_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_10),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_10_13) 
);
defparam stageB_amo_result_10_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_10_s8 (
    .F(stageB_amo_result_10_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[10]),
    .I1(stageB_dataReadRsp_0_10),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_10_s8.INIT=8'h35;
  LUT4 stageB_amo_result_9_s7 (
    .F(stageB_amo_result_9_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_9),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_9_13) 
);
defparam stageB_amo_result_9_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_9_s8 (
    .F(stageB_amo_result_9_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[9]),
    .I1(stageB_dataReadRsp_0_9),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_9_s8.INIT=8'h35;
  LUT4 stageB_amo_result_8_s7 (
    .F(stageB_amo_result_8_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_8),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_8_13) 
);
defparam stageB_amo_result_8_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_8_s8 (
    .F(stageB_amo_result_8_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[8]),
    .I1(stageB_dataReadRsp_0_8),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_8_s8.INIT=8'h35;
  LUT4 stageB_amo_result_7_s7 (
    .F(stageB_amo_result_7_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_7),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_7_13) 
);
defparam stageB_amo_result_7_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_7_s8 (
    .F(stageB_amo_result_7_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[7]),
    .I1(stageB_dataReadRsp_0_7),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_7_s8.INIT=8'h35;
  LUT4 stageB_amo_result_6_s7 (
    .F(stageB_amo_result_6_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_6),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_6_13) 
);
defparam stageB_amo_result_6_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_6_s8 (
    .F(stageB_amo_result_6_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[6]),
    .I1(stageB_dataReadRsp_0_6),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_6_s8.INIT=8'h35;
  LUT4 stageB_amo_result_5_s7 (
    .F(stageB_amo_result_5_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_5),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_5_13) 
);
defparam stageB_amo_result_5_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_5_s8 (
    .F(stageB_amo_result_5_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[5]),
    .I1(stageB_dataReadRsp_0_5),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_5_s8.INIT=8'h35;
  LUT4 stageB_amo_result_4_s7 (
    .F(stageB_amo_result_4_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_4),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_4_13) 
);
defparam stageB_amo_result_4_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_4_s8 (
    .F(stageB_amo_result_4_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[4]),
    .I1(stageB_dataReadRsp_0_4),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_4_s8.INIT=8'h35;
  LUT4 stageB_amo_result_3_s7 (
    .F(stageB_amo_result_3_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_3),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_3_13) 
);
defparam stageB_amo_result_3_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_3_s8 (
    .F(stageB_amo_result_3_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[3]),
    .I1(stageB_dataReadRsp_0_3),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_3_s8.INIT=8'h35;
  LUT4 stageB_amo_result_2_s7 (
    .F(stageB_amo_result_2_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_2),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_2_13) 
);
defparam stageB_amo_result_2_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_2_s8 (
    .F(stageB_amo_result_2_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[2]),
    .I1(stageB_dataReadRsp_0_2),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_2_s8.INIT=8'h35;
  LUT4 stageB_amo_result_1_s7 (
    .F(stageB_amo_result_1_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_1),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_1_13) 
);
defparam stageB_amo_result_1_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_1_s8 (
    .F(stageB_amo_result_1_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[1]),
    .I1(stageB_dataReadRsp_0_1),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_1_s8.INIT=8'h35;
  LUT4 stageB_amo_result_0_s7 (
    .F(stageB_amo_result_0_11),
    .I0(stageB_request_amoCtrl_alu_0[1]),
    .I1(stageB_dataReadRsp_0_0),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_amo_result_0_13) 
);
defparam stageB_amo_result_0_s7.INIT=16'hCA1D;
  LUT3 stageB_amo_result_0_s8 (
    .F(stageB_amo_result_0_12),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[0]),
    .I1(stageB_dataReadRsp_0_0),
    .I2(stageB_amo_result_31_14) 
);
defparam stageB_amo_result_0_s8.INIT=8'h35;
  LUT2 dataCache_1_io_cpu_writeBack_accessError_s0 (
    .F(dataCache_1_io_cpu_writeBack_accessError_4),
    .I0(stageB_mmuRsp_exception),
    .I1(when_DBusCachedPlugin_l544_10) 
);
defparam dataCache_1_io_cpu_writeBack_accessError_s0.INIT=4'h4;
  LUT3 n4_s3 (
    .F(n4_7),
    .I0(_zz_execute_SrcPlugin_addSub[0]),
    .I1(decode_to_execute_SRC1[0]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n4_s3.INIT=8'h35;
  LUT4 n1030_s2 (
    .F(n1030_6),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_waysHitsBeforeInvalidate[0]),
    .I2(n1030_7),
    .I3(stageB_mmuRsp_refilling) 
);
defparam n1030_s2.INIT=16'h00BF;
  LUT4 stage0_dataColisions_0_s4 (
    .F(stage0_dataColisions_0_7),
    .I0(n4_9),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(n3_7) 
);
defparam stage0_dataColisions_0_s4.INIT=16'h0777;
  LUT4 stageA_dataColisions_0_s3 (
    .F(stageA_dataColisions_0_6),
    .I0(stageB_request_isLrsc),
    .I1(dataCache_1_io_cpu_writeBack_exclusiveOk),
    .I2(stageA_dataColisions_0_10),
    .I3(dataCache_1_io_cpu_writeBack_isWrite) 
);
defparam stageA_dataColisions_0_s3.INIT=16'h0D00;
  LUT4 stageA_dataColisions_0_s5 (
    .F(stageA_dataColisions_0_8),
    .I0(stageA_dataColisions_0_11),
    .I1(when_DataCache_l1097),
    .I2(stageA_mask[3]),
    .I3(dataCache_1_io_mem_cmd_payload_mask[0]) 
);
defparam stageA_dataColisions_0_s5.INIT=16'hE5D4;
  LUT4 n1874_s3 (
    .F(n1874_6),
    .I0(decode_to_execute_INSTRUCTION_15),
    .I1(decode_to_execute_INSTRUCTION_16),
    .I2(decode_to_execute_INSTRUCTION_17),
    .I3(decode_to_execute_INSTRUCTION_19) 
);
defparam n1874_s3.INIT=16'h0001;
  LUT4 n1874_s4 (
    .F(n1874_7),
    .I0(stageB_flusher_counter_0[3]),
    .I1(stageB_flusher_counter_0[2]),
    .I2(stageB_flusher_counter_0[1]),
    .I3(stageB_flusher_counter_0[0]) 
);
defparam n1874_s4.INIT=16'h8000;
  LUT4 stageB_amo_result_31_s9 (
    .F(stageB_amo_result_31_13),
    .I0(_zz_stageB_amo_addSub[31]),
    .I1(memory_to_writeBack_MEMORY_STORE_DATA_RF[31]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_request_amoCtrl_alu_0[1]) 
);
defparam stageB_amo_result_31_s9.INIT=16'hC335;
  LUT3 stageB_amo_result_31_s10 (
    .F(stageB_amo_result_31_14),
    .I0(stageB_request_amoCtrl_swap),
    .I1(stageB_request_amoCtrl_alu[0]),
    .I2(stageB_amo_result_31_15) 
);
defparam stageB_amo_result_31_s10.INIT=8'h14;
  LUT4 stageB_amo_result_30_s9 (
    .F(stageB_amo_result_30_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[30]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[30]) 
);
defparam stageB_amo_result_30_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_29_s9 (
    .F(stageB_amo_result_29_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[29]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[29]) 
);
defparam stageB_amo_result_29_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_28_s9 (
    .F(stageB_amo_result_28_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[28]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[28]) 
);
defparam stageB_amo_result_28_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_27_s9 (
    .F(stageB_amo_result_27_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[27]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[27]) 
);
defparam stageB_amo_result_27_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_26_s9 (
    .F(stageB_amo_result_26_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[26]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[26]) 
);
defparam stageB_amo_result_26_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_25_s9 (
    .F(stageB_amo_result_25_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[25]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[25]) 
);
defparam stageB_amo_result_25_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_24_s9 (
    .F(stageB_amo_result_24_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[24]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[24]) 
);
defparam stageB_amo_result_24_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_23_s9 (
    .F(stageB_amo_result_23_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[23]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[23]) 
);
defparam stageB_amo_result_23_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_22_s9 (
    .F(stageB_amo_result_22_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[22]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[22]) 
);
defparam stageB_amo_result_22_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_21_s9 (
    .F(stageB_amo_result_21_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[21]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[21]) 
);
defparam stageB_amo_result_21_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_20_s9 (
    .F(stageB_amo_result_20_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[20]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[20]) 
);
defparam stageB_amo_result_20_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_19_s9 (
    .F(stageB_amo_result_19_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[19]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[19]) 
);
defparam stageB_amo_result_19_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_18_s9 (
    .F(stageB_amo_result_18_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[18]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[18]) 
);
defparam stageB_amo_result_18_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_17_s9 (
    .F(stageB_amo_result_17_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[17]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[17]) 
);
defparam stageB_amo_result_17_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_16_s9 (
    .F(stageB_amo_result_16_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[16]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[16]) 
);
defparam stageB_amo_result_16_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_15_s9 (
    .F(stageB_amo_result_15_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[15]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[15]) 
);
defparam stageB_amo_result_15_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_14_s9 (
    .F(stageB_amo_result_14_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[14]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[14]) 
);
defparam stageB_amo_result_14_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_13_s9 (
    .F(stageB_amo_result_13_13),
    .I0(_zz_stageB_amo_addSub[13]),
    .I1(memory_to_writeBack_MEMORY_STORE_DATA_RF[13]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(stageB_request_amoCtrl_alu_0[1]) 
);
defparam stageB_amo_result_13_s9.INIT=16'hCCC5;
  LUT4 stageB_amo_result_12_s9 (
    .F(stageB_amo_result_12_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[12]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[12]) 
);
defparam stageB_amo_result_12_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_11_s9 (
    .F(stageB_amo_result_11_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[11]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[11]) 
);
defparam stageB_amo_result_11_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_10_s9 (
    .F(stageB_amo_result_10_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[10]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[10]) 
);
defparam stageB_amo_result_10_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_9_s9 (
    .F(stageB_amo_result_9_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[9]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[9]) 
);
defparam stageB_amo_result_9_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_8_s9 (
    .F(stageB_amo_result_8_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[8]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[8]) 
);
defparam stageB_amo_result_8_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_7_s9 (
    .F(stageB_amo_result_7_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[7]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[7]) 
);
defparam stageB_amo_result_7_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_6_s9 (
    .F(stageB_amo_result_6_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[6]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[6]) 
);
defparam stageB_amo_result_6_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_5_s9 (
    .F(stageB_amo_result_5_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[5]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[5]) 
);
defparam stageB_amo_result_5_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_4_s9 (
    .F(stageB_amo_result_4_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[4]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[4]) 
);
defparam stageB_amo_result_4_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_3_s9 (
    .F(stageB_amo_result_3_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[3]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[3]) 
);
defparam stageB_amo_result_3_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_2_s9 (
    .F(stageB_amo_result_2_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[2]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[2]) 
);
defparam stageB_amo_result_2_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_1_s9 (
    .F(stageB_amo_result_1_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[1]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[1]) 
);
defparam stageB_amo_result_1_s9.INIT=16'hF10B;
  LUT4 stageB_amo_result_0_s9 (
    .F(stageB_amo_result_0_13),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(_zz_stageB_amo_addSub[0]),
    .I2(stageB_request_amoCtrl_alu_0[1]),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[0]) 
);
defparam stageB_amo_result_0_s9.INIT=16'hF10B;
  LUT3 n1030_s3 (
    .F(n1030_7),
    .I0(stageB_request_isAmo),
    .I1(dataCache_1_io_cpu_writeBack_isWrite),
    .I2(stageB_dataColisions[0]) 
);
defparam n1030_s3.INIT=8'hB0;
  LUT2 stageA_dataColisions_0_s7 (
    .F(stageA_dataColisions_0_10),
    .I0(stageB_amo_internal_resultRegValid),
    .I1(stageB_request_isAmo) 
);
defparam stageA_dataColisions_0_s7.INIT=4'h4;
  LUT4 stageA_dataColisions_0_s8 (
    .F(stageA_dataColisions_0_11),
    .I0(stageA_mask[0]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I3(stageA_mask[3]) 
);
defparam stageA_dataColisions_0_s8.INIT=16'hE355;
  LUT4 stageB_amo_result_31_s11 (
    .F(stageB_amo_result_31_15),
    .I0(stageB_amo_result_31_16),
    .I1(_zz_stageB_amo_addSub[31]),
    .I2(stageB_dataReadRsp_0_31),
    .I3(memory_to_writeBack_MEMORY_STORE_DATA_RF[31]) 
);
defparam stageB_amo_result_31_s11.INIT=16'h3A53;
  LUT2 stageB_amo_result_31_s12 (
    .F(stageB_amo_result_31_16),
    .I0(stageB_request_amoCtrl_alu_0[2]),
    .I1(stageB_request_amoCtrl_alu_0[1]) 
);
defparam stageB_amo_result_31_s12.INIT=4'h8;
  LUT4 n4_s4 (
    .F(n4_9),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(_zz_execute_SrcPlugin_addSub[0]),
    .I2(decode_to_execute_SRC1[0]),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n4_s4.INIT=16'hAFBB;
  LUT4 n1911_s3 (
    .F(n1911_8),
    .I0(loader_counter_willOverflow_4),
    .I1(loader_counter_value[3]),
    .I2(loader_counter_value[2]),
    .I3(when_DataCache_l1097) 
);
defparam n1911_s3.INIT=16'h7FFF;
  LUT4 n1030_s4 (
    .F(n1030_9),
    .I0(n1030_6),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_DBUS_SHARING) 
);
defparam n1030_s4.INIT=16'h5540;
  LUT4 io_mem_cmd_payload_size_2_s4 (
    .F(io_mem_cmd_payload_size_2_7),
    .I0(memory_to_writeBack_MEMORY_ENABLE),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_IS_DBUS_SHARING),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam io_mem_cmd_payload_size_2_s4.INIT=16'h0700;
  LUT4 dataCache_1_io_cpu_writeBack_unalignedAccess_s0 (
    .F(dataCache_1_io_cpu_writeBack_unalignedAccess),
    .I0(stageB_unaligned),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_DBUS_SHARING) 
);
defparam dataCache_1_io_cpu_writeBack_unalignedAccess_s0.INIT=16'hAA80;
  LUT4 stageA_dataColisions_0_s9 (
    .F(stageA_dataColisions_0_13),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(dBus_rsp_regNext_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stageA_mask[1]) 
);
defparam stageA_dataColisions_0_s9.INIT=16'hF800;
  LUT4 stageA_dataColisions_0_s10 (
    .F(stageA_dataColisions_0_15),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(dBus_rsp_regNext_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I3(stageA_mask[2]) 
);
defparam stageA_dataColisions_0_s10.INIT=16'hF800;
  LUT3 stage0_dataColisions_0_s5 (
    .F(stage0_dataColisions_0_9),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(dBus_rsp_regNext_valid),
    .I2(stageA_dataColisions_0_4) 
);
defparam stage0_dataColisions_0_s5.INIT=8'h07;
  LUT4 dataWriteCmd_payload_data_0_s1 (
    .F(dataWriteCmd_payload_data[0]),
    .I0(dataCache_1_io_mem_cmd_payload_data[0]),
    .I1(dBus_rsp_regNext_payload_data[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_0_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_1_s1 (
    .F(dataWriteCmd_payload_data[1]),
    .I0(dataCache_1_io_mem_cmd_payload_data[1]),
    .I1(dBus_rsp_regNext_payload_data[1]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_1_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_2_s1 (
    .F(dataWriteCmd_payload_data[2]),
    .I0(dataCache_1_io_mem_cmd_payload_data[2]),
    .I1(dBus_rsp_regNext_payload_data[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_2_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_3_s1 (
    .F(dataWriteCmd_payload_data[3]),
    .I0(dataCache_1_io_mem_cmd_payload_data[3]),
    .I1(dBus_rsp_regNext_payload_data[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_3_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_4_s1 (
    .F(dataWriteCmd_payload_data[4]),
    .I0(dataCache_1_io_mem_cmd_payload_data[4]),
    .I1(dBus_rsp_regNext_payload_data[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_4_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_5_s1 (
    .F(dataWriteCmd_payload_data[5]),
    .I0(dataCache_1_io_mem_cmd_payload_data[5]),
    .I1(dBus_rsp_regNext_payload_data[5]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_5_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_6_s1 (
    .F(dataWriteCmd_payload_data[6]),
    .I0(dataCache_1_io_mem_cmd_payload_data[6]),
    .I1(dBus_rsp_regNext_payload_data[6]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_6_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_7_s1 (
    .F(dataWriteCmd_payload_data[7]),
    .I0(dataCache_1_io_mem_cmd_payload_data[7]),
    .I1(dBus_rsp_regNext_payload_data[7]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_7_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_8_s1 (
    .F(dataWriteCmd_payload_data[8]),
    .I0(dataCache_1_io_mem_cmd_payload_data[8]),
    .I1(dBus_rsp_regNext_payload_data[8]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_8_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_9_s1 (
    .F(dataWriteCmd_payload_data[9]),
    .I0(dataCache_1_io_mem_cmd_payload_data[9]),
    .I1(dBus_rsp_regNext_payload_data[9]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_9_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_10_s1 (
    .F(dataWriteCmd_payload_data[10]),
    .I0(dataCache_1_io_mem_cmd_payload_data[10]),
    .I1(dBus_rsp_regNext_payload_data[10]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_10_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_11_s1 (
    .F(dataWriteCmd_payload_data[11]),
    .I0(dataCache_1_io_mem_cmd_payload_data[11]),
    .I1(dBus_rsp_regNext_payload_data[11]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_11_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_12_s1 (
    .F(dataWriteCmd_payload_data[12]),
    .I0(dataCache_1_io_mem_cmd_payload_data[12]),
    .I1(dBus_rsp_regNext_payload_data[12]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_12_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_13_s1 (
    .F(dataWriteCmd_payload_data[13]),
    .I0(dataCache_1_io_mem_cmd_payload_data[13]),
    .I1(dBus_rsp_regNext_payload_data[13]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_13_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_14_s1 (
    .F(dataWriteCmd_payload_data[14]),
    .I0(dataCache_1_io_mem_cmd_payload_data[14]),
    .I1(dBus_rsp_regNext_payload_data[14]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_14_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_15_s1 (
    .F(dataWriteCmd_payload_data[15]),
    .I0(dataCache_1_io_mem_cmd_payload_data[15]),
    .I1(dBus_rsp_regNext_payload_data[15]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_15_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_16_s1 (
    .F(dataWriteCmd_payload_data[16]),
    .I0(dataCache_1_io_mem_cmd_payload_data[16]),
    .I1(dBus_rsp_regNext_payload_data[16]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_16_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_17_s1 (
    .F(dataWriteCmd_payload_data[17]),
    .I0(dataCache_1_io_mem_cmd_payload_data[17]),
    .I1(dBus_rsp_regNext_payload_data[17]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_17_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_18_s1 (
    .F(dataWriteCmd_payload_data[18]),
    .I0(dataCache_1_io_mem_cmd_payload_data[18]),
    .I1(dBus_rsp_regNext_payload_data[18]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_18_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_19_s1 (
    .F(dataWriteCmd_payload_data[19]),
    .I0(dataCache_1_io_mem_cmd_payload_data[19]),
    .I1(dBus_rsp_regNext_payload_data[19]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_19_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_20_s1 (
    .F(dataWriteCmd_payload_data[20]),
    .I0(dataCache_1_io_mem_cmd_payload_data[20]),
    .I1(dBus_rsp_regNext_payload_data[20]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_20_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_21_s1 (
    .F(dataWriteCmd_payload_data[21]),
    .I0(dataCache_1_io_mem_cmd_payload_data[21]),
    .I1(dBus_rsp_regNext_payload_data[21]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_21_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_22_s1 (
    .F(dataWriteCmd_payload_data[22]),
    .I0(dataCache_1_io_mem_cmd_payload_data[22]),
    .I1(dBus_rsp_regNext_payload_data[22]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_22_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_23_s1 (
    .F(dataWriteCmd_payload_data[23]),
    .I0(dataCache_1_io_mem_cmd_payload_data[23]),
    .I1(dBus_rsp_regNext_payload_data[23]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_23_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_24_s1 (
    .F(dataWriteCmd_payload_data[24]),
    .I0(dataCache_1_io_mem_cmd_payload_data[24]),
    .I1(dBus_rsp_regNext_payload_data[24]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_24_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_25_s1 (
    .F(dataWriteCmd_payload_data[25]),
    .I0(dataCache_1_io_mem_cmd_payload_data[25]),
    .I1(dBus_rsp_regNext_payload_data[25]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_25_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_26_s1 (
    .F(dataWriteCmd_payload_data[26]),
    .I0(dataCache_1_io_mem_cmd_payload_data[26]),
    .I1(dBus_rsp_regNext_payload_data[26]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_26_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_27_s1 (
    .F(dataWriteCmd_payload_data[27]),
    .I0(dataCache_1_io_mem_cmd_payload_data[27]),
    .I1(dBus_rsp_regNext_payload_data[27]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_27_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_28_s1 (
    .F(dataWriteCmd_payload_data[28]),
    .I0(dataCache_1_io_mem_cmd_payload_data[28]),
    .I1(dBus_rsp_regNext_payload_data[28]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_28_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_29_s1 (
    .F(dataWriteCmd_payload_data[29]),
    .I0(dataCache_1_io_mem_cmd_payload_data[29]),
    .I1(dBus_rsp_regNext_payload_data[29]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_29_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_30_s1 (
    .F(dataWriteCmd_payload_data[30]),
    .I0(dataCache_1_io_mem_cmd_payload_data[30]),
    .I1(dBus_rsp_regNext_payload_data[30]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_30_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_data_31_s1 (
    .F(dataWriteCmd_payload_data[31]),
    .I0(dataCache_1_io_mem_cmd_payload_data[31]),
    .I1(dBus_rsp_regNext_payload_data[31]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_data_31_s1.INIT=16'hCAAA;
  LUT4 dataWriteCmd_payload_address_0_s9 (
    .F(dataWriteCmd_payload_address[0]),
    .I0(loader_counter_value[0]),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_address_0_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_1_s9 (
    .F(dataWriteCmd_payload_address[1]),
    .I0(loader_counter_value[1]),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_address_1_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_2_s9 (
    .F(dataWriteCmd_payload_address[2]),
    .I0(loader_counter_value[2]),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_address_2_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_3_s9 (
    .F(dataWriteCmd_payload_address[3]),
    .I0(loader_counter_value[3]),
    .I1(stageB_mmuRsp_physicalAddress[5]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(dBus_rsp_regNext_valid) 
);
defparam dataWriteCmd_payload_address_3_s9.INIT=16'hACCC;
  LUT4 \o[1]_s5  (
    .F(\o[1]_8 ),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(n21860_4),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam \o[1]_s5 .INIT=16'h0B00;
  LUT3 stage0_mask_2_s1 (
    .F(stage0_mask[2]),
    .I0(stage0_mask_2_3),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9) 
);
defparam stage0_mask_2_s1.INIT=8'h75;
  LUT3 n1873_s6 (
    .F(n1873_12),
    .I0(stageB_flusher_counter[6]),
    .I1(stageB_flusher_start),
    .I2(stageB_flusher_counter_6_13) 
);
defparam n1873_s6.INIT=8'h32;
  LUT4 stageB_flusher_counter_6_s6 (
    .F(stageB_flusher_counter_6_13),
    .I0(stageB_flusher_counter[6]),
    .I1(stageB_flusher_start),
    .I2(n1874_4),
    .I3(stageB_flusher_counter_6_9) 
);
defparam stageB_flusher_counter_6_s6.INIT=16'hFDFE;
  LUT4 stageA_wayHits_0_s1 (
    .F(stageA_wayHits[0]),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[31]),
    .I1(_zz_ways_0_tags_port0[21]),
    .I2(n622_3),
    .I3(_zz_ways_0_tags_port0[0]) 
);
defparam stageA_wayHits_0_s1.INIT=16'h0900;
  LUT4 io_mem_cmd_payload_address_5_s4 (
    .F(io_mem_cmd_payload_address_5_7),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .I1(n12470_5),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(n2326_6) 
);
defparam io_mem_cmd_payload_address_5_s4.INIT=16'h0008;
  DFFRE stageA_request_wr_s0 (
    .Q(dataCache_1_io_cpu_memory_isWrite),
    .D(decode_to_execute_MEMORY_WR),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(execute_MEMORY_LRSC_11) 
);
  DFFSE stageA_request_size_1_s0 (
    .Q(stageA_request_size[1]),
    .D(decode_to_execute_INSTRUCTION_13),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .SET(execute_MEMORY_LRSC_11) 
);
  DFFRE stageA_request_size_0_s0 (
    .Q(stageA_request_size[0]),
    .D(decode_to_execute_INSTRUCTION_12),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(execute_MEMORY_LRSC_11) 
);
  DFFRE stageA_request_isLrsc_s0 (
    .Q(stageA_request_isLrsc),
    .D(VCC),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(dataCache_1_io_cpu_execute_args_isLrsc_7) 
);
  DFFRE stageA_request_isAmo_s0 (
    .Q(stageA_request_isAmo),
    .D(decode_to_execute_MEMORY_AMO),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(execute_MEMORY_LRSC_11) 
);
  DFFE stageA_request_amoCtrl_swap_s0 (
    .Q(stageA_request_amoCtrl_swap),
    .D(decode_to_execute_INSTRUCTION_27),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE stageA_request_amoCtrl_alu_2_s0 (
    .Q(stageA_request_amoCtrl_alu[2]),
    .D(decode_to_execute_INSTRUCTION_31),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE stageA_request_amoCtrl_alu_1_s0 (
    .Q(stageA_request_amoCtrl_alu[1]),
    .D(decode_to_execute_INSTRUCTION_30),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE stageA_mask_3_s0 (
    .Q(stageA_mask[3]),
    .D(stage0_mask[3]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE stageA_mask_2_s0 (
    .Q(stageA_mask[2]),
    .D(stage0_mask[2]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE stageA_mask_1_s0 (
    .Q(stageA_mask[1]),
    .D(n3_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(\o[1]_8 ) 
);
  DFFRE stageA_mask_0_s0 (
    .Q(stageA_mask[0]),
    .D(n4_9),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(\o[1]_8 ) 
);
  DFFE stage0_dataColisions_regNextWhen_0_s0 (
    .Q(stage0_dataColisions_regNextWhen[0]),
    .D(stage0_dataColisions[0]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE stageB_request_wr_s0 (
    .Q(dataCache_1_io_cpu_writeBack_isWrite),
    .D(dataCache_1_io_cpu_memory_isWrite),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_size_1_s0 (
    .Q(stageB_request_size[1]),
    .D(stageA_request_size[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_size_0_s0 (
    .Q(stageB_request_size[0]),
    .D(stageA_request_size[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_isLrsc_s0 (
    .Q(stageB_request_isLrsc),
    .D(stageA_request_isLrsc),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_isAmo_s0 (
    .Q(stageB_request_isAmo),
    .D(stageA_request_isAmo),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_amoCtrl_swap_s0 (
    .Q(stageB_request_amoCtrl_swap),
    .D(stageA_request_amoCtrl_swap),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_amoCtrl_alu_2_s0 (
    .Q(stageB_request_amoCtrl_alu_0[2]),
    .D(stageA_request_amoCtrl_alu[2]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_amoCtrl_alu_1_s0 (
    .Q(stageB_request_amoCtrl_alu_0[1]),
    .D(stageA_request_amoCtrl_alu[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_amoCtrl_alu_0_s0 (
    .Q(stageB_request_amoCtrl_alu[0]),
    .D(execute_to_memory_INSTRUCTION[29]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mmuRsp_physicalAddress_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[31]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[31]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[30]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[30]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[29]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[29]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[28]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[28]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[27]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[27]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[26]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[26]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[25]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[25]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[24]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[24]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[23]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[23]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[22]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[22]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[21]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[21]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[20]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[20]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[19]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[19]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[18]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[18]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[17]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[17]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[16]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[16]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[15]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[15]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[14]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[14]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[13]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[13]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[12]),
    .D(DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[11]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[11]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[10]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[10]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[9]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[9]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[8]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[8]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[7]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[7]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[6]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[6]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_5_s0 (
    .Q(stageB_mmuRsp_physicalAddress[5]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[5]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_4_s0 (
    .Q(stageB_mmuRsp_physicalAddress[4]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[4]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_3_s0 (
    .Q(stageB_mmuRsp_physicalAddress[3]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[3]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_2_s0 (
    .Q(stageB_mmuRsp_physicalAddress[2]),
    .D(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[2]),
    .CLK(sys_clk),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_isPaging_s0 (
    .Q(stageB_mmuRsp_isPaging),
    .D(VCC),
    .CLK(sys_clk),
    .CE(when_DataCache_l829),
    .RESET(DBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFSE stageB_mmuRsp_allowRead_s0 (
    .Q(stageB_mmuRsp_allowRead),
    .D(n9982_3),
    .CLK(sys_clk),
    .CE(when_DataCache_l829),
    .SET(DBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFSE stageB_mmuRsp_allowWrite_s0 (
    .Q(stageB_mmuRsp_allowWrite),
    .D(_zz_MmuPlugin_ports_1_cacheLine_allowWrite),
    .CLK(sys_clk),
    .CE(when_DataCache_l829),
    .SET(DBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFRE stageB_mmuRsp_exception_s0 (
    .Q(stageB_mmuRsp_exception),
    .D(n9998_3),
    .CLK(sys_clk),
    .CE(when_DataCache_l829),
    .RESET(DBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFRE stageB_mmuRsp_refilling_s0 (
    .Q(stageB_mmuRsp_refilling),
    .D(n10001_4),
    .CLK(sys_clk),
    .CE(when_DataCache_l829),
    .RESET(DBusCachedPlugin_mmuBus_rsp_isPaging_6) 
);
  DFFE stageB_dataColisions_0_s0 (
    .Q(stageB_dataColisions[0]),
    .D(stageA_dataColisions[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_unaligned_s0 (
    .Q(stageB_unaligned),
    .D(n1522_5),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_waysHitsBeforeInvalidate_0_s0 (
    .Q(stageB_waysHitsBeforeInvalidate[0]),
    .D(stageA_wayHits[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[3]),
    .D(stageA_mask[3]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[2]),
    .D(stageA_mask[2]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[1]),
    .D(stageA_mask[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[0]),
    .D(stageA_mask[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFF stageB_amo_resultReg_31_s0 (
    .Q(stageB_amo_resultReg[31]),
    .D(stageB_amo_result[31]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_30_s0 (
    .Q(stageB_amo_resultReg[30]),
    .D(stageB_amo_result[30]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_29_s0 (
    .Q(stageB_amo_resultReg[29]),
    .D(stageB_amo_result[29]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_28_s0 (
    .Q(stageB_amo_resultReg[28]),
    .D(stageB_amo_result[28]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_27_s0 (
    .Q(stageB_amo_resultReg[27]),
    .D(stageB_amo_result[27]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_26_s0 (
    .Q(stageB_amo_resultReg[26]),
    .D(stageB_amo_result[26]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_25_s0 (
    .Q(stageB_amo_resultReg[25]),
    .D(stageB_amo_result[25]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_24_s0 (
    .Q(stageB_amo_resultReg[24]),
    .D(stageB_amo_result[24]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_23_s0 (
    .Q(stageB_amo_resultReg[23]),
    .D(stageB_amo_result[23]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_22_s0 (
    .Q(stageB_amo_resultReg[22]),
    .D(stageB_amo_result[22]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_21_s0 (
    .Q(stageB_amo_resultReg[21]),
    .D(stageB_amo_result[21]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_20_s0 (
    .Q(stageB_amo_resultReg[20]),
    .D(stageB_amo_result[20]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_19_s0 (
    .Q(stageB_amo_resultReg[19]),
    .D(stageB_amo_result[19]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_18_s0 (
    .Q(stageB_amo_resultReg[18]),
    .D(stageB_amo_result[18]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_17_s0 (
    .Q(stageB_amo_resultReg[17]),
    .D(stageB_amo_result[17]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_16_s0 (
    .Q(stageB_amo_resultReg[16]),
    .D(stageB_amo_result[16]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_15_s0 (
    .Q(stageB_amo_resultReg[15]),
    .D(stageB_amo_result[15]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_14_s0 (
    .Q(stageB_amo_resultReg[14]),
    .D(stageB_amo_result[14]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_13_s0 (
    .Q(stageB_amo_resultReg[13]),
    .D(stageB_amo_result[13]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_12_s0 (
    .Q(stageB_amo_resultReg[12]),
    .D(stageB_amo_result[12]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_11_s0 (
    .Q(stageB_amo_resultReg[11]),
    .D(stageB_amo_result[11]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_10_s0 (
    .Q(stageB_amo_resultReg[10]),
    .D(stageB_amo_result[10]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_9_s0 (
    .Q(stageB_amo_resultReg[9]),
    .D(stageB_amo_result[9]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_8_s0 (
    .Q(stageB_amo_resultReg[8]),
    .D(stageB_amo_result[8]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_7_s0 (
    .Q(stageB_amo_resultReg[7]),
    .D(stageB_amo_result[7]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_6_s0 (
    .Q(stageB_amo_resultReg[6]),
    .D(stageB_amo_result[6]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_5_s0 (
    .Q(stageB_amo_resultReg[5]),
    .D(stageB_amo_result[5]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_4_s0 (
    .Q(stageB_amo_resultReg[4]),
    .D(stageB_amo_result[4]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_3_s0 (
    .Q(stageB_amo_resultReg[3]),
    .D(stageB_amo_result[3]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_2_s0 (
    .Q(stageB_amo_resultReg[2]),
    .D(stageB_amo_result[2]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_1_s0 (
    .Q(stageB_amo_resultReg[1]),
    .D(stageB_amo_result[1]),
    .CLK(sys_clk) 
);
  DFF stageB_amo_resultReg_0_s0 (
    .Q(stageB_amo_resultReg[0]),
    .D(stageB_amo_result[0]),
    .CLK(sys_clk) 
);
  DFF loader_valid_regNext_s0 (
    .Q(loader_valid_regNext),
    .D(dataCache_1_io_cpu_execute_refilling),
    .CLK(sys_clk) 
);
  DFFCE stageB_lrSc_reserved_s0 (
    .Q(dataCache_1_io_cpu_writeBack_exclusiveOk),
    .D(n1906_7),
    .CLK(sys_clk),
    .CE(stageB_lrSc_reserved_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC loader_counter_value_3_s0 (
    .Q(loader_counter_value[3]),
    .D(n1240_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC loader_counter_value_2_s0 (
    .Q(loader_counter_value[2]),
    .D(n1241_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC loader_counter_value_1_s0 (
    .Q(loader_counter_value[1]),
    .D(n1242_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC loader_counter_value_0_s0 (
    .Q(loader_counter_value[0]),
    .D(n1243_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFP stageB_flusher_start_s0 (
    .Q(stageB_flusher_start),
    .D(n1891_4),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFCE memCmdSent_s1 (
    .Q(memCmdSent),
    .D(when_DBusCachedPlugin_l544),
    .CLK(sys_clk),
    .CE(memCmdSent_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam memCmdSent_s1.INIT=1'b0;
  DFFCE stageB_flusher_waitDone_s1 (
    .Q(stageB_flusher_waitDone),
    .D(stageB_flusher_start),
    .CLK(sys_clk),
    .CE(stageB_flusher_waitDone_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_waitDone_s1.INIT=1'b0;
  DFFCE stageB_flusher_counter_5_s1 (
    .Q(stageB_flusher_counter_0[5]),
    .D(n1874_3),
    .CLK(sys_clk),
    .CE(stageB_flusher_counter_5_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_5_s1.INIT=1'b0;
  DFFCE stageB_flusher_counter_4_s1 (
    .Q(stageB_flusher_counter_0[4]),
    .D(n1875_3),
    .CLK(sys_clk),
    .CE(stageB_flusher_counter_5_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_4_s1.INIT=1'b0;
  DFFCE stageB_flusher_counter_3_s1 (
    .Q(stageB_flusher_counter_0[3]),
    .D(n1876_3),
    .CLK(sys_clk),
    .CE(stageB_flusher_counter_5_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_3_s1.INIT=1'b0;
  DFFCE stageB_flusher_counter_2_s1 (
    .Q(stageB_flusher_counter_0[2]),
    .D(n1877_3),
    .CLK(sys_clk),
    .CE(stageB_flusher_counter_5_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_2_s1.INIT=1'b0;
  DFFCE stageB_flusher_counter_1_s1 (
    .Q(stageB_flusher_counter_0[1]),
    .D(n1878_3),
    .CLK(sys_clk),
    .CE(stageB_flusher_counter_5_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_1_s1.INIT=1'b0;
  DFFCE stageB_flusher_counter_0_s1 (
    .Q(stageB_flusher_counter_0[0]),
    .D(n1879_3),
    .CLK(sys_clk),
    .CE(stageB_flusher_counter_5_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_0_s1.INIT=1'b0;
  DFFCE loader_valid_s1 (
    .Q(dataCache_1_io_cpu_execute_refilling),
    .D(n1911_8),
    .CLK(sys_clk),
    .CE(loader_valid_6),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam loader_valid_s1.INIT=1'b0;
  DFFR stageB_amo_internal_resultRegValid_s1 (
    .Q(stageB_amo_internal_resultRegValid),
    .D(n12470_5),
    .CLK(sys_clk),
    .RESET(stageB_amo_internal_resultRegValid_8) 
);
  DFFC stageB_flusher_counter_6_s5 (
    .Q(stageB_flusher_counter[6]),
    .D(n1873_12),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam stageB_flusher_counter_6_s5.INIT=1'b0;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO[31:21],_zz_ways_0_tags_port0[21:2],_zz_ways_0_tags_port0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataCache_1_io_mem_cmd_payload_address[31:12],loader_counter_willOverflow}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,tagsWriteCmd_payload_address[5:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,dataCache_1_io_cpu_execute_address[11:6],GND,GND,GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(tagsWriteCmd_valid),
    .CEB(when_DataCache_l667),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU _zz_stageB_amo_addSub_0_s (
    .SUM(_zz_stageB_amo_addSub[0]),
    .COUT(_zz_stageB_amo_addSub_0_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[0]),
    .I1(_zz_stageB_amo_addSub_3[0]),
    .I3(GND),
    .CIN(stageB_request_amoCtrl_alu_0[2]) 
);
defparam _zz_stageB_amo_addSub_0_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_1_s (
    .SUM(_zz_stageB_amo_addSub[1]),
    .COUT(_zz_stageB_amo_addSub_1_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[1]),
    .I1(_zz_stageB_amo_addSub_3[1]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_0_2) 
);
defparam _zz_stageB_amo_addSub_1_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_2_s (
    .SUM(_zz_stageB_amo_addSub[2]),
    .COUT(_zz_stageB_amo_addSub_2_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[2]),
    .I1(_zz_stageB_amo_addSub_3[2]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_1_2) 
);
defparam _zz_stageB_amo_addSub_2_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_3_s (
    .SUM(_zz_stageB_amo_addSub[3]),
    .COUT(_zz_stageB_amo_addSub_3_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[3]),
    .I1(_zz_stageB_amo_addSub_3[3]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_2_2) 
);
defparam _zz_stageB_amo_addSub_3_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_4_s (
    .SUM(_zz_stageB_amo_addSub[4]),
    .COUT(_zz_stageB_amo_addSub_4_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[4]),
    .I1(_zz_stageB_amo_addSub_3[4]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_3_2) 
);
defparam _zz_stageB_amo_addSub_4_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_5_s (
    .SUM(_zz_stageB_amo_addSub[5]),
    .COUT(_zz_stageB_amo_addSub_5_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[5]),
    .I1(_zz_stageB_amo_addSub_3[5]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_4_2) 
);
defparam _zz_stageB_amo_addSub_5_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_6_s (
    .SUM(_zz_stageB_amo_addSub[6]),
    .COUT(_zz_stageB_amo_addSub_6_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[6]),
    .I1(_zz_stageB_amo_addSub_3[6]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_5_2) 
);
defparam _zz_stageB_amo_addSub_6_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_7_s (
    .SUM(_zz_stageB_amo_addSub[7]),
    .COUT(_zz_stageB_amo_addSub_7_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[7]),
    .I1(_zz_stageB_amo_addSub_3[7]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_6_2) 
);
defparam _zz_stageB_amo_addSub_7_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_8_s (
    .SUM(_zz_stageB_amo_addSub[8]),
    .COUT(_zz_stageB_amo_addSub_8_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[8]),
    .I1(_zz_stageB_amo_addSub_3[8]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_7_2) 
);
defparam _zz_stageB_amo_addSub_8_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_9_s (
    .SUM(_zz_stageB_amo_addSub[9]),
    .COUT(_zz_stageB_amo_addSub_9_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[9]),
    .I1(_zz_stageB_amo_addSub_3[9]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_8_2) 
);
defparam _zz_stageB_amo_addSub_9_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_10_s (
    .SUM(_zz_stageB_amo_addSub[10]),
    .COUT(_zz_stageB_amo_addSub_10_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[10]),
    .I1(_zz_stageB_amo_addSub_3[10]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_9_2) 
);
defparam _zz_stageB_amo_addSub_10_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_11_s (
    .SUM(_zz_stageB_amo_addSub[11]),
    .COUT(_zz_stageB_amo_addSub_11_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[11]),
    .I1(_zz_stageB_amo_addSub_3[11]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_10_2) 
);
defparam _zz_stageB_amo_addSub_11_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_12_s (
    .SUM(_zz_stageB_amo_addSub[12]),
    .COUT(_zz_stageB_amo_addSub_12_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[12]),
    .I1(_zz_stageB_amo_addSub_3[12]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_11_2) 
);
defparam _zz_stageB_amo_addSub_12_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_13_s (
    .SUM(_zz_stageB_amo_addSub[13]),
    .COUT(_zz_stageB_amo_addSub_13_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[13]),
    .I1(_zz_stageB_amo_addSub_3[13]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_12_2) 
);
defparam _zz_stageB_amo_addSub_13_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_14_s (
    .SUM(_zz_stageB_amo_addSub[14]),
    .COUT(_zz_stageB_amo_addSub_14_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[14]),
    .I1(_zz_stageB_amo_addSub_3[14]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_13_2) 
);
defparam _zz_stageB_amo_addSub_14_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_15_s (
    .SUM(_zz_stageB_amo_addSub[15]),
    .COUT(_zz_stageB_amo_addSub_15_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[15]),
    .I1(_zz_stageB_amo_addSub_3[15]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_14_2) 
);
defparam _zz_stageB_amo_addSub_15_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_16_s (
    .SUM(_zz_stageB_amo_addSub[16]),
    .COUT(_zz_stageB_amo_addSub_16_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[16]),
    .I1(_zz_stageB_amo_addSub_3[16]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_15_2) 
);
defparam _zz_stageB_amo_addSub_16_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_17_s (
    .SUM(_zz_stageB_amo_addSub[17]),
    .COUT(_zz_stageB_amo_addSub_17_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[17]),
    .I1(_zz_stageB_amo_addSub_3[17]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_16_2) 
);
defparam _zz_stageB_amo_addSub_17_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_18_s (
    .SUM(_zz_stageB_amo_addSub[18]),
    .COUT(_zz_stageB_amo_addSub_18_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[18]),
    .I1(_zz_stageB_amo_addSub_3[18]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_17_2) 
);
defparam _zz_stageB_amo_addSub_18_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_19_s (
    .SUM(_zz_stageB_amo_addSub[19]),
    .COUT(_zz_stageB_amo_addSub_19_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[19]),
    .I1(_zz_stageB_amo_addSub_3[19]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_18_2) 
);
defparam _zz_stageB_amo_addSub_19_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_20_s (
    .SUM(_zz_stageB_amo_addSub[20]),
    .COUT(_zz_stageB_amo_addSub_20_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[20]),
    .I1(_zz_stageB_amo_addSub_3[20]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_19_2) 
);
defparam _zz_stageB_amo_addSub_20_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_21_s (
    .SUM(_zz_stageB_amo_addSub[21]),
    .COUT(_zz_stageB_amo_addSub_21_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[21]),
    .I1(_zz_stageB_amo_addSub_3[21]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_20_2) 
);
defparam _zz_stageB_amo_addSub_21_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_22_s (
    .SUM(_zz_stageB_amo_addSub[22]),
    .COUT(_zz_stageB_amo_addSub_22_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[22]),
    .I1(_zz_stageB_amo_addSub_3[22]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_21_2) 
);
defparam _zz_stageB_amo_addSub_22_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_23_s (
    .SUM(_zz_stageB_amo_addSub[23]),
    .COUT(_zz_stageB_amo_addSub_23_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[23]),
    .I1(_zz_stageB_amo_addSub_3[23]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_22_2) 
);
defparam _zz_stageB_amo_addSub_23_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_24_s (
    .SUM(_zz_stageB_amo_addSub[24]),
    .COUT(_zz_stageB_amo_addSub_24_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[24]),
    .I1(_zz_stageB_amo_addSub_3[24]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_23_2) 
);
defparam _zz_stageB_amo_addSub_24_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_25_s (
    .SUM(_zz_stageB_amo_addSub[25]),
    .COUT(_zz_stageB_amo_addSub_25_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[25]),
    .I1(_zz_stageB_amo_addSub_3[25]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_24_2) 
);
defparam _zz_stageB_amo_addSub_25_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_26_s (
    .SUM(_zz_stageB_amo_addSub[26]),
    .COUT(_zz_stageB_amo_addSub_26_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[26]),
    .I1(_zz_stageB_amo_addSub_3[26]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_25_2) 
);
defparam _zz_stageB_amo_addSub_26_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_27_s (
    .SUM(_zz_stageB_amo_addSub[27]),
    .COUT(_zz_stageB_amo_addSub_27_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[27]),
    .I1(_zz_stageB_amo_addSub_3[27]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_26_2) 
);
defparam _zz_stageB_amo_addSub_27_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_28_s (
    .SUM(_zz_stageB_amo_addSub[28]),
    .COUT(_zz_stageB_amo_addSub_28_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[28]),
    .I1(_zz_stageB_amo_addSub_3[28]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_27_2) 
);
defparam _zz_stageB_amo_addSub_28_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_29_s (
    .SUM(_zz_stageB_amo_addSub[29]),
    .COUT(_zz_stageB_amo_addSub_29_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[29]),
    .I1(_zz_stageB_amo_addSub_3[29]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_28_2) 
);
defparam _zz_stageB_amo_addSub_29_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_30_s (
    .SUM(_zz_stageB_amo_addSub[30]),
    .COUT(_zz_stageB_amo_addSub_30_2),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[30]),
    .I1(_zz_stageB_amo_addSub_3[30]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_29_2) 
);
defparam _zz_stageB_amo_addSub_30_s.ALU_MODE=0;
  ALU _zz_stageB_amo_addSub_31_s (
    .SUM(_zz_stageB_amo_addSub[31]),
    .COUT(_zz_stageB_amo_addSub_31_0_COUT),
    .I0(memory_to_writeBack_MEMORY_STORE_DATA_RF[31]),
    .I1(_zz_stageB_amo_addSub_3[31]),
    .I3(GND),
    .CIN(_zz_stageB_amo_addSub_30_2) 
);
defparam _zz_stageB_amo_addSub_31_s.ALU_MODE=0;
  ALU n1243_s (
    .SUM(n1243_1),
    .COUT(n1243_2),
    .I0(loader_counter_value[0]),
    .I1(when_DataCache_l1097),
    .I3(GND),
    .CIN(GND) 
);
defparam n1243_s.ALU_MODE=0;
  ALU n1242_s (
    .SUM(n1242_1),
    .COUT(n1242_2),
    .I0(loader_counter_value[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n1243_2) 
);
defparam n1242_s.ALU_MODE=0;
  ALU n1241_s (
    .SUM(n1241_1),
    .COUT(n1241_2),
    .I0(loader_counter_value[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n1242_2) 
);
defparam n1241_s.ALU_MODE=0;
  ALU n1240_s (
    .SUM(n1240_1),
    .COUT(n1240_0_COUT),
    .I0(loader_counter_value[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1241_2) 
);
defparam n1240_s.ALU_MODE=0;
  ALU n582_s0 (
    .SUM(n582_1_SUM),
    .COUT(n582_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(dataCache_1_io_cpu_execute_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n582_s0.ALU_MODE=3;
  ALU n583_s0 (
    .SUM(n583_1_SUM),
    .COUT(n583_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(dataCache_1_io_cpu_execute_address[3]),
    .I3(GND),
    .CIN(n582_3) 
);
defparam n583_s0.ALU_MODE=3;
  ALU n584_s0 (
    .SUM(n584_1_SUM),
    .COUT(n584_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(dataCache_1_io_cpu_execute_address[4]),
    .I3(GND),
    .CIN(n583_3) 
);
defparam n584_s0.ALU_MODE=3;
  ALU n585_s0 (
    .SUM(n585_1_SUM),
    .COUT(n585_3),
    .I0(dataWriteCmd_payload_address[3]),
    .I1(dataCache_1_io_cpu_execute_address[5]),
    .I3(GND),
    .CIN(n584_3) 
);
defparam n585_s0.ALU_MODE=3;
  ALU n586_s0 (
    .SUM(n586_1_SUM),
    .COUT(n586_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(dataCache_1_io_cpu_execute_address[6]),
    .I3(GND),
    .CIN(n585_3) 
);
defparam n586_s0.ALU_MODE=3;
  ALU n587_s0 (
    .SUM(n587_1_SUM),
    .COUT(n587_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(dataCache_1_io_cpu_execute_address[7]),
    .I3(GND),
    .CIN(n586_3) 
);
defparam n587_s0.ALU_MODE=3;
  ALU n588_s0 (
    .SUM(n588_1_SUM),
    .COUT(n588_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(dataCache_1_io_cpu_execute_address[8]),
    .I3(GND),
    .CIN(n587_3) 
);
defparam n588_s0.ALU_MODE=3;
  ALU n589_s0 (
    .SUM(n589_1_SUM),
    .COUT(n589_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(dataCache_1_io_cpu_execute_address[9]),
    .I3(GND),
    .CIN(n588_3) 
);
defparam n589_s0.ALU_MODE=3;
  ALU n590_s0 (
    .SUM(n590_1_SUM),
    .COUT(n590_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(dataCache_1_io_cpu_execute_address[10]),
    .I3(GND),
    .CIN(n589_3) 
);
defparam n590_s0.ALU_MODE=3;
  ALU n591_s0 (
    .SUM(n591_1_SUM),
    .COUT(n591_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(dataCache_1_io_cpu_execute_address[11]),
    .I3(GND),
    .CIN(n590_3) 
);
defparam n591_s0.ALU_MODE=3;
  ALU n604_s0 (
    .SUM(n604_1_SUM),
    .COUT(n604_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]),
    .I1(_zz_ways_0_tags_port0[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n604_s0.ALU_MODE=3;
  ALU n605_s0 (
    .SUM(n605_1_SUM),
    .COUT(n605_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[13]),
    .I1(_zz_ways_0_tags_port0[3]),
    .I3(GND),
    .CIN(n604_3) 
);
defparam n605_s0.ALU_MODE=3;
  ALU n606_s0 (
    .SUM(n606_1_SUM),
    .COUT(n606_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[14]),
    .I1(_zz_ways_0_tags_port0[4]),
    .I3(GND),
    .CIN(n605_3) 
);
defparam n606_s0.ALU_MODE=3;
  ALU n607_s0 (
    .SUM(n607_1_SUM),
    .COUT(n607_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[15]),
    .I1(_zz_ways_0_tags_port0[5]),
    .I3(GND),
    .CIN(n606_3) 
);
defparam n607_s0.ALU_MODE=3;
  ALU n608_s0 (
    .SUM(n608_1_SUM),
    .COUT(n608_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[16]),
    .I1(_zz_ways_0_tags_port0[6]),
    .I3(GND),
    .CIN(n607_3) 
);
defparam n608_s0.ALU_MODE=3;
  ALU n609_s0 (
    .SUM(n609_1_SUM),
    .COUT(n609_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[17]),
    .I1(_zz_ways_0_tags_port0[7]),
    .I3(GND),
    .CIN(n608_3) 
);
defparam n609_s0.ALU_MODE=3;
  ALU n610_s0 (
    .SUM(n610_1_SUM),
    .COUT(n610_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[18]),
    .I1(_zz_ways_0_tags_port0[8]),
    .I3(GND),
    .CIN(n609_3) 
);
defparam n610_s0.ALU_MODE=3;
  ALU n611_s0 (
    .SUM(n611_1_SUM),
    .COUT(n611_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[19]),
    .I1(_zz_ways_0_tags_port0[9]),
    .I3(GND),
    .CIN(n610_3) 
);
defparam n611_s0.ALU_MODE=3;
  ALU n612_s0 (
    .SUM(n612_1_SUM),
    .COUT(n612_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[20]),
    .I1(_zz_ways_0_tags_port0[10]),
    .I3(GND),
    .CIN(n611_3) 
);
defparam n612_s0.ALU_MODE=3;
  ALU n613_s0 (
    .SUM(n613_1_SUM),
    .COUT(n613_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[21]),
    .I1(_zz_ways_0_tags_port0[11]),
    .I3(GND),
    .CIN(n612_3) 
);
defparam n613_s0.ALU_MODE=3;
  ALU n614_s0 (
    .SUM(n614_1_SUM),
    .COUT(n614_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[22]),
    .I1(_zz_ways_0_tags_port0[12]),
    .I3(GND),
    .CIN(n613_3) 
);
defparam n614_s0.ALU_MODE=3;
  ALU n615_s0 (
    .SUM(n615_1_SUM),
    .COUT(n615_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[23]),
    .I1(_zz_ways_0_tags_port0[13]),
    .I3(GND),
    .CIN(n614_3) 
);
defparam n615_s0.ALU_MODE=3;
  ALU n616_s0 (
    .SUM(n616_1_SUM),
    .COUT(n616_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[24]),
    .I1(_zz_ways_0_tags_port0[14]),
    .I3(GND),
    .CIN(n615_3) 
);
defparam n616_s0.ALU_MODE=3;
  ALU n617_s0 (
    .SUM(n617_1_SUM),
    .COUT(n617_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[25]),
    .I1(_zz_ways_0_tags_port0[15]),
    .I3(GND),
    .CIN(n616_3) 
);
defparam n617_s0.ALU_MODE=3;
  ALU n618_s0 (
    .SUM(n618_1_SUM),
    .COUT(n618_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[26]),
    .I1(_zz_ways_0_tags_port0[16]),
    .I3(GND),
    .CIN(n617_3) 
);
defparam n618_s0.ALU_MODE=3;
  ALU n619_s0 (
    .SUM(n619_1_SUM),
    .COUT(n619_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[27]),
    .I1(_zz_ways_0_tags_port0[17]),
    .I3(GND),
    .CIN(n618_3) 
);
defparam n619_s0.ALU_MODE=3;
  ALU n620_s0 (
    .SUM(n620_1_SUM),
    .COUT(n620_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[28]),
    .I1(_zz_ways_0_tags_port0[18]),
    .I3(GND),
    .CIN(n619_3) 
);
defparam n620_s0.ALU_MODE=3;
  ALU n621_s0 (
    .SUM(n621_1_SUM),
    .COUT(n621_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[29]),
    .I1(_zz_ways_0_tags_port0[19]),
    .I3(GND),
    .CIN(n620_3) 
);
defparam n621_s0.ALU_MODE=3;
  ALU n622_s0 (
    .SUM(n622_1_SUM),
    .COUT(n622_3),
    .I0(DBusCachedPlugin_mmuBus_rsp_physicalAddress[30]),
    .I1(_zz_ways_0_tags_port0[20]),
    .I3(GND),
    .CIN(n621_3) 
);
defparam n622_s0.ALU_MODE=3;
  ALU n629_s0 (
    .SUM(n629_1_SUM),
    .COUT(n629_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n629_s0.ALU_MODE=3;
  ALU n630_s0 (
    .SUM(n630_1_SUM),
    .COUT(n630_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[3]),
    .I3(GND),
    .CIN(n629_3) 
);
defparam n630_s0.ALU_MODE=3;
  ALU n631_s0 (
    .SUM(n631_1_SUM),
    .COUT(n631_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[4]),
    .I3(GND),
    .CIN(n630_3) 
);
defparam n631_s0.ALU_MODE=3;
  ALU n632_s0 (
    .SUM(n632_1_SUM),
    .COUT(n632_3),
    .I0(dataWriteCmd_payload_address[3]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[5]),
    .I3(GND),
    .CIN(n631_3) 
);
defparam n632_s0.ALU_MODE=3;
  ALU n633_s0 (
    .SUM(n633_1_SUM),
    .COUT(n633_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[6]),
    .I3(GND),
    .CIN(n632_3) 
);
defparam n633_s0.ALU_MODE=3;
  ALU n634_s0 (
    .SUM(n634_1_SUM),
    .COUT(n634_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[7]),
    .I3(GND),
    .CIN(n633_3) 
);
defparam n634_s0.ALU_MODE=3;
  ALU n635_s0 (
    .SUM(n635_1_SUM),
    .COUT(n635_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[8]),
    .I3(GND),
    .CIN(n634_3) 
);
defparam n635_s0.ALU_MODE=3;
  ALU n636_s0 (
    .SUM(n636_1_SUM),
    .COUT(n636_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[9]),
    .I3(GND),
    .CIN(n635_3) 
);
defparam n636_s0.ALU_MODE=3;
  ALU n637_s0 (
    .SUM(n637_1_SUM),
    .COUT(n637_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[10]),
    .I3(GND),
    .CIN(n636_3) 
);
defparam n637_s0.ALU_MODE=3;
  ALU n638_s0 (
    .SUM(n638_1_SUM),
    .COUT(n638_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[11]),
    .I3(GND),
    .CIN(n637_3) 
);
defparam n638_s0.ALU_MODE=3;
  INV n1906_s3 (
    .O(n1906_7),
    .I(dataCache_1_io_cpu_writeBack_isWrite) 
);
  Ram_1w_1rs ways_0_data (
    .sys_clk(sys_clk),
    .when_DataCache_l667(when_DataCache_l667),
    .memory_to_writeBack_INSTRUCTION_29_8(memory_to_writeBack_INSTRUCTION_29_8),
    .stageA_dataColisions_0_4(stageA_dataColisions_0_4),
    .dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
    .dBus_rsp_regNext_valid(dBus_rsp_regNext_valid),
    .dataWriteCmd_payload_data(dataWriteCmd_payload_data[31:0]),
    .dataWriteCmd_payload_address(dataWriteCmd_payload_address[3:0]),
    .dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[11:6]),
    .dataCache_1_io_cpu_execute_address(dataCache_1_io_cpu_execute_address[11:2]),
    .dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
    .stageB_dataReadRsp_0({stageB_dataReadRsp_0_31,stageB_dataReadRsp_0_30,stageB_dataReadRsp_0_24[29:26],stageB_dataReadRsp_0_25,stageB_dataReadRsp_0_24[24],stageB_dataReadRsp_0_23,stageB_dataReadRsp_0_22,stageB_dataReadRsp_0_21,stageB_dataReadRsp_0_20,stageB_dataReadRsp_0_19,stageB_dataReadRsp_0_18,stageB_dataReadRsp_0_17,stageB_dataReadRsp_0_16,stageB_dataReadRsp_0_15,stageB_dataReadRsp_0_14,stageB_dataReadRsp_0_13,stageB_dataReadRsp_0_12,stageB_dataReadRsp_0_11,stageB_dataReadRsp_0_10,stageB_dataReadRsp_0_9,stageB_dataReadRsp_0_8,stageB_dataReadRsp_0_7,stageB_dataReadRsp_0_6,stageB_dataReadRsp_0_5,stageB_dataReadRsp_0_4,stageB_dataReadRsp_0_3,stageB_dataReadRsp_0_2,stageB_dataReadRsp_0_1,stageB_dataReadRsp_0_0})
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DataCache */
module VexRiscv (
  sys_clk,
  systemCd_logic_outputReset,
  cores_0_cpu_logic_cpu_dBus_rsp_valid,
  cores_0_cpu_externalInterrupt_plic_target_iep_regNext,
  cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext,
  toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN,
  _zz_cores_0_cpu_iBus_rsp_valid_1,
  cores_0_cpu_iBus_cmd_rValid,
  _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data,
  clint_logic_io_timerInterrupt,
  clint_logic_io_softwareInterrupt,
  clint_logic_io_time,
  cores_0_cpu_logic_cpu_dBus_cmd_payload_wr,
  cores_0_cpu_logic_cpu_dBus_cmd_valid,
  lineLoader_valid,
  lineLoader_cmdSent,
  cores_0_cpu_logic_cpu_dBus_cmd_payload_address,
  cores_0_cpu_logic_cpu_dBus_cmd_payload_data,
  cores_0_cpu_logic_cpu_dBus_cmd_payload_mask,
  cores_0_cpu_logic_cpu_dBus_cmd_payload_size,
  lineLoader_address
)
;
input sys_clk;
input systemCd_logic_outputReset;
input cores_0_cpu_logic_cpu_dBus_rsp_valid;
input cores_0_cpu_externalInterrupt_plic_target_iep_regNext;
input cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext;
input toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN;
input _zz_cores_0_cpu_iBus_rsp_valid_1;
input cores_0_cpu_iBus_cmd_rValid;
input [31:0] _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data;
input [0:0] clint_logic_io_timerInterrupt;
input [0:0] clint_logic_io_softwareInterrupt;
input [63:0] clint_logic_io_time;
output cores_0_cpu_logic_cpu_dBus_cmd_payload_wr;
output cores_0_cpu_logic_cpu_dBus_cmd_valid;
output lineLoader_valid;
output lineLoader_cmdSent;
output [31:2] cores_0_cpu_logic_cpu_dBus_cmd_payload_address;
output [31:0] cores_0_cpu_logic_cpu_dBus_cmd_payload_data;
output [3:0] cores_0_cpu_logic_cpu_dBus_cmd_payload_mask;
output [2:0] cores_0_cpu_logic_cpu_dBus_cmd_payload_size;
output [31:6] lineLoader_address;
wire n8_4;
wire n24_3;
wire n9_3;
wire n23_3;
wire n10_3;
wire n22_3;
wire n11_3;
wire n21_3;
wire n12_3;
wire n20_3;
wire n13_3;
wire n19_3;
wire n14_3;
wire n18_3;
wire n15_3;
wire n17_3;
wire n1_5;
wire n31_3;
wire n2_5;
wire n30_3;
wire n3_5;
wire n29_3;
wire n4_3;
wire n28_3;
wire n5_3;
wire n27_3;
wire n6_3;
wire n26_3;
wire n7_3;
wire n25_3;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_22;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_23;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_24;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_25;
wire _zz__zz_decode_IS_CSR_14;
wire _zz__zz_decode_IS_CSR_28;
wire _zz__zz_decode_IS_CSR_82;
wire decode_CSR_READ_OPCODE;
wire n8302_3;
wire n8303_3;
wire _zz_MmuPlugin_ports_0_cacheLine_valid_2;
wire n9657_3;
wire n9660_4;
wire _zz_MmuPlugin_ports_1_cacheLine_valid_2;
wire n9982_3;
wire n9998_3;
wire n10001_4;
wire when_MmuPlugin_l211;
wire n17289_6;
wire n10472_4;
wire when_Fetcher_l160;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready;
wire IBusCachedPlugin_decompressor_input_valid;
wire IBusCachedPlugin_decompressor_throw2Bytes;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr;
wire when_DBusCachedPlugin_l544;
wire when_DBusCachedPlugin_l561;
wire MmuPlugin_dBusAccess_rsp_valid;
wire _zz_decode_IS_CSR_1;
wire _zz_decode_IS_CSR_12;
wire HazardSimplePlugin_writeBackWrites_valid;
wire when_MulDivIterativePlugin_l126;
wire n17240_4;
wire n28553_3;
wire n28554_3;
wire n28555_3;
wire n28556_3;
wire n28558_3;
wire n28559_3;
wire n28560_3;
wire n28561_3;
wire n17323_3;
wire n17324_3;
wire n17325_3;
wire n17326_3;
wire n17327_3;
wire n17328_3;
wire n17329_3;
wire n17330_3;
wire n17331_3;
wire n17332_3;
wire n17333_3;
wire n17334_3;
wire n17335_3;
wire n17336_3;
wire n17337_3;
wire n17338_3;
wire n17339_3;
wire n17340_3;
wire n17341_3;
wire n17342_3;
wire n17343_3;
wire n17344_3;
wire n17345_3;
wire n17346_3;
wire n17347_3;
wire n17348_3;
wire n17349_3;
wire n17350_3;
wire n17351_3;
wire n17352_3;
wire n17353_3;
wire n17750_3;
wire n17753_3;
wire n28569_3;
wire n29855_4;
wire n17836_6;
wire n17837_4;
wire n17840_4;
wire n17841_6;
wire n17842_4;
wire n17838_3;
wire n17843_3;
wire n17881_3;
wire n17882_3;
wire n18463_3;
wire n18464_3;
wire n20101_3;
wire n20102_3;
wire n20103_3;
wire n20104_3;
wire n20105_3;
wire n20106_3;
wire n20107_3;
wire n20108_3;
wire n20109_3;
wire n20110_3;
wire n20111_3;
wire n20112_3;
wire n20113_3;
wire n20114_3;
wire n20115_3;
wire n20116_3;
wire n20117_3;
wire n20118_3;
wire n20119_3;
wire n20120_3;
wire n20121_3;
wire n20122_3;
wire n20123_3;
wire n20124_3;
wire n20125_3;
wire n20126_3;
wire n20127_3;
wire n20128_3;
wire n20129_3;
wire n20130_3;
wire n20131_3;
wire n20132_3;
wire n20402_3;
wire n20538_4;
wire n20539_4;
wire n20540_4;
wire n20541_4;
wire n20542_4;
wire n20543_4;
wire n20544_4;
wire n20545_4;
wire n20546_4;
wire n20547_4;
wire n20548_4;
wire n20549_4;
wire n20550_4;
wire n20551_4;
wire n20552_4;
wire n20553_4;
wire n20554_4;
wire n20555_4;
wire n20556_4;
wire n20557_4;
wire n20558_4;
wire n20559_4;
wire n20560_4;
wire n20561_4;
wire n20562_4;
wire n20563_4;
wire n20564_4;
wire n20565_4;
wire n20566_4;
wire n20567_4;
wire n20606_5;
wire n20640_4;
wire n20641_4;
wire n20738_3;
wire n20739_3;
wire n20740_3;
wire n21198_3;
wire n21199_3;
wire n21200_3;
wire n21201_3;
wire n21202_3;
wire n21203_3;
wire n21204_3;
wire n21205_3;
wire n21206_3;
wire n21207_3;
wire n21208_3;
wire n21209_3;
wire n21210_3;
wire n21211_3;
wire n21212_3;
wire n21213_3;
wire n21214_3;
wire n21215_3;
wire n21216_3;
wire n21217_3;
wire n21218_3;
wire n21219_3;
wire n21220_3;
wire n21221_3;
wire n21222_3;
wire n21223_3;
wire n21224_3;
wire n21225_3;
wire n21226_3;
wire n21227_3;
wire n21228_3;
wire n21229_3;
wire n21161_4;
wire n21162_3;
wire n21163_3;
wire n21164_3;
wire n21166_3;
wire n21167_3;
wire n21168_3;
wire n21169_3;
wire n21170_3;
wire n21171_3;
wire n21172_3;
wire n21173_3;
wire n21174_3;
wire n21175_3;
wire n21176_3;
wire n21177_3;
wire n21178_3;
wire n21179_3;
wire n21180_3;
wire n21181_3;
wire n21182_3;
wire n21183_3;
wire n21184_3;
wire n21185_3;
wire n21186_3;
wire n21187_3;
wire n21188_3;
wire n21189_3;
wire n21190_3;
wire n21191_3;
wire n21192_3;
wire n21193_3;
wire n21194_3;
wire n21195_3;
wire n21196_3;
wire n21197_3;
wire n21235_3;
wire n21236_3;
wire n21237_3;
wire n21238_3;
wire n21239_3;
wire n21240_3;
wire n21241_3;
wire n21242_3;
wire n21243_3;
wire n21244_3;
wire n21245_3;
wire n21246_3;
wire n21247_3;
wire n21248_3;
wire n21249_3;
wire n21250_3;
wire n21251_3;
wire n21252_3;
wire n21253_3;
wire n21254_3;
wire n21255_3;
wire n21256_3;
wire n21257_3;
wire n21258_3;
wire n21259_3;
wire n21260_3;
wire n21261_3;
wire n21262_3;
wire n21263_3;
wire n21264_3;
wire n21265_3;
wire n21266_3;
wire n21830_3;
wire n21831_3;
wire n21832_3;
wire n21833_3;
wire n21834_3;
wire n21835_3;
wire n21836_3;
wire n21837_3;
wire n21838_3;
wire n21839_3;
wire n21840_3;
wire n21841_3;
wire n21842_3;
wire n21843_3;
wire n21844_3;
wire n21845_3;
wire n21846_3;
wire n21847_3;
wire n21848_3;
wire n21849_3;
wire n21850_3;
wire n21851_3;
wire n21852_3;
wire n21853_3;
wire n21854_3;
wire n21855_3;
wire n21856_3;
wire n21857_3;
wire n21858_3;
wire n21859_3;
wire n21860_3;
wire n21861_3;
wire n22187_5;
wire n22195_9;
wire n22203_9;
wire n22212_10;
wire n22220_9;
wire n22225_6;
wire n22248_7;
wire n22259_7;
wire n22266_8;
wire n22271_6;
wire n22277_7;
wire n22288_7;
wire n22308_5;
wire n22318_6;
wire n22327_6;
wire n22333_7;
wire n22398_3;
wire _zz_decode_SRC1_31_9;
wire _zz_decode_SRC1_30_8;
wire _zz_decode_SRC1_29_8;
wire _zz_decode_SRC1_28_8;
wire _zz_decode_SRC1_27_8;
wire _zz_decode_SRC1_26_8;
wire _zz_decode_SRC1_25_8;
wire _zz_decode_SRC1_24_8;
wire _zz_decode_SRC1_23_8;
wire _zz_decode_SRC1_22_8;
wire _zz_decode_SRC1_21_8;
wire _zz_decode_SRC1_20_8;
wire _zz_decode_SRC1_19_8;
wire _zz_decode_SRC1_18_8;
wire _zz_decode_SRC1_17_8;
wire _zz_decode_SRC1_16_8;
wire _zz_decode_SRC1_15_8;
wire _zz_decode_SRC1_14_8;
wire _zz_decode_SRC1_13_8;
wire _zz_decode_SRC1_12_8;
wire _zz_decode_SRC2_4_31_7;
wire _zz_decode_SRC2_4_30_7;
wire _zz_decode_SRC2_4_29_7;
wire _zz_decode_SRC2_4_28_7;
wire _zz_decode_SRC2_4_27_7;
wire _zz_decode_SRC2_4_26_7;
wire _zz_decode_SRC2_4_25_7;
wire _zz_decode_SRC2_4_24_7;
wire _zz_decode_SRC2_4_23_7;
wire _zz_decode_SRC2_4_22_7;
wire _zz_decode_SRC2_4_21_7;
wire _zz_decode_SRC2_4_20_7;
wire _zz_decode_SRC2_4_19_7;
wire _zz_decode_SRC2_4_18_7;
wire _zz_decode_SRC2_4_17_7;
wire _zz_decode_SRC2_4_16_7;
wire _zz_decode_SRC2_4_15_7;
wire _zz_decode_SRC2_4_14_7;
wire _zz_decode_SRC2_4_13_7;
wire _zz_decode_SRC2_4_12_7;
wire _zz_decode_SRC2_4_11_7;
wire _zz_decode_SRC2_4_10_7;
wire _zz_decode_SRC2_4_9_7;
wire _zz_decode_SRC2_4_8_7;
wire _zz_decode_SRC2_4_7_7;
wire _zz_decode_SRC2_4_6_7;
wire _zz_decode_SRC2_4_5_7;
wire n17859_26;
wire _zz__zz_decode_IS_CSR_5;
wire _zz__zz_decode_IS_CSR_127;
wire IBusCachedPlugin_decompressor_isRvc;
wire n13572_38;
wire MmuPlugin_ports_1_requireMmuLockupCalc_7;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6;
wire decode_to_execute_PC_31_6;
wire decode_REGFILE_WRITE_VALID_5;
wire n21605_4;
wire n21608_4;
wire n21612_4;
wire _zz_decode_SRC1_31_11;
wire n21763_4;
wire MmuPlugin_status_mprv_8;
wire MmuPlugin_ports_0_cache_0_valid_8;
wire MmuPlugin_ports_0_cache_1_valid_8;
wire MmuPlugin_ports_0_cache_2_valid_8;
wire MmuPlugin_ports_0_cache_3_valid_8;
wire MmuPlugin_ports_1_cache_0_valid_8;
wire MmuPlugin_ports_1_cache_1_valid_8;
wire MmuPlugin_ports_1_cache_2_valid_8;
wire MmuPlugin_ports_1_cache_3_valid_8;
wire MmuPlugin_ports_1_dirty_8;
wire IBusCachedPlugin_fetchPc_inc_8;
wire IBusCachedPlugin_decodePc_pcReg_31_8;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_8;
wire IBusCachedPlugin_decompressor_bufferValid_8;
wire IBusCachedPlugin_decompressor_throw2BytesReg_8;
wire _zz_IBusCachedPlugin_injector_decodeInput_valid_8;
wire CsrPlugin_mstatus_MIE_8;
wire CsrPlugin_sstatus_SIE_8;
wire CsrPlugin_pipelineLiberator_pcValids_0_8;
wire CsrPlugin_pipelineLiberator_pcValids_1_8;
wire CsrPlugin_pipelineLiberator_pcValids_2_8;
wire memory_arbitration_isValid_8;
wire writeBack_arbitration_isValid_8;
wire CsrPlugin_scause_interrupt_8;
wire CsrPlugin_sepc_31_8;
wire CsrPlugin_stval_31_8;
wire MmuPlugin_shared_state_1_0_8;
wire n17246_19;
wire n17247_21;
wire n17249_17;
wire _zz_execute_BranchPlugin_branch_src2_6_19_12;
wire _zz_execute_BranchPlugin_branch_src2_6_18_12;
wire _zz_execute_BranchPlugin_branch_src2_6_17_12;
wire _zz_execute_BranchPlugin_branch_src2_6_16_12;
wire _zz_execute_BranchPlugin_branch_src2_6_15_12;
wire _zz_execute_BranchPlugin_branch_src2_6_14_12;
wire _zz_execute_BranchPlugin_branch_src2_6_13_12;
wire _zz_execute_BranchPlugin_branch_src2_6_12_12;
wire n20391_7;
wire n20389_7;
wire n20387_7;
wire n20385_7;
wire n20383_7;
wire n20381_7;
wire n20380_7;
wire n20378_7;
wire n20375_7;
wire n20374_7;
wire n20372_7;
wire n20369_7;
wire n20366_7;
wire n20364_7;
wire n20363_7;
wire n20362_5;
wire _zz_memory_MulDivIterativePlugin_div_result_3_0_8;
wire n19772_7;
wire n17408_6;
wire n19786_5;
wire n19785_6;
wire n19784_6;
wire n19783_6;
wire n19782_6;
wire n19781_6;
wire n19780_6;
wire n19779_6;
wire n19778_6;
wire n19777_6;
wire n19776_6;
wire n19775_6;
wire n19774_6;
wire n19773_6;
wire n19771_7;
wire n19770_7;
wire n19769_7;
wire n19768_7;
wire n19767_6;
wire n19766_6;
wire n19765_6;
wire n19764_6;
wire n19763_6;
wire n19762_6;
wire n19761_6;
wire n19760_6;
wire n19759_6;
wire n19758_6;
wire n19757_6;
wire n19756_6;
wire n20571_6;
wire n17851_5;
wire n17847_5;
wire n17776_6;
wire n17775_6;
wire n17402_6;
wire n17405_7;
wire n17393_5;
wire n17389_5;
wire n17277_7;
wire n17276_7;
wire n17275_7;
wire n17274_7;
wire n17272_7;
wire n17271_7;
wire n17270_7;
wire n17269_7;
wire n17196_5;
wire _zz_decode_SRC1_0_10;
wire _zz_decode_SRC1_3_9;
wire _zz_decode_SRC1_4_9;
wire _zz_decode_SRC1_5_11;
wire _zz_decode_SRC1_6_11;
wire _zz_decode_SRC1_7_11;
wire _zz_decode_SRC1_8_11;
wire _zz_decode_SRC1_9_11;
wire _zz_decode_SRC1_10_11;
wire _zz_decode_SRC1_11_11;
wire n17780_5;
wire n17756_6;
wire n17747_5;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack;
wire DBusCachedPlugin_exceptionBus_valid;
wire n9800_6;
wire n17774_6;
wire lastStageRegFileWrite_valid;
wire n12470_5;
wire IBusCachedPlugin_cache_io_cpu_fill_valid;
wire n9595_11;
wire n9594_9;
wire n9936_11;
wire n9935_9;
wire IBusCachedPlugin_fetchPc_pcReg_1_6;
wire IBusCachedPlugin_injector_port_state_2_8;
wire n20610_8;
wire n20639_9;
wire n20611_8;
wire n20612_8;
wire n20613_8;
wire n20614_8;
wire n20615_8;
wire n20616_8;
wire n20617_8;
wire n20618_8;
wire n20619_8;
wire n20620_8;
wire n20621_8;
wire n20622_8;
wire n20623_8;
wire n20624_8;
wire n20625_8;
wire n20626_8;
wire n20627_8;
wire n20628_8;
wire n20629_8;
wire n20630_8;
wire n20631_8;
wire n20632_8;
wire n20633_8;
wire n20634_8;
wire n20635_8;
wire n20636_8;
wire n20637_8;
wire n20638_8;
wire n20639_8;
wire _zz__zz_decode_IS_CSR_14_7;
wire _zz__zz_decode_IS_CSR_15_0_7;
wire _zz__zz_decode_IS_CSR_17_26_7;
wire _zz__zz_decode_IS_CSR_56_4;
wire _zz__zz_decode_IS_CSR_65_0_6;
wire _zz__zz_decode_IS_CSR_76_13_6;
wire _zz__zz_decode_IS_CSR_82_6;
wire _zz__zz_decode_IS_CSR_108_0_6;
wire _zz__zz_decode_IS_CSR_130_0_4;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_7_4;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_6_4;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_5_4;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_4_4;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_3_4;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_2_4;
wire decode_CSR_READ_OPCODE_5;
wire decode_RS2_31_5;
wire decode_RS2_31_6;
wire decode_RS2_30_5;
wire decode_RS2_29_5;
wire decode_RS2_29_6;
wire decode_RS2_28_5;
wire decode_RS2_28_6;
wire decode_RS2_27_5;
wire decode_RS2_27_6;
wire decode_RS2_26_5;
wire decode_RS2_26_6;
wire decode_RS2_26_7;
wire decode_RS2_25_5;
wire decode_RS2_25_6;
wire decode_RS2_24_5;
wire decode_RS2_23_5;
wire decode_RS2_22_5;
wire decode_RS2_22_6;
wire decode_RS2_21_5;
wire decode_RS2_21_6;
wire decode_RS2_20_5;
wire decode_RS2_20_6;
wire decode_RS2_19_5;
wire decode_RS2_19_6;
wire decode_RS2_19_7;
wire decode_RS2_18_5;
wire decode_RS2_18_6;
wire decode_RS2_17_5;
wire decode_RS2_17_6;
wire decode_RS2_17_7;
wire decode_RS2_16_5;
wire decode_RS2_16_6;
wire decode_RS2_15_5;
wire decode_RS2_15_6;
wire decode_RS2_15_7;
wire decode_RS2_14_5;
wire decode_RS2_13_5;
wire decode_RS2_12_5;
wire decode_RS2_11_5;
wire decode_RS2_10_5;
wire decode_RS2_10_6;
wire decode_RS2_10_7;
wire decode_RS2_9_5;
wire decode_RS2_9_6;
wire decode_RS2_8_5;
wire decode_RS2_8_6;
wire decode_RS2_7_5;
wire decode_RS2_7_6;
wire decode_RS2_6_5;
wire decode_RS2_6_6;
wire decode_RS2_5_5;
wire decode_RS2_4_5;
wire decode_RS2_3_5;
wire decode_RS2_2_5;
wire decode_RS2_1_5;
wire decode_RS2_1_6;
wire decode_RS2_0_5;
wire decode_RS2_0_6;
wire decode_RS1_31_5;
wire decode_RS1_31_7;
wire decode_RS1_31_8;
wire decode_RS1_30_5;
wire decode_RS1_29_5;
wire decode_RS1_28_6;
wire decode_RS1_27_6;
wire decode_RS1_26_5;
wire decode_RS1_25_5;
wire decode_RS1_24_5;
wire decode_RS1_23_5;
wire decode_RS1_23_6;
wire decode_RS1_22_5;
wire decode_RS1_22_6;
wire decode_RS1_21_6;
wire decode_RS1_21_7;
wire decode_RS1_21_8;
wire decode_RS1_20_5;
wire decode_RS1_20_6;
wire decode_RS1_19_5;
wire decode_RS1_19_6;
wire decode_RS1_18_5;
wire decode_RS1_17_5;
wire decode_RS1_17_6;
wire decode_RS1_16_5;
wire decode_RS1_16_6;
wire decode_RS1_15_5;
wire decode_RS1_15_6;
wire decode_RS1_14_5;
wire decode_RS1_13_5;
wire decode_RS1_13_6;
wire decode_RS1_12_5;
wire decode_RS1_11_5;
wire decode_RS1_10_5;
wire decode_RS1_9_5;
wire decode_RS1_8_5;
wire decode_RS1_8_6;
wire decode_RS1_7_5;
wire decode_RS1_7_6;
wire decode_RS1_6_5;
wire decode_RS1_5_5;
wire decode_RS1_4_5;
wire decode_RS1_3_5;
wire decode_RS1_3_6;
wire decode_RS1_3_7;
wire decode_RS1_2_5;
wire decode_RS1_2_6;
wire decode_RS1_1_5;
wire decode_RS1_1_6;
wire decode_RS1_0_5;
wire n8302_4;
wire n8302_5;
wire n8302_6;
wire n8302_7;
wire n8303_4;
wire n8303_5;
wire n8303_6;
wire _zz_decode_RS2_1_31_4;
wire _zz_decode_RS2_1_31_5;
wire _zz_decode_RS2_1_30_4;
wire _zz_decode_RS2_1_29_4;
wire _zz_decode_RS2_1_28_4;
wire _zz_decode_RS2_1_27_4;
wire _zz_decode_RS2_1_26_4;
wire _zz_decode_RS2_1_25_4;
wire _zz_decode_RS2_1_24_4;
wire _zz_decode_RS2_1_23_4;
wire _zz_decode_RS2_1_22_4;
wire _zz_decode_RS2_1_21_4;
wire _zz_decode_RS2_1_20_4;
wire _zz_decode_RS2_1_20_5;
wire _zz_decode_RS2_1_20_6;
wire _zz_decode_RS2_1_20_7;
wire _zz_decode_RS2_1_19_4;
wire _zz_decode_RS2_1_18_4;
wire _zz_decode_RS2_1_17_4;
wire _zz_decode_RS2_1_16_4;
wire _zz_decode_RS2_1_16_5;
wire _zz_decode_RS2_1_16_6;
wire _zz_decode_RS2_1_15_4;
wire _zz_decode_RS2_1_14_4;
wire _zz_decode_RS2_1_14_6;
wire _zz_decode_RS2_1_13_4;
wire _zz_decode_RS2_1_13_5;
wire _zz_decode_RS2_1_12_4;
wire _zz_decode_RS2_1_12_5;
wire _zz_decode_RS2_1_11_4;
wire _zz_decode_RS2_1_11_5;
wire _zz_decode_RS2_1_11_6;
wire _zz_decode_RS2_1_10_4;
wire _zz_decode_RS2_1_9_4;
wire _zz_decode_RS2_1_8_4;
wire _zz_decode_RS2_1_8_5;
wire _zz_decode_RS2_1_8_6;
wire _zz_decode_RS2_1_8_7;
wire _zz_decode_RS2_1_7_4;
wire _zz_decode_RS2_1_6_4;
wire _zz_decode_RS2_1_5_4;
wire _zz_decode_RS2_1_4_4;
wire _zz_decode_RS2_1_4_5;
wire _zz_decode_RS2_1_4_6;
wire _zz_decode_RS2_1_4_7;
wire _zz_decode_RS2_1_3_4;
wire _zz_decode_RS2_1_2_4;
wire _zz_decode_RS2_1_2_5;
wire _zz_decode_RS2_2_31_4;
wire _zz_decode_RS2_2_31_5;
wire _zz_decode_RS2_2_31_7;
wire _zz_decode_RS2_2_30_4;
wire _zz_decode_RS2_2_29_4;
wire _zz_decode_RS2_2_29_6;
wire _zz_decode_RS2_2_28_4;
wire _zz_decode_RS2_2_28_5;
wire _zz_decode_RS2_2_28_6;
wire _zz_decode_RS2_2_27_4;
wire _zz_decode_RS2_2_27_5;
wire _zz_decode_RS2_2_26_4;
wire _zz_decode_RS2_2_26_6;
wire _zz_decode_RS2_2_24_4;
wire _zz_decode_RS2_2_24_6;
wire _zz_decode_RS2_2_15_4;
wire _zz_decode_RS2_2_13_4;
wire _zz_decode_RS2_2_13_5;
wire _zz_decode_RS2_2_13_6;
wire _zz_decode_RS2_2_7_5;
wire _zz_decode_RS2_2_6_5;
wire _zz_decode_RS2_2_5_4;
wire _zz_decode_RS2_2_5_5;
wire _zz_decode_RS2_2_4_5;
wire _zz_decode_RS2_2_3_4;
wire _zz_decode_RS2_2_3_5;
wire _zz_decode_RS2_2_2_4;
wire _zz_decode_RS2_2_1_5;
wire n9657_4;
wire n9998_4;
wire _zz_MmuPlugin_shared_refills_1_5;
wire _zz_MmuPlugin_shared_refills_2_1_4;
wire IBusCachedPlugin_fetchPc_output_fire_4;
wire IBusCachedPlugin_fetchPc_output_fire_5;
wire IBusCachedPlugin_fetchPc_output_fire_6;
wire IBusCachedPlugin_fetchPc_output_fire_7;
wire n10472_5;
wire n10472_6;
wire n10472_7;
wire IBusCachedPlugin_fetchPc_pc_31_4;
wire IBusCachedPlugin_fetchPc_pc_31_5;
wire IBusCachedPlugin_fetchPc_pc_31_6;
wire IBusCachedPlugin_fetchPc_pc_30_4;
wire IBusCachedPlugin_fetchPc_pc_30_5;
wire IBusCachedPlugin_fetchPc_pc_29_4;
wire IBusCachedPlugin_fetchPc_pc_29_5;
wire IBusCachedPlugin_fetchPc_pc_28_4;
wire IBusCachedPlugin_fetchPc_pc_28_5;
wire IBusCachedPlugin_fetchPc_pc_28_6;
wire IBusCachedPlugin_fetchPc_pc_27_4;
wire IBusCachedPlugin_fetchPc_pc_27_5;
wire IBusCachedPlugin_fetchPc_pc_27_6;
wire IBusCachedPlugin_fetchPc_pc_26_4;
wire IBusCachedPlugin_fetchPc_pc_26_5;
wire IBusCachedPlugin_fetchPc_pc_26_6;
wire IBusCachedPlugin_fetchPc_pc_25_4;
wire IBusCachedPlugin_fetchPc_pc_25_5;
wire IBusCachedPlugin_fetchPc_pc_25_6;
wire IBusCachedPlugin_fetchPc_pc_24_4;
wire IBusCachedPlugin_fetchPc_pc_24_5;
wire IBusCachedPlugin_fetchPc_pc_24_6;
wire IBusCachedPlugin_fetchPc_pc_23_4;
wire IBusCachedPlugin_fetchPc_pc_23_5;
wire IBusCachedPlugin_fetchPc_pc_23_6;
wire IBusCachedPlugin_fetchPc_pc_22_4;
wire IBusCachedPlugin_fetchPc_pc_22_5;
wire IBusCachedPlugin_fetchPc_pc_22_6;
wire IBusCachedPlugin_fetchPc_pc_21_4;
wire IBusCachedPlugin_fetchPc_pc_21_5;
wire IBusCachedPlugin_fetchPc_pc_20_4;
wire IBusCachedPlugin_fetchPc_pc_20_5;
wire IBusCachedPlugin_fetchPc_pc_19_4;
wire IBusCachedPlugin_fetchPc_pc_19_5;
wire IBusCachedPlugin_fetchPc_pc_19_6;
wire IBusCachedPlugin_fetchPc_pc_18_4;
wire IBusCachedPlugin_fetchPc_pc_18_5;
wire IBusCachedPlugin_fetchPc_pc_17_4;
wire IBusCachedPlugin_fetchPc_pc_17_5;
wire IBusCachedPlugin_fetchPc_pc_16_4;
wire IBusCachedPlugin_fetchPc_pc_16_5;
wire IBusCachedPlugin_fetchPc_pc_16_6;
wire IBusCachedPlugin_fetchPc_pc_15_4;
wire IBusCachedPlugin_fetchPc_pc_15_5;
wire IBusCachedPlugin_fetchPc_pc_15_6;
wire IBusCachedPlugin_fetchPc_pc_14_4;
wire IBusCachedPlugin_fetchPc_pc_14_5;
wire IBusCachedPlugin_fetchPc_pc_14_6;
wire IBusCachedPlugin_fetchPc_pc_13_4;
wire IBusCachedPlugin_fetchPc_pc_13_5;
wire IBusCachedPlugin_fetchPc_pc_13_6;
wire IBusCachedPlugin_fetchPc_pc_12_4;
wire IBusCachedPlugin_fetchPc_pc_12_5;
wire IBusCachedPlugin_fetchPc_pc_12_6;
wire IBusCachedPlugin_fetchPc_pc_11_4;
wire IBusCachedPlugin_fetchPc_pc_11_5;
wire IBusCachedPlugin_fetchPc_pc_11_6;
wire IBusCachedPlugin_fetchPc_pc_10_4;
wire IBusCachedPlugin_fetchPc_pc_10_5;
wire IBusCachedPlugin_fetchPc_pc_10_6;
wire IBusCachedPlugin_fetchPc_pc_9_4;
wire IBusCachedPlugin_fetchPc_pc_9_5;
wire IBusCachedPlugin_fetchPc_pc_9_6;
wire IBusCachedPlugin_fetchPc_pc_8_4;
wire IBusCachedPlugin_fetchPc_pc_8_5;
wire IBusCachedPlugin_fetchPc_pc_8_6;
wire IBusCachedPlugin_fetchPc_pc_7_4;
wire IBusCachedPlugin_fetchPc_pc_7_5;
wire IBusCachedPlugin_fetchPc_pc_7_6;
wire IBusCachedPlugin_fetchPc_pc_6_4;
wire IBusCachedPlugin_fetchPc_pc_6_5;
wire IBusCachedPlugin_fetchPc_pc_6_6;
wire IBusCachedPlugin_fetchPc_pc_5_4;
wire IBusCachedPlugin_fetchPc_pc_5_5;
wire IBusCachedPlugin_fetchPc_pc_5_6;
wire IBusCachedPlugin_fetchPc_pc_4_4;
wire IBusCachedPlugin_fetchPc_pc_4_5;
wire IBusCachedPlugin_fetchPc_pc_4_6;
wire IBusCachedPlugin_fetchPc_pc_3_4;
wire IBusCachedPlugin_fetchPc_pc_3_5;
wire IBusCachedPlugin_fetchPc_pc_3_6;
wire IBusCachedPlugin_fetchPc_pc_2_4;
wire IBusCachedPlugin_fetchPc_pc_2_5;
wire IBusCachedPlugin_fetchPc_pc_2_6;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_5;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_6;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_7;
wire IBusCachedPlugin_decompressor_input_valid_4;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_5;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_5;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_6;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_4;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_5;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_4;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_5;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_6;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_4;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_5;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4;
wire dataCache_1_io_cpu_execute_address_11_15;
wire dataCache_1_io_cpu_execute_address_10_15;
wire dataCache_1_io_cpu_execute_address_9_15;
wire dataCache_1_io_cpu_execute_address_8_15;
wire dataCache_1_io_cpu_execute_address_7_15;
wire dataCache_1_io_cpu_execute_address_7_16;
wire dataCache_1_io_cpu_execute_address_6_15;
wire dataCache_1_io_cpu_execute_address_5_13;
wire dataCache_1_io_cpu_execute_address_4_13;
wire dataCache_1_io_cpu_execute_address_4_14;
wire dataCache_1_io_cpu_execute_address_3_13;
wire dataCache_1_io_cpu_execute_address_2_13;
wire dataCache_1_io_cpu_execute_address_2_14;
wire when_DBusCachedPlugin_l544_4;
wire when_DBusCachedPlugin_l544_5;
wire when_DBusCachedPlugin_l544_6;
wire writeBack_DBusCachedPlugin_rspRf_0_5;
wire writeBack_DBusCachedPlugin_rspRf_0_6;
wire MmuPlugin_dBusAccess_rsp_valid_4;
wire HazardSimplePlugin_writeBackWrites_valid_4;
wire when_MulDivIterativePlugin_l126_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_4;
wire n28552_4;
wire n17750_4;
wire n17750_5;
wire n17750_6;
wire n17753_5;
wire n17753_6;
wire n28569_6;
wire n29855_5;
wire n29855_6;
wire n29855_7;
wire n29855_8;
wire n17838_4;
wire n17838_5;
wire n17839_4;
wire n17839_5;
wire n17843_4;
wire n17843_5;
wire n17843_6;
wire n17881_5;
wire n17882_4;
wire n30284_4;
wire n30284_5;
wire n30270_4;
wire n30267_4;
wire n28658_4;
wire n18463_4;
wire n18463_5;
wire n20101_4;
wire n20102_4;
wire n20103_4;
wire n20104_4;
wire n20105_4;
wire n20106_4;
wire n20107_4;
wire n20109_4;
wire n20111_4;
wire n20112_4;
wire n20114_4;
wire n20115_4;
wire n20116_4;
wire n20117_4;
wire n20118_4;
wire n20120_4;
wire n20121_4;
wire n20122_4;
wire n20123_4;
wire n20124_4;
wire n20127_4;
wire n20129_4;
wire n20130_4;
wire n20402_4;
wire n20402_5;
wire n20402_6;
wire n20538_5;
wire n20606_6;
wire n20606_7;
wire n20608_5;
wire n20609_6;
wire n20609_7;
wire n20640_5;
wire n29554_5;
wire n20738_4;
wire n20738_5;
wire n20739_4;
wire n20739_5;
wire n20740_4;
wire n21860_4;
wire n22180_6;
wire n22183_6;
wire n22195_10;
wire n22195_11;
wire n22220_10;
wire n22225_7;
wire n22242_8;
wire n22259_8;
wire n22266_9;
wire n22282_7;
wire n22282_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_7_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_6_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_4_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_3_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_1_8;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_1_9;
wire _zz_decode_SRC1_31_12;
wire _zz_decode_SRC1_31_13;
wire _zz_decode_SRC1_30_9;
wire _zz_decode_SRC1_30_10;
wire _zz_decode_SRC1_29_9;
wire _zz_decode_SRC1_24_9;
wire _zz_decode_SRC1_21_9;
wire _zz_decode_SRC1_21_10;
wire _zz_decode_SRC1_18_9;
wire _zz_decode_SRC1_14_9;
wire _zz_decode_SRC1_12_9;
wire _zz_decode_SRC1_2_12;
wire _zz_decode_SRC1_2_13;
wire _zz_decode_SRC1_1_12;
wire _zz_decode_SRC2_4_31_8;
wire _zz_decode_SRC2_4_30_9;
wire _zz_decode_SRC2_4_29_8;
wire _zz_decode_SRC2_4_28_8;
wire _zz_decode_SRC2_4_27_8;
wire _zz_decode_SRC2_4_26_8;
wire _zz_decode_SRC2_4_25_8;
wire _zz_decode_SRC2_4_24_9;
wire _zz_decode_SRC2_4_23_9;
wire _zz_decode_SRC2_4_23_10;
wire _zz_decode_SRC2_4_22_8;
wire _zz_decode_SRC2_4_21_8;
wire _zz_decode_SRC2_4_20_8;
wire _zz_decode_SRC2_4_19_8;
wire _zz_decode_SRC2_4_18_8;
wire _zz_decode_SRC2_4_18_9;
wire _zz_decode_SRC2_4_17_8;
wire _zz_decode_SRC2_4_16_8;
wire _zz_decode_SRC2_4_15_8;
wire _zz_decode_SRC2_4_14_8;
wire _zz_decode_SRC2_4_14_9;
wire _zz_decode_SRC2_4_13_9;
wire _zz_decode_SRC2_4_13_10;
wire _zz_decode_SRC2_4_12_8;
wire _zz_decode_SRC2_4_11_8;
wire _zz_decode_SRC2_4_10_8;
wire _zz_decode_SRC2_4_10_9;
wire _zz_decode_SRC2_4_9_8;
wire _zz_decode_SRC2_4_9_9;
wire _zz_decode_SRC2_4_8_8;
wire _zz_decode_SRC2_4_7_8;
wire _zz_decode_SRC2_4_6_8;
wire _zz_decode_SRC2_4_5_8;
wire _zz_decode_SRC2_4_4_10;
wire _zz_decode_SRC2_4_3_9;
wire _zz_decode_SRC2_4_3_10;
wire _zz_decode_SRC2_4_2_10;
wire _zz_decode_SRC2_4_1_9;
wire _zz_decode_SRC2_4_0_9;
wire _zz__zz_decode_IS_CSR_5_6;
wire _zz__zz_decode_IS_CSR_10_31_6;
wire _zz__zz_decode_IS_CSR_17_25_6;
wire _zz__zz_decode_IS_CSR_149_6;
wire IBusCachedPlugin_decompressor_isRvc_8;
wire IBusCachedPlugin_decompressor_isRvc_9;
wire IBusCachedPlugin_decompressor_isRvc_10;
wire IBusCachedPlugin_decompressor_isRvc_11;
wire MmuPlugin_ports_1_requireMmuLockupCalc_8;
wire decode_to_execute_PC_31_7;
wire n21763_5;
wire MmuPlugin_ports_0_cache_0_valid_9;
wire MmuPlugin_ports_0_cache_0_valid_10;
wire MmuPlugin_ports_0_cache_1_valid_9;
wire MmuPlugin_ports_0_cache_2_valid_9;
wire MmuPlugin_ports_0_cache_3_valid_9;
wire MmuPlugin_ports_1_cache_0_valid_9;
wire MmuPlugin_ports_1_cache_1_valid_9;
wire MmuPlugin_ports_1_cache_2_valid_9;
wire MmuPlugin_ports_1_cache_3_valid_9;
wire IBusCachedPlugin_decodePc_pcReg_31_9;
wire IBusCachedPlugin_decompressor_throw2BytesReg_9;
wire CsrPlugin_sstatus_SIE_9;
wire _zz_execute_MEMORY_STORE_DATA_RF_31_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_30_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_29_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_28_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_27_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_26_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_25_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_24_12;
wire _zz_execute_BranchPlugin_branch_src2_6_11_12;
wire n17247_22;
wire n17249_18;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_4;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_5;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_4;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_5;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_4;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_5;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_5;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_6;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_4;
wire n20390_8;
wire n20388_8;
wire n20386_8;
wire n20382_8;
wire n20380_8;
wire n20377_8;
wire n20373_8;
wire n20368_8;
wire n20367_8;
wire n20365_8;
wire n20364_8;
wire n20363_8;
wire n20362_6;
wire _zz_memory_MulDivIterativePlugin_div_result_3_1_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_2_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_2_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_3_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_4_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_4_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_5_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_6_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_6_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_7_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_7_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_8_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_9_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_10_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_11_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_11_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_12_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_13_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_13_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_14_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_14_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_15_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_16_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_16_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_17_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_18_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_19_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_20_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_20_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_21_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_22_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_22_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_23_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_24_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_25_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_25_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_26_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_27_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_27_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_28_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_28_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_29_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_29_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_30_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_30_10;
wire _zz_memory_MulDivIterativePlugin_div_result_3_31_7;
wire _zz_memory_MulDivIterativePlugin_div_result_3_31_8;
wire _zz_memory_MulDivIterativePlugin_div_result_3_31_9;
wire IBusCachedPlugin_decodePc_pcReg_0_12;
wire _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_13;
wire _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_14;
wire _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15;
wire n19787_7;
wire n19787_8;
wire n19787_9;
wire n19785_7;
wire n19785_8;
wire n19784_7;
wire n19784_8;
wire n19783_7;
wire n19783_8;
wire n19783_10;
wire n19782_7;
wire n19782_8;
wire n19782_9;
wire n19782_10;
wire n19781_9;
wire n19780_7;
wire n19780_8;
wire n19780_9;
wire n19780_10;
wire n19779_7;
wire n19779_8;
wire n19778_7;
wire n19778_8;
wire n19778_9;
wire n19777_7;
wire n19777_8;
wire n19776_7;
wire n19775_7;
wire n19775_8;
wire n19774_7;
wire n19774_8;
wire n19774_9;
wire n19773_7;
wire n19773_8;
wire n19773_9;
wire n19767_7;
wire n19767_9;
wire n19766_8;
wire n19765_7;
wire n19765_8;
wire n19765_9;
wire n19764_9;
wire n19763_7;
wire n19763_8;
wire n19763_9;
wire n19763_10;
wire n19762_7;
wire n19762_8;
wire n19762_9;
wire n19762_10;
wire n19761_7;
wire n19761_8;
wire n19761_9;
wire n19760_7;
wire n19760_8;
wire n19760_9;
wire n19759_8;
wire n19759_9;
wire n19758_7;
wire n19758_8;
wire n19758_9;
wire n19757_7;
wire n19757_8;
wire n19757_9;
wire n19756_7;
wire n19756_9;
wire n20571_7;
wire n20571_8;
wire n20571_9;
wire n17847_6;
wire n17402_7;
wire n17405_8;
wire n17780_6;
wire memory_MulDivIterativePlugin_div_counter_valueNext_3_6;
wire memory_MulDivIterativePlugin_div_counter_valueNext_5_6;
wire IBusCachedPlugin_cache_io_cpu_fill_valid_6;
wire decode_CSR_READ_OPCODE_6;
wire decode_RS2_31_7;
wire decode_RS2_31_11;
wire decode_RS2_30_8;
wire decode_RS2_30_10;
wire decode_RS2_29_7;
wire decode_RS2_29_9;
wire decode_RS2_28_7;
wire decode_RS2_28_9;
wire decode_RS2_27_7;
wire decode_RS2_27_8;
wire decode_RS2_26_8;
wire decode_RS2_26_9;
wire decode_RS2_26_10;
wire decode_RS2_26_11;
wire decode_RS2_25_7;
wire decode_RS2_25_8;
wire decode_RS2_25_9;
wire decode_RS2_25_10;
wire decode_RS2_24_7;
wire decode_RS2_24_8;
wire decode_RS2_23_6;
wire decode_RS2_22_8;
wire decode_RS2_22_9;
wire decode_RS2_22_10;
wire decode_RS2_21_7;
wire decode_RS2_21_8;
wire decode_RS2_21_9;
wire decode_RS2_21_10;
wire decode_RS2_21_11;
wire decode_RS2_20_7;
wire decode_RS2_20_8;
wire decode_RS2_19_8;
wire decode_RS2_19_10;
wire decode_RS2_19_11;
wire decode_RS2_18_7;
wire decode_RS2_18_8;
wire decode_RS2_18_9;
wire decode_RS2_18_10;
wire decode_RS2_17_8;
wire decode_RS2_17_9;
wire decode_RS2_17_10;
wire decode_RS2_17_11;
wire decode_RS2_16_7;
wire decode_RS2_15_8;
wire decode_RS2_15_9;
wire decode_RS2_15_10;
wire decode_RS2_15_11;
wire decode_RS2_14_7;
wire decode_RS2_14_8;
wire decode_RS2_13_6;
wire decode_RS2_13_7;
wire decode_RS2_12_6;
wire decode_RS2_12_7;
wire decode_RS2_11_6;
wire decode_RS2_11_7;
wire decode_RS2_10_9;
wire decode_RS2_10_10;
wire decode_RS2_10_11;
wire decode_RS2_9_7;
wire decode_RS2_9_8;
wire decode_RS2_9_9;
wire decode_RS2_9_11;
wire decode_RS2_8_7;
wire decode_RS2_8_8;
wire decode_RS2_7_7;
wire decode_RS2_7_8;
wire decode_RS2_6_7;
wire decode_RS2_5_7;
wire decode_RS2_5_8;
wire decode_RS2_5_9;
wire decode_RS2_5_10;
wire decode_RS2_4_6;
wire decode_RS2_3_6;
wire decode_RS2_3_7;
wire decode_RS2_3_8;
wire decode_RS2_2_6;
wire decode_RS2_1_8;
wire decode_RS1_31_9;
wire decode_RS1_31_10;
wire decode_RS1_31_11;
wire decode_RS1_31_12;
wire decode_RS1_30_6;
wire decode_RS1_30_7;
wire decode_RS1_29_6;
wire decode_RS1_28_7;
wire decode_RS1_27_7;
wire decode_RS1_26_6;
wire decode_RS1_25_7;
wire decode_RS1_25_8;
wire decode_RS1_24_6;
wire decode_RS1_23_7;
wire decode_RS1_22_7;
wire decode_RS1_21_9;
wire decode_RS1_20_7;
wire decode_RS1_20_8;
wire decode_RS1_18_6;
wire decode_RS1_14_6;
wire decode_RS1_13_7;
wire decode_RS1_13_8;
wire decode_RS1_12_6;
wire decode_RS1_12_7;
wire decode_RS1_11_6;
wire decode_RS1_11_7;
wire decode_RS1_10_6;
wire decode_RS1_9_6;
wire decode_RS1_9_7;
wire decode_RS1_8_7;
wire decode_RS1_8_8;
wire decode_RS1_7_7;
wire decode_RS1_7_8;
wire decode_RS1_6_7;
wire decode_RS1_6_8;
wire decode_RS1_5_6;
wire decode_RS1_4_6;
wire decode_RS1_3_8;
wire decode_RS1_3_9;
wire decode_RS1_3_10;
wire decode_RS1_3_11;
wire decode_RS1_3_12;
wire decode_RS1_2_7;
wire decode_RS1_0_6;
wire n8302_8;
wire n8302_9;
wire n8302_10;
wire n8302_11;
wire n8302_12;
wire n8302_13;
wire n8302_14;
wire n8302_15;
wire n8303_7;
wire n8303_9;
wire n8303_10;
wire n8303_11;
wire n8303_12;
wire n8303_13;
wire _zz_decode_RS2_1_31_6;
wire _zz_decode_RS2_1_24_5;
wire _zz_decode_RS2_1_24_6;
wire _zz_decode_RS2_1_23_7;
wire _zz_decode_RS2_1_23_9;
wire _zz_decode_RS2_1_23_10;
wire _zz_decode_RS2_1_23_11;
wire _zz_decode_RS2_1_20_8;
wire _zz_decode_RS2_1_20_9;
wire _zz_decode_RS2_1_20_10;
wire _zz_decode_RS2_1_20_11;
wire _zz_decode_RS2_1_20_12;
wire _zz_decode_RS2_1_16_8;
wire _zz_decode_RS2_1_16_9;
wire _zz_decode_RS2_1_16_10;
wire _zz_decode_RS2_1_16_11;
wire _zz_decode_RS2_1_16_13;
wire _zz_decode_RS2_1_16_14;
wire _zz_decode_RS2_1_16_15;
wire _zz_decode_RS2_1_14_7;
wire _zz_decode_RS2_1_14_8;
wire _zz_decode_RS2_1_14_9;
wire _zz_decode_RS2_1_13_8;
wire _zz_decode_RS2_1_13_10;
wire _zz_decode_RS2_1_13_11;
wire _zz_decode_RS2_1_12_7;
wire _zz_decode_RS2_1_12_10;
wire _zz_decode_RS2_1_12_12;
wire _zz_decode_RS2_1_11_7;
wire _zz_decode_RS2_1_11_8;
wire _zz_decode_RS2_1_11_9;
wire _zz_decode_RS2_1_8_8;
wire _zz_decode_RS2_1_8_9;
wire _zz_decode_RS2_1_8_10;
wire _zz_decode_RS2_1_8_11;
wire _zz_decode_RS2_1_7_5;
wire _zz_decode_RS2_1_4_8;
wire _zz_decode_RS2_1_4_9;
wire _zz_decode_RS2_1_4_10;
wire _zz_decode_RS2_1_4_12;
wire _zz_decode_RS2_1_2_6;
wire _zz_decode_RS2_2_31_8;
wire _zz_decode_RS2_2_31_12;
wire _zz_decode_RS2_2_29_7;
wire _zz_decode_RS2_2_8_6;
wire _zz_decode_RS2_2_5_6;
wire IBusCachedPlugin_fetchPc_output_fire_8;
wire IBusCachedPlugin_fetchPc_output_fire_9;
wire IBusCachedPlugin_fetchPc_output_fire_10;
wire IBusCachedPlugin_fetchPc_output_fire_11;
wire IBusCachedPlugin_fetchPc_output_fire_12;
wire n10472_8;
wire n10472_10;
wire IBusCachedPlugin_fetchPc_pc_31_7;
wire IBusCachedPlugin_fetchPc_pc_31_8;
wire IBusCachedPlugin_fetchPc_pc_30_6;
wire IBusCachedPlugin_fetchPc_pc_30_7;
wire IBusCachedPlugin_fetchPc_pc_30_8;
wire IBusCachedPlugin_fetchPc_pc_29_6;
wire IBusCachedPlugin_fetchPc_pc_29_7;
wire IBusCachedPlugin_fetchPc_pc_29_8;
wire IBusCachedPlugin_fetchPc_pc_28_7;
wire IBusCachedPlugin_fetchPc_pc_28_8;
wire IBusCachedPlugin_fetchPc_pc_28_10;
wire IBusCachedPlugin_fetchPc_pc_27_7;
wire IBusCachedPlugin_fetchPc_pc_27_8;
wire IBusCachedPlugin_fetchPc_pc_27_9;
wire IBusCachedPlugin_fetchPc_pc_26_7;
wire IBusCachedPlugin_fetchPc_pc_26_8;
wire IBusCachedPlugin_fetchPc_pc_26_9;
wire IBusCachedPlugin_fetchPc_pc_26_10;
wire IBusCachedPlugin_fetchPc_pc_25_7;
wire IBusCachedPlugin_fetchPc_pc_25_8;
wire IBusCachedPlugin_fetchPc_pc_25_9;
wire IBusCachedPlugin_fetchPc_pc_24_7;
wire IBusCachedPlugin_fetchPc_pc_24_8;
wire IBusCachedPlugin_fetchPc_pc_24_9;
wire IBusCachedPlugin_fetchPc_pc_23_7;
wire IBusCachedPlugin_fetchPc_pc_23_8;
wire IBusCachedPlugin_fetchPc_pc_23_9;
wire IBusCachedPlugin_fetchPc_pc_23_10;
wire IBusCachedPlugin_fetchPc_pc_22_7;
wire IBusCachedPlugin_fetchPc_pc_22_8;
wire IBusCachedPlugin_fetchPc_pc_22_9;
wire IBusCachedPlugin_fetchPc_pc_22_10;
wire IBusCachedPlugin_fetchPc_pc_21_6;
wire IBusCachedPlugin_fetchPc_pc_21_7;
wire IBusCachedPlugin_fetchPc_pc_21_8;
wire IBusCachedPlugin_fetchPc_pc_20_6;
wire IBusCachedPlugin_fetchPc_pc_20_7;
wire IBusCachedPlugin_fetchPc_pc_19_7;
wire IBusCachedPlugin_fetchPc_pc_19_8;
wire IBusCachedPlugin_fetchPc_pc_19_9;
wire IBusCachedPlugin_fetchPc_pc_19_10;
wire IBusCachedPlugin_fetchPc_pc_18_7;
wire IBusCachedPlugin_fetchPc_pc_18_8;
wire IBusCachedPlugin_fetchPc_pc_17_6;
wire IBusCachedPlugin_fetchPc_pc_17_7;
wire IBusCachedPlugin_fetchPc_pc_17_8;
wire IBusCachedPlugin_fetchPc_pc_16_7;
wire IBusCachedPlugin_fetchPc_pc_16_8;
wire IBusCachedPlugin_fetchPc_pc_16_9;
wire IBusCachedPlugin_fetchPc_pc_16_10;
wire IBusCachedPlugin_fetchPc_pc_15_7;
wire IBusCachedPlugin_fetchPc_pc_15_8;
wire IBusCachedPlugin_fetchPc_pc_15_9;
wire IBusCachedPlugin_fetchPc_pc_15_10;
wire IBusCachedPlugin_fetchPc_pc_14_7;
wire IBusCachedPlugin_fetchPc_pc_14_8;
wire IBusCachedPlugin_fetchPc_pc_14_9;
wire IBusCachedPlugin_fetchPc_pc_14_10;
wire IBusCachedPlugin_fetchPc_pc_13_7;
wire IBusCachedPlugin_fetchPc_pc_13_8;
wire IBusCachedPlugin_fetchPc_pc_13_9;
wire IBusCachedPlugin_fetchPc_pc_13_10;
wire IBusCachedPlugin_fetchPc_pc_12_7;
wire IBusCachedPlugin_fetchPc_pc_12_8;
wire IBusCachedPlugin_fetchPc_pc_12_9;
wire IBusCachedPlugin_fetchPc_pc_12_10;
wire IBusCachedPlugin_fetchPc_pc_11_7;
wire IBusCachedPlugin_fetchPc_pc_11_8;
wire IBusCachedPlugin_fetchPc_pc_11_9;
wire IBusCachedPlugin_fetchPc_pc_11_10;
wire IBusCachedPlugin_fetchPc_pc_10_7;
wire IBusCachedPlugin_fetchPc_pc_10_8;
wire IBusCachedPlugin_fetchPc_pc_10_9;
wire IBusCachedPlugin_fetchPc_pc_10_10;
wire IBusCachedPlugin_fetchPc_pc_9_7;
wire IBusCachedPlugin_fetchPc_pc_9_8;
wire IBusCachedPlugin_fetchPc_pc_9_9;
wire IBusCachedPlugin_fetchPc_pc_9_10;
wire IBusCachedPlugin_fetchPc_pc_8_7;
wire IBusCachedPlugin_fetchPc_pc_8_8;
wire IBusCachedPlugin_fetchPc_pc_8_9;
wire IBusCachedPlugin_fetchPc_pc_7_7;
wire IBusCachedPlugin_fetchPc_pc_7_8;
wire IBusCachedPlugin_fetchPc_pc_7_9;
wire IBusCachedPlugin_fetchPc_pc_6_7;
wire IBusCachedPlugin_fetchPc_pc_6_8;
wire IBusCachedPlugin_fetchPc_pc_6_9;
wire IBusCachedPlugin_fetchPc_pc_6_10;
wire IBusCachedPlugin_fetchPc_pc_5_7;
wire IBusCachedPlugin_fetchPc_pc_5_8;
wire IBusCachedPlugin_fetchPc_pc_5_9;
wire IBusCachedPlugin_fetchPc_pc_5_10;
wire IBusCachedPlugin_fetchPc_pc_4_7;
wire IBusCachedPlugin_fetchPc_pc_4_8;
wire IBusCachedPlugin_fetchPc_pc_4_9;
wire IBusCachedPlugin_fetchPc_pc_4_10;
wire IBusCachedPlugin_fetchPc_pc_3_7;
wire IBusCachedPlugin_fetchPc_pc_3_8;
wire IBusCachedPlugin_fetchPc_pc_3_9;
wire IBusCachedPlugin_fetchPc_pc_3_10;
wire IBusCachedPlugin_fetchPc_pc_2_7;
wire IBusCachedPlugin_fetchPc_pc_2_8;
wire IBusCachedPlugin_fetchPc_pc_2_9;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_8;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_9;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_10;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_12;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_6;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_7;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_7;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_6;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_7;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_8;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_7;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_9;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_10;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_5;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_6;
wire when_DBusCachedPlugin_l544_7;
wire when_DBusCachedPlugin_l544_8;
wire when_DBusCachedPlugin_l544_9;
wire when_DBusCachedPlugin_l544_10;
wire writeBack_DBusCachedPlugin_rspRf_0_7;
wire writeBack_DBusCachedPlugin_rspRf_0_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_8;
wire n28552_5;
wire n17750_7;
wire n29855_9;
wire n29855_10;
wire n29855_11;
wire n17838_6;
wire n17881_7;
wire n18463_6;
wire n18463_7;
wire n20101_5;
wire n20102_5;
wire n20104_5;
wire n20104_6;
wire n20105_5;
wire n20108_5;
wire n20109_5;
wire n20112_5;
wire n20114_5;
wire n20120_5;
wire n20123_5;
wire n20126_5;
wire n20127_5;
wire n20402_7;
wire n20402_8;
wire n20402_10;
wire n20609_8;
wire n29554_6;
wire n29554_8;
wire n20738_6;
wire n20739_7;
wire n20739_8;
wire n21841_5;
wire n22180_8;
wire n22195_12;
wire n22225_8;
wire n22242_10;
wire n22282_9;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_7_9;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_6_9;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_4_9;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_3_9;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_2_9;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_1_10;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_1_11;
wire _zz_decode_SRC1_30_11;
wire _zz_decode_SRC1_2_14;
wire _zz_decode_SRC2_4_30_10;
wire _zz_decode_SRC2_4_29_9;
wire _zz_decode_SRC2_4_21_9;
wire _zz_decode_SRC2_4_11_9;
wire _zz_decode_SRC2_4_5_9;
wire _zz_decode_SRC2_4_3_11;
wire _zz_decode_SRC2_4_0_10;
wire IBusCachedPlugin_decompressor_isRvc_12;
wire decode_to_execute_PC_31_8;
wire decode_to_execute_PC_31_9;
wire n21763_6;
wire CsrPlugin_sstatus_SIE_10;
wire execute_arbitration_isValid_10;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_7;
wire n20376_9;
wire n20373_9;
wire n20373_10;
wire n20370_9;
wire n20367_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_2_11;
wire _zz_memory_MulDivIterativePlugin_div_result_3_10_11;
wire _zz_memory_MulDivIterativePlugin_div_result_3_18_11;
wire _zz_memory_MulDivIterativePlugin_div_result_3_22_11;
wire _zz_memory_MulDivIterativePlugin_div_result_3_26_11;
wire _zz_memory_MulDivIterativePlugin_div_result_3_28_11;
wire IBusCachedPlugin_decodePc_pcReg_0_13;
wire IBusCachedPlugin_decodePc_pcReg_0_14;
wire n19787_10;
wire n19787_11;
wire n19787_12;
wire n19787_13;
wire n19787_14;
wire n19787_15;
wire n19787_16;
wire n19785_9;
wire n19785_10;
wire n19784_9;
wire n19784_10;
wire n19784_11;
wire n19784_12;
wire n19784_13;
wire n19783_11;
wire n19783_12;
wire n19783_13;
wire n19782_11;
wire n19782_12;
wire n19782_13;
wire n19782_14;
wire n19782_15;
wire n19782_16;
wire n19782_17;
wire n19782_18;
wire n19781_11;
wire n19780_11;
wire n19780_12;
wire n19780_14;
wire n19780_15;
wire n19780_16;
wire n19778_12;
wire n19777_10;
wire n19776_8;
wire n19775_10;
wire n19775_11;
wire n19775_12;
wire n19774_10;
wire n19774_11;
wire n19773_10;
wire n19767_10;
wire n19767_11;
wire n19766_10;
wire n19765_10;
wire n19765_11;
wire n19765_12;
wire n19764_10;
wire n19764_11;
wire n19764_12;
wire n19763_11;
wire n19763_12;
wire n19763_13;
wire n19763_14;
wire n19763_15;
wire n19763_16;
wire n19763_17;
wire n19762_11;
wire n19762_12;
wire n19762_13;
wire n19761_10;
wire n19761_11;
wire n19761_12;
wire n19760_10;
wire n19760_11;
wire n19760_12;
wire n19759_10;
wire n19757_10;
wire n19757_11;
wire n19757_12;
wire n20571_10;
wire n20571_11;
wire n20571_12;
wire n20571_13;
wire n20571_14;
wire n20571_15;
wire memory_MulDivIterativePlugin_div_counter_valueNext_5_7;
wire decode_RS2_31_13;
wire decode_RS2_31_14;
wire decode_RS2_31_15;
wire decode_RS2_30_13;
wire decode_RS2_30_14;
wire decode_RS2_30_15;
wire decode_RS2_29_11;
wire decode_RS2_29_12;
wire decode_RS2_28_11;
wire decode_RS2_28_12;
wire decode_RS2_26_12;
wire decode_RS2_26_13;
wire decode_RS2_26_14;
wire decode_RS2_26_15;
wire decode_RS2_26_16;
wire decode_RS2_26_17;
wire decode_RS2_25_12;
wire decode_RS2_25_13;
wire decode_RS2_24_10;
wire decode_RS2_24_11;
wire decode_RS2_22_11;
wire decode_RS2_22_12;
wire decode_RS2_22_13;
wire decode_RS2_22_14;
wire decode_RS2_21_13;
wire decode_RS2_21_14;
wire decode_RS2_21_15;
wire decode_RS2_21_17;
wire decode_RS2_19_12;
wire decode_RS2_19_13;
wire decode_RS2_19_14;
wire decode_RS2_18_11;
wire decode_RS2_18_12;
wire decode_RS2_18_13;
wire decode_RS2_17_12;
wire decode_RS2_17_13;
wire decode_RS2_15_12;
wire decode_RS2_13_8;
wire decode_RS2_13_9;
wire decode_RS2_12_8;
wire decode_RS2_11_8;
wire decode_RS2_10_12;
wire decode_RS2_10_13;
wire decode_RS2_10_14;
wire decode_RS2_9_12;
wire decode_RS2_9_13;
wire decode_RS2_9_14;
wire decode_RS2_8_9;
wire decode_RS2_7_10;
wire decode_RS2_6_10;
wire decode_RS2_5_11;
wire decode_RS2_5_12;
wire decode_RS2_5_13;
wire decode_RS2_3_9;
wire decode_RS2_1_9;
wire decode_RS2_0_8;
wire decode_RS1_22_8;
wire decode_RS1_3_13;
wire decode_RS1_3_14;
wire decode_RS1_3_15;
wire n8302_17;
wire n8302_18;
wire n8302_19;
wire n8302_20;
wire n8302_21;
wire n8302_22;
wire n8302_23;
wire n8302_24;
wire n8302_25;
wire n8302_26;
wire n8302_27;
wire n8302_28;
wire n8302_29;
wire n8303_14;
wire n8303_15;
wire n8303_17;
wire n8303_18;
wire n8303_19;
wire n8303_20;
wire n8303_21;
wire n8303_22;
wire n8303_23;
wire n8303_24;
wire _zz_decode_RS2_1_24_7;
wire _zz_decode_RS2_1_23_12;
wire _zz_decode_RS2_1_23_13;
wire _zz_decode_RS2_1_20_13;
wire _zz_decode_RS2_1_20_14;
wire _zz_decode_RS2_1_20_15;
wire _zz_decode_RS2_1_20_16;
wire _zz_decode_RS2_1_20_17;
wire _zz_decode_RS2_1_20_18;
wire _zz_decode_RS2_1_20_19;
wire _zz_decode_RS2_1_16_16;
wire _zz_decode_RS2_1_16_17;
wire _zz_decode_RS2_1_16_18;
wire _zz_decode_RS2_1_16_19;
wire _zz_decode_RS2_1_16_20;
wire _zz_decode_RS2_1_14_10;
wire _zz_decode_RS2_1_14_11;
wire _zz_decode_RS2_1_14_12;
wire _zz_decode_RS2_1_14_13;
wire _zz_decode_RS2_1_13_12;
wire _zz_decode_RS2_1_13_13;
wire _zz_decode_RS2_1_13_14;
wire _zz_decode_RS2_1_12_13;
wire _zz_decode_RS2_1_12_14;
wire _zz_decode_RS2_1_11_10;
wire _zz_decode_RS2_1_7_6;
wire _zz_decode_RS2_1_4_13;
wire _zz_decode_RS2_1_4_14;
wire _zz_decode_RS2_1_4_15;
wire _zz_decode_RS2_1_4_16;
wire _zz_decode_RS2_1_4_17;
wire _zz_decode_RS2_1_2_8;
wire _zz_decode_RS2_1_2_9;
wire _zz_decode_RS2_1_2_10;
wire _zz_decode_RS2_2_5_7;
wire IBusCachedPlugin_fetchPc_output_fire_13;
wire IBusCachedPlugin_fetchPc_output_fire_14;
wire IBusCachedPlugin_fetchPc_output_fire_15;
wire IBusCachedPlugin_fetchPc_output_fire_16;
wire IBusCachedPlugin_fetchPc_output_fire_18;
wire IBusCachedPlugin_fetchPc_output_fire_19;
wire IBusCachedPlugin_fetchPc_output_fire_20;
wire n10472_12;
wire IBusCachedPlugin_fetchPc_pc_31_9;
wire IBusCachedPlugin_fetchPc_pc_31_10;
wire IBusCachedPlugin_fetchPc_pc_31_11;
wire IBusCachedPlugin_fetchPc_pc_30_9;
wire IBusCachedPlugin_fetchPc_pc_30_10;
wire IBusCachedPlugin_fetchPc_pc_30_11;
wire IBusCachedPlugin_fetchPc_pc_29_9;
wire IBusCachedPlugin_fetchPc_pc_29_10;
wire IBusCachedPlugin_fetchPc_pc_29_11;
wire IBusCachedPlugin_fetchPc_pc_29_12;
wire IBusCachedPlugin_fetchPc_pc_29_13;
wire IBusCachedPlugin_fetchPc_pc_28_12;
wire IBusCachedPlugin_fetchPc_pc_22_11;
wire IBusCachedPlugin_fetchPc_pc_21_9;
wire IBusCachedPlugin_fetchPc_pc_21_10;
wire IBusCachedPlugin_fetchPc_pc_21_11;
wire IBusCachedPlugin_fetchPc_pc_20_9;
wire IBusCachedPlugin_fetchPc_pc_20_10;
wire IBusCachedPlugin_fetchPc_pc_20_11;
wire IBusCachedPlugin_fetchPc_pc_18_9;
wire IBusCachedPlugin_fetchPc_pc_18_10;
wire IBusCachedPlugin_fetchPc_pc_18_11;
wire IBusCachedPlugin_fetchPc_pc_17_9;
wire IBusCachedPlugin_fetchPc_pc_17_10;
wire IBusCachedPlugin_fetchPc_pc_17_11;
wire IBusCachedPlugin_fetchPc_pc_9_11;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_13;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_15;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_16;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_17;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_18;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_19;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_9;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_10;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_7;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_10;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_11;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_31_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_27_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_26_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_24_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_22_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_17_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_15_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_14_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_13_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_12_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_11_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_10_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_6;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_6_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_7;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_4_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_13;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_3_14;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_11;
wire n29855_12;
wire n29855_13;
wire n20102_6;
wire n20104_7;
wire n20111_6;
wire n20112_7;
wire n20120_6;
wire n20402_11;
wire n20402_12;
wire n20609_9;
wire decode_to_execute_PC_31_10;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_10;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_11;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_13;
wire _zz_memory_MulDivIterativePlugin_div_result_3_18_12;
wire _zz_memory_MulDivIterativePlugin_div_result_3_22_12;
wire IBusCachedPlugin_decodePc_pcReg_0_15;
wire IBusCachedPlugin_decodePc_pcReg_0_16;
wire n19787_17;
wire n19787_18;
wire n19787_19;
wire n19787_20;
wire n19787_21;
wire n19787_22;
wire n19787_23;
wire n19787_24;
wire n19787_25;
wire n19787_26;
wire n19785_11;
wire n19785_12;
wire n19784_14;
wire n19783_14;
wire n19783_15;
wire n19783_16;
wire n19782_19;
wire n19782_21;
wire n19782_22;
wire n19782_23;
wire n19782_24;
wire n19782_25;
wire n19780_17;
wire n19780_18;
wire n19776_9;
wire n19775_13;
wire n19775_14;
wire n19762_14;
wire n19761_13;
wire n19757_14;
wire n19757_15;
wire n20571_16;
wire n20571_17;
wire n20571_18;
wire n20571_19;
wire n20571_20;
wire n20571_21;
wire n20571_22;
wire decode_RS2_31_16;
wire decode_RS2_31_17;
wire decode_RS2_30_16;
wire decode_RS2_30_17;
wire decode_RS2_29_13;
wire decode_RS2_29_14;
wire decode_RS2_28_13;
wire decode_RS2_28_14;
wire decode_RS2_28_15;
wire decode_RS2_27_11;
wire decode_RS2_27_12;
wire decode_RS2_26_19;
wire decode_RS2_26_20;
wire decode_RS2_26_21;
wire decode_RS2_26_22;
wire decode_RS2_26_23;
wire decode_RS2_26_24;
wire decode_RS2_26_25;
wire decode_RS2_26_26;
wire decode_RS2_25_15;
wire decode_RS2_25_16;
wire decode_RS2_25_17;
wire decode_RS2_25_18;
wire decode_RS2_24_12;
wire decode_RS2_24_13;
wire decode_RS2_23_8;
wire decode_RS2_22_16;
wire decode_RS2_22_17;
wire decode_RS2_22_18;
wire decode_RS2_21_18;
wire decode_RS2_21_19;
wire decode_RS2_21_20;
wire decode_RS2_21_21;
wire decode_RS2_21_22;
wire decode_RS2_19_15;
wire decode_RS2_19_16;
wire decode_RS2_19_18;
wire decode_RS2_18_14;
wire decode_RS2_18_15;
wire decode_RS2_17_14;
wire decode_RS2_16_9;
wire decode_RS2_15_13;
wire decode_RS2_14_10;
wire decode_RS2_13_10;
wire decode_RS2_10_15;
wire decode_RS2_9_15;
wire decode_RS2_8_11;
wire decode_RS2_7_11;
wire decode_RS2_6_11;
wire decode_RS2_6_12;
wire decode_RS2_5_14;
wire decode_RS2_4_8;
wire decode_RS2_2_8;
wire decode_RS1_3_17;
wire decode_RS1_3_18;
wire decode_RS1_3_19;
wire n8302_30;
wire n8302_31;
wire n8302_32;
wire n8302_33;
wire n8302_34;
wire n8303_25;
wire n8303_26;
wire n8303_27;
wire n8303_28;
wire n8303_29;
wire n8303_30;
wire _zz_decode_RS2_1_23_15;
wire _zz_decode_RS2_1_20_20;
wire _zz_decode_RS2_1_20_21;
wire _zz_decode_RS2_1_16_21;
wire _zz_decode_RS2_1_16_22;
wire _zz_decode_RS2_1_14_16;
wire _zz_decode_RS2_1_14_19;
wire _zz_decode_RS2_1_4_18;
wire _zz_decode_RS2_1_2_11;
wire _zz_decode_RS2_1_2_12;
wire IBusCachedPlugin_fetchPc_output_fire_21;
wire IBusCachedPlugin_fetchPc_output_fire_22;
wire IBusCachedPlugin_fetchPc_output_fire_23;
wire IBusCachedPlugin_fetchPc_output_fire_24;
wire IBusCachedPlugin_fetchPc_output_fire_25;
wire IBusCachedPlugin_fetchPc_output_fire_26;
wire IBusCachedPlugin_fetchPc_output_fire_28;
wire IBusCachedPlugin_fetchPc_output_fire_29;
wire IBusCachedPlugin_fetchPc_output_fire_30;
wire IBusCachedPlugin_fetchPc_output_fire_32;
wire n10472_13;
wire IBusCachedPlugin_fetchPc_pc_29_14;
wire IBusCachedPlugin_fetchPc_pc_29_15;
wire IBusCachedPlugin_fetchPc_pc_29_16;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_20;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_21;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_22;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_7_13;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_10;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_13;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_14;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_2_13;
wire n20112_8;
wire n19787_27;
wire n19787_28;
wire n19787_30;
wire n19787_31;
wire n19787_32;
wire n19787_33;
wire n19787_34;
wire n19787_35;
wire n19783_17;
wire n19783_18;
wire n19782_26;
wire n19782_28;
wire n19776_10;
wire n19776_11;
wire n19761_14;
wire n20571_23;
wire n20571_24;
wire n20571_25;
wire n20571_26;
wire n20571_27;
wire n20571_28;
wire n20571_29;
wire decode_RS2_28_16;
wire decode_RS2_26_27;
wire decode_RS2_26_28;
wire decode_RS2_26_29;
wire decode_RS2_25_19;
wire decode_RS2_25_21;
wire decode_RS2_25_22;
wire decode_RS2_24_15;
wire decode_RS2_22_19;
wire decode_RS2_21_23;
wire decode_RS2_21_24;
wire decode_RS2_19_19;
wire decode_RS2_6_13;
wire decode_RS1_3_20;
wire n8302_35;
wire _zz_decode_RS2_1_2_13;
wire IBusCachedPlugin_fetchPc_output_fire_33;
wire IBusCachedPlugin_fetchPc_output_fire_34;
wire IBusCachedPlugin_fetchPc_output_fire_37;
wire IBusCachedPlugin_fetchPc_output_fire_38;
wire IBusCachedPlugin_fetchPc_output_fire_39;
wire IBusCachedPlugin_fetchPc_output_fire_40;
wire IBusCachedPlugin_fetchPc_output_fire_41;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_12;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_13;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_14;
wire n19787_36;
wire n20571_30;
wire n20571_31;
wire n20571_32;
wire decode_RS2_27_14;
wire decode_RS2_25_23;
wire decode_RS2_24_16;
wire IBusCachedPlugin_fetchPc_output_fire_42;
wire IBusCachedPlugin_fetchPc_output_fire_43;
wire decode_RS2_30_19;
wire n19766_12;
wire when_Pipeline_l124_2;
wire n21165_5;
wire _zz_decode_RS2_1_13_17;
wire _zz_decode_RS2_1_16_24;
wire _zz_memory_MulDivIterativePlugin_div_result_3_21_12;
wire _zz_memory_MulDivIterativePlugin_div_result_3_29_13;
wire decode_RS1_31_14;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_24;
wire decode_RS2_30_21;
wire n19781_13;
wire n19787_38;
wire n19782_30;
wire n19783_21;
wire n20739_10;
wire n28569_10;
wire n22313_8;
wire n22242_12;
wire n22299_8;
wire n22294_10;
wire n29512_5;
wire _zz_decode_RS2_1_13_19;
wire _zz_decode_RS2_1_31_9;
wire _zz_memory_MulDivIterativePlugin_div_result_3_10_13;
wire _zz_decode_RS2_2_16_8;
wire _zz_decode_RS2_2_17_8;
wire _zz_decode_RS2_2_18_8;
wire _zz_decode_RS2_2_19_8;
wire _zz_decode_RS2_2_20_8;
wire _zz_decode_RS2_2_21_8;
wire _zz_decode_RS2_2_22_8;
wire _zz_decode_RS2_2_23_8;
wire _zz_decode_RS2_2_25_8;
wire RegFilePlugin_regFile_153;
wire RegFilePlugin_regFile_155;
wire n29554_10;
wire n28569_12;
wire n28569_14;
wire n29554_12;
wire n19767_13;
wire n19783_23;
wire n19773_13;
wire n20112_10;
wire n20111_8;
wire n20126_7;
wire n20402_14;
wire n20370_11;
wire n20376_11;
wire n22282_11;
wire n8303_32;
wire when_Fetcher_l285;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15;
wire IBusCachedPlugin_fetchPc_pc_20_13;
wire IBusCachedPlugin_fetchPc_pc_7_12;
wire IBusCachedPlugin_fetchPc_pc_8_12;
wire _zz__zz_decode_IS_CSR_15_0_10;
wire decode_RS2_27_16;
wire _zz_decode_RS2_1_23_17;
wire _zz_decode_RS2_1_12_16;
wire _zz_memory_MulDivIterativePlugin_div_result_3_26_13;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6;
wire decode_RS2_19_21;
wire _zz_decode_RS2_1_13_21;
wire decode_RS1_3_22;
wire _zz_decode_RS2_1_14_21;
wire decode_RS2_14_12;
wire _zz_decode_RS2_1_14_23;
wire n19780_21;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_17;
wire n19781_15;
wire n20379_10;
wire _zz_decode_RS2_1_14_25;
wire n22180_10;
wire _zz_decode_RS2_1_14_27;
wire _zz_decode_RS2_1_14_29;
wire decode_RS2_25_27;
wire n19757_17;
wire n19782_32;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17;
wire IBusCachedPlugin_fetchPc_output_fire_45;
wire _zz__zz_decode_IS_CSR_8_0_8;
wire _zz_decode_SRC2_4_4_12;
wire decode_SRC2_FORCE_ZERO;
wire DBusCachedPlugin_exceptionBus_valid_11;
wire n19780_23;
wire n20113_6;
wire n20110_6;
wire n20108_7;
wire n20371_10;
wire n20373_12;
wire n22322_7;
wire n22253_8;
wire n22183_8;
wire n22180_12;
wire n22231_11;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_16;
wire n8302_37;
wire IBusCachedPlugin_fetchPc_pc_18_13;
wire IBusCachedPlugin_fetchPc_pc_24_12;
wire IBusCachedPlugin_fetchPc_pc_25_12;
wire IBusCachedPlugin_fetchPc_pc_27_12;
wire IBusCachedPlugin_fetchPc_pc_28_14;
wire n22304_9;
wire n22231_13;
wire n22183_10;
wire _zz__zz_decode_IS_CSR_56;
wire n20610_13;
wire n17753_8;
wire n22187_8;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_5_18;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_9_16;
wire n17405_11;
wire n17402_10;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9;
wire n19758_12;
wire n28569_16;
wire n9465_8;
wire MmuPlugin_ports_0_requireMmuLockupCalc_7;
wire n29892_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_8_14;
wire n17775_9;
wire n17776_9;
wire CsrPlugin_pipelineLiberator_pcValids_0_11;
wire n19778_14;
wire n19781_17;
wire _zz_memory_MulDivIterativePlugin_div_result_3_18_14;
wire _zz_memory_MulDivIterativePlugin_div_result_3_17_12;
wire _zz_memory_MulDivIterativePlugin_div_result_3_15_12;
wire decode_RS2_24_18;
wire decode_RS2_25_29;
wire _zz_decode_RS2_1_4_20;
wire n8303_34;
wire decode_RS2_20_11;
wire decode_RS2_31_19;
wire _zz_decode_RS2_1_2_15;
wire decode_RS2_31_21;
wire decode_RS1_21_11;
wire _zz_decode_SRC2_4_2_13;
wire _zz_decode_SRC2_4_13_12;
wire _zz_decode_SRC2_4_31_11;
wire n19764_14;
wire n19764_16;
wire n19777_12;
wire n19778_16;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_12;
wire _zz_decode_RS2_2_1_7;
wire _zz_decode_RS2_2_4_7;
wire _zz_decode_RS2_2_6_7;
wire _zz_decode_RS2_2_24_8;
wire _zz_decode_RS2_2_26_8;
wire _zz_decode_RS2_2_29_9;
wire memory_to_writeBack_INSTRUCTION_29_8;
wire decode_RS2_27_18;
wire _zz_decode_RS2_1_12_22;
wire decode_RS2_6_15;
wire decode_RS2_9_17;
wire MmuPlugin_ports_1_cache_3_valid_12;
wire MmuPlugin_ports_1_cache_2_valid_12;
wire MmuPlugin_ports_1_cache_1_valid_12;
wire MmuPlugin_ports_1_cache_0_valid_12;
wire MmuPlugin_ports_0_cache_3_valid_12;
wire MmuPlugin_ports_0_cache_2_valid_12;
wire MmuPlugin_ports_0_cache_1_valid_12;
wire MmuPlugin_ports_0_cache_0_valid_13;
wire IBusCachedPlugin_fetchPc_pc_28_16;
wire n10472_15;
wire execute_arbitration_isValid_12;
wire _zz_decode_RS2_1_23_19;
wire decode_RS1_28_10;
wire decode_RS2_5_16;
wire decode_RS2_21_26;
wire IBusCachedPlugin_iBusRsp_stages_3_input_ready_26;
wire _zz_decode_RS2_1_23_21;
wire decode_RS1_6_10;
wire decode_RS1_27_10;
wire decode_RS2_24_20;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_7;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10;
wire n28557_5;
wire n28552_7;
wire n9660_7;
wire _zz_decode_RS2_2_7_8;
wire n10001_7;
wire _zz_decode_RS2_1_16_26;
wire _zz_decode_RS2_2_0_7;
wire _zz_decode_RS2_2_8_9;
wire _zz_decode_RS2_2_9_8;
wire _zz_decode_RS2_2_10_8;
wire _zz_decode_RS2_2_11_8;
wire _zz_decode_RS2_2_12_8;
wire _zz_decode_RS2_2_14_8;
wire _zz_decode_RS2_2_15_10;
wire _zz_decode_RS2_2_16_10;
wire _zz_decode_RS2_2_17_10;
wire _zz_decode_RS2_2_18_10;
wire _zz_decode_RS2_2_19_10;
wire _zz_decode_RS2_2_20_10;
wire _zz_decode_RS2_2_21_10;
wire _zz_decode_RS2_2_22_10;
wire _zz_decode_RS2_2_23_10;
wire _zz_decode_RS2_2_25_10;
wire _zz_decode_RS2_2_30_8;
wire _zz_decode_RS2_2_31_14;
wire decode_RS1_0_9;
wire decode_RS1_2_12;
wire decode_RS1_4_9;
wire decode_RS1_5_9;
wire decode_RS1_10_9;
wire decode_RS1_13_11;
wire decode_RS1_14_9;
wire decode_RS1_18_9;
wire decode_RS1_23_10;
wire decode_RS1_24_9;
wire decode_RS1_26_9;
wire decode_RS1_27_12;
wire decode_RS1_28_12;
wire decode_RS1_29_9;
wire decode_RS2_2_12;
wire decode_RS2_4_10;
wire decode_RS2_6_17;
wire decode_RS2_7_13;
wire decode_RS2_8_13;
wire decode_RS2_14_14;
wire decode_RS2_16_11;
wire decode_RS2_21_28;
wire decode_RS2_22_21;
wire decode_RS2_23_10;
wire decode_RS2_24_22;
wire decode_RS2_25_31;
wire decode_RS2_26_31;
wire decode_RS2_27_20;
wire decode_RS2_28_18;
wire decode_RS2_29_16;
wire decode_RS2_30_23;
wire decode_RS2_31_27;
wire decode_RS2_0_10;
wire decode_RS2_1_11;
wire decode_RS2_10_17;
wire n29448_6;
wire n20131_6;
wire n20128_6;
wire n20119_6;
wire when_Fetcher_l160_6;
wire n20374_10;
wire n20384_10;
wire n20365_10;
wire n20367_11;
wire n20368_10;
wire n20370_13;
wire n20371_12;
wire n20376_13;
wire n20377_10;
wire n20379_12;
wire n20382_10;
wire n20384_12;
wire n20386_10;
wire n20388_10;
wire n20390_10;
wire n20392_9;
wire n20641_8;
wire n10472_17;
wire IBusCachedPlugin_decodePc_pcReg_0_18;
wire DBusCachedPlugin_mmuBus_rsp_isPaging_6;
wire n30284_9;
wire n30270_8;
wire n30267_8;
wire n17269_10;
wire n17270_10;
wire n17271_10;
wire n17272_10;
wire n17274_10;
wire n17275_10;
wire n17276_10;
wire n17277_10;
wire n21235_6;
wire n21166_6;
wire n21161_7;
wire n21198_6;
wire n17881_9;
wire n17836_10;
wire n30112_5;
wire n30050_5;
wire n30018_5;
wire n29956_5;
wire n28651_5;
wire n28650_5;
wire n28647_5;
wire n28634_5;
wire n28628_5;
wire n28616_5;
wire n17840_7;
wire n17836_12;
wire n17839_7;
wire _zz_decode_RS2_2_13_9;
wire _zz_decode_RS2_2_15_12;
wire _zz_decode_RS2_2_31_16;
wire _zz_decode_RS2_2_31_18;
wire _zz_decode_RS2_2_8_11;
wire _zz_decode_RS2_2_9_10;
wire _zz_decode_RS2_2_10_10;
wire _zz_decode_RS2_2_11_10;
wire _zz_decode_RS2_2_12_10;
wire _zz_decode_RS2_2_14_10;
wire _zz_decode_RS2_2_15_14;
wire _zz_decode_RS2_2_0_9;
wire _zz_decode_RS2_2_2_7;
wire _zz_decode_RS2_2_7_10;
wire _zz_decode_RS2_2_8_13;
wire _zz_decode_RS2_2_9_12;
wire _zz_decode_RS2_2_10_12;
wire _zz_decode_RS2_2_11_12;
wire _zz_decode_RS2_2_12_12;
wire _zz_decode_RS2_2_14_12;
wire _zz_decode_RS2_2_15_16;
wire _zz_decode_RS2_2_16_12;
wire _zz_decode_RS2_2_17_12;
wire _zz_decode_RS2_2_18_12;
wire _zz_decode_RS2_2_19_12;
wire _zz_decode_RS2_2_20_12;
wire _zz_decode_RS2_2_21_12;
wire _zz_decode_RS2_2_22_12;
wire _zz_decode_RS2_2_23_12;
wire _zz_decode_RS2_2_25_12;
wire _zz_decode_RS2_2_30_10;
wire _zz_decode_RS2_2_31_20;
wire _zz_decode_RS2_1_23_23;
wire decode_RS2_19_23;
wire decode_RS2_22_23;
wire decode_RS2_28_20;
wire decode_RS2_29_18;
wire n8_8;
wire n8_10;
wire n24_7;
wire n24_9;
wire n9_6;
wire n23_6;
wire n10_6;
wire n22_6;
wire n11_6;
wire n21_6;
wire n12_6;
wire n20_6;
wire n13_6;
wire n19_6;
wire n14_6;
wire n18_6;
wire n1_9;
wire n1_11;
wire n31_6;
wire n2_8;
wire n30_6;
wire n3_8;
wire n29_6;
wire n4_6;
wire n28_6;
wire n5_6;
wire n27_6;
wire n6_6;
wire n26_6;
wire n19772_11;
wire _zz_MmuPlugin_ports_0_cacheLine_exception_11;
wire _zz_MmuPlugin_ports_0_cacheLine_exception_13;
wire _zz_MmuPlugin_ports_0_cacheLine_superPage_11;
wire _zz_MmuPlugin_ports_0_cacheLine_superPage_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_13;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_11;
wire _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_13;
wire _zz_MmuPlugin_ports_0_cacheLine_allowExecute_11;
wire _zz_MmuPlugin_ports_0_cacheLine_allowExecute_13;
wire _zz_MmuPlugin_ports_0_cacheLine_allowUser_11;
wire _zz_MmuPlugin_ports_0_cacheLine_allowUser_13;
wire _zz_MmuPlugin_ports_1_cacheLine_exception_11;
wire _zz_MmuPlugin_ports_1_cacheLine_exception_13;
wire _zz_MmuPlugin_ports_1_cacheLine_superPage_11;
wire _zz_MmuPlugin_ports_1_cacheLine_superPage_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_13;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_11;
wire _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_13;
wire _zz_MmuPlugin_ports_1_cacheLine_allowRead_11;
wire _zz_MmuPlugin_ports_1_cacheLine_allowRead_13;
wire _zz_MmuPlugin_ports_1_cacheLine_allowWrite_11;
wire _zz_MmuPlugin_ports_1_cacheLine_allowWrite_13;
wire _zz_MmuPlugin_ports_1_cacheLine_allowExecute_11;
wire _zz_MmuPlugin_ports_1_cacheLine_allowExecute_13;
wire _zz_MmuPlugin_ports_1_cacheLine_allowUser_11;
wire _zz_MmuPlugin_ports_1_cacheLine_allowUser_13;
wire n17849_7;
wire execute_arbitration_isValid_14;
wire n20609_11;
wire n20608_7;
wire n21849_6;
wire n21848_6;
wire n21847_6;
wire n21846_6;
wire n21845_6;
wire n21844_6;
wire n21843_6;
wire n21842_6;
wire n21841_7;
wire n21840_6;
wire n21839_6;
wire n21838_6;
wire n21837_6;
wire n21836_6;
wire n21835_6;
wire n21834_6;
wire n21833_6;
wire n21832_6;
wire n21831_6;
wire n21830_6;
wire _zz_decode_RS2_1_12_24;
wire _zz_decode_RS2_1_13_23;
wire MmuPlugin_dBusAccess_cmd_ready;
wire dataCache_1_io_cpu_execute_args_isLrsc_7;
wire execute_MEMORY_LRSC_11;
wire MmuPlugin_ports_0_dirty_10;
wire IBusCachedPlugin_mmuBus_rsp_isPaging_6;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready;
wire n17861_30;
wire IBusCachedPlugin_injector_port_state_0_11;
wire n28658_6;
wire n17846_11;
wire n17860_27;
wire n17860_29;
wire IBusCachedPlugin_fetchPc_output_fire_49;
wire IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_19;
wire n20125_8;
wire MmuPlugin_shared_state_1_2_14;
wire _zz_decode_RS2_1_12_26;
wire decode_RS2_31_29;
wire n17323_7;
wire n17323_8;
wire IBusCachedPlugin_fetchPc_output_fire_51;
wire _zz_MmuPlugin_shared_refills_2_1_11;
wire n17846_13;
wire _zz__zz_decode_IS_CSR_149;
wire _zz_decode_SRC2_4_24_11;
wire n17861_32;
wire n29554_14;
wire _zz__zz_decode_IS_CSR_113;
wire n17881_11;
wire n22231_15;
wire n22236_8;
wire n22304_11;
wire IBusCachedPlugin_fetchPc_output_fire_53;
wire n19775_16;
wire n19759_12;
wire n19756_11;
wire n19779_11;
wire memory_arbitration_isValid_11;
wire CsrPlugin_mepc_31_10;
wire _zz_decode_SRC2_4_30_12;
wire _zz_decode_SRC2_4_23_12;
wire _zz_decode_SRC2_4_2_15;
wire execute_to_memory_IS_DBUS_SHARING_8;
wire memory_MulDivIterativePlugin_rs1_31_10;
wire memory_MulDivIterativePlugin_div_counter_valueNext_1_8;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_15;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_16;
wire MmuPlugin_status_mxr;
wire MmuPlugin_satp_mode;
wire MmuPlugin_shared_dBusRspStaged_valid;
wire IBusCachedPlugin_fetchPc_booted;
wire dBus_rsp_regNext_valid;
wire _zz_5;
wire HazardSimplePlugin_writeBackBuffer_valid;
wire CsrPlugin_mie_MEIE;
wire CsrPlugin_mie_MTIE;
wire CsrPlugin_mie_MSIE;
wire CsrPlugin_medeleg_IAM;
wire CsrPlugin_medeleg_IAF;
wire CsrPlugin_medeleg_II;
wire CsrPlugin_medeleg_BP;
wire CsrPlugin_medeleg_LAM;
wire CsrPlugin_medeleg_LAF;
wire CsrPlugin_medeleg_SAM;
wire CsrPlugin_medeleg_SAF;
wire CsrPlugin_medeleg_EU;
wire CsrPlugin_medeleg_ES;
wire CsrPlugin_medeleg_IPF;
wire CsrPlugin_medeleg_LPF;
wire CsrPlugin_medeleg_SPF;
wire CsrPlugin_mideleg_ST;
wire CsrPlugin_mideleg_SE;
wire CsrPlugin_mideleg_SS;
wire CsrPlugin_mcounteren_TM;
wire CsrPlugin_scounteren_TM;
wire CsrPlugin_sip_SEIP_SOFT;
wire CsrPlugin_sip_STIP;
wire CsrPlugin_sip_SSIP;
wire CsrPlugin_sie_SEIE;
wire CsrPlugin_sie_STIE;
wire CsrPlugin_sie_SSIE;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
wire CsrPlugin_interrupt_valid;
wire CsrPlugin_hadException;
wire execute_CsrPlugin_wfiWake;
wire execute_to_memory_IS_DBUS_SHARING;
wire MmuPlugin_ports_0_requireMmuLockup;
wire MmuPlugin_ports_1_requireMmuLockup;
wire MmuPlugin_shared_dBusRspStaged_payload_error;
wire MmuPlugin_shared_dBusRspStaged_payload_redo;
wire MmuPlugin_ports_0_cache_0_exception;
wire MmuPlugin_ports_0_cache_0_allowExecute;
wire MmuPlugin_ports_0_cache_0_allowUser;
wire MmuPlugin_ports_0_cache_0_superPage;
wire MmuPlugin_ports_0_cache_1_exception;
wire MmuPlugin_ports_0_cache_1_allowExecute;
wire MmuPlugin_ports_0_cache_1_allowUser;
wire MmuPlugin_ports_0_cache_1_superPage;
wire MmuPlugin_ports_0_cache_2_exception;
wire MmuPlugin_ports_0_cache_2_allowExecute;
wire MmuPlugin_ports_0_cache_2_allowUser;
wire MmuPlugin_ports_0_cache_2_superPage;
wire MmuPlugin_ports_0_cache_3_exception;
wire MmuPlugin_ports_0_cache_3_allowExecute;
wire MmuPlugin_ports_0_cache_3_allowUser;
wire MmuPlugin_ports_0_cache_3_superPage;
wire MmuPlugin_ports_1_cache_0_exception;
wire MmuPlugin_ports_1_cache_0_allowRead;
wire MmuPlugin_ports_1_cache_0_allowWrite;
wire MmuPlugin_ports_1_cache_0_allowExecute;
wire MmuPlugin_ports_1_cache_0_allowUser;
wire MmuPlugin_ports_1_cache_0_superPage;
wire MmuPlugin_ports_1_cache_1_exception;
wire MmuPlugin_ports_1_cache_1_allowRead;
wire MmuPlugin_ports_1_cache_1_allowWrite;
wire MmuPlugin_ports_1_cache_1_allowExecute;
wire MmuPlugin_ports_1_cache_1_allowUser;
wire MmuPlugin_ports_1_cache_1_superPage;
wire MmuPlugin_ports_1_cache_2_exception;
wire MmuPlugin_ports_1_cache_2_allowRead;
wire MmuPlugin_ports_1_cache_2_allowWrite;
wire MmuPlugin_ports_1_cache_2_allowExecute;
wire MmuPlugin_ports_1_cache_2_allowUser;
wire MmuPlugin_ports_1_cache_2_superPage;
wire MmuPlugin_ports_1_cache_3_exception;
wire MmuPlugin_ports_1_cache_3_allowRead;
wire MmuPlugin_ports_1_cache_3_allowWrite;
wire MmuPlugin_ports_1_cache_3_allowExecute;
wire MmuPlugin_ports_1_cache_3_allowUser;
wire MmuPlugin_ports_1_cache_3_superPage;
wire IBusCachedPlugin_decompressor_bufferValidLatch;
wire IBusCachedPlugin_decompressor_throw2BytesLatch;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_wr;
wire memory_MulDivIterativePlugin_div_done;
wire memory_MulDivIterativePlugin_div_needRevert;
wire CsrPlugin_mip_MEIP;
wire CsrPlugin_mip_MTIP;
wire CsrPlugin_mip_MSIP;
wire CsrPlugin_sip_SEIP_INPUT;
wire CsrPlugin_mcause_interrupt;
wire decode_to_execute_IS_SFENCE_VMA2;
wire decode_to_execute_RESCHEDULE_NEXT;
wire decode_to_execute_SRC_USE_SUB_LESS;
wire decode_to_execute_MEMORY_ENABLE;
wire execute_to_memory_MEMORY_ENABLE;
wire memory_to_writeBack_MEMORY_ENABLE;
wire decode_to_execute_REGFILE_WRITE_VALID;
wire execute_to_memory_REGFILE_WRITE_VALID;
wire memory_to_writeBack_REGFILE_WRITE_VALID;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE;
wire decode_to_execute_MEMORY_WR;
wire execute_to_memory_MEMORY_WR;
wire memory_to_writeBack_MEMORY_WR;
wire decode_to_execute_MEMORY_LRSC;
wire execute_to_memory_MEMORY_LRSC;
wire memory_to_writeBack_MEMORY_LRSC;
wire decode_to_execute_MEMORY_AMO;
wire decode_to_execute_MEMORY_MANAGMENT;
wire decode_to_execute_SRC_LESS_UNSIGNED;
wire decode_to_execute_IS_MUL;
wire execute_to_memory_IS_MUL;
wire memory_to_writeBack_IS_MUL;
wire decode_to_execute_IS_DIV;
wire execute_to_memory_IS_DIV;
wire decode_to_execute_IS_RS1_SIGNED;
wire decode_to_execute_IS_CSR;
wire decode_to_execute_SRC2_FORCE_ZERO;
wire decode_to_execute_CSR_WRITE_OPCODE;
wire decode_to_execute_CSR_READ_OPCODE;
wire execute_CsrPlugin_csr_768;
wire execute_CsrPlugin_csr_256;
wire execute_CsrPlugin_csr_384;
wire execute_CsrPlugin_csr_3857;
wire execute_CsrPlugin_csr_3858;
wire execute_CsrPlugin_csr_3859;
wire execute_CsrPlugin_csr_3860;
wire execute_CsrPlugin_csr_769;
wire execute_CsrPlugin_csr_836;
wire execute_CsrPlugin_csr_772;
wire execute_CsrPlugin_csr_773;
wire execute_CsrPlugin_csr_833;
wire execute_CsrPlugin_csr_832;
wire execute_CsrPlugin_csr_834;
wire execute_CsrPlugin_csr_835;
wire execute_CsrPlugin_csr_770;
wire execute_CsrPlugin_csr_771;
wire execute_CsrPlugin_csr_3073;
wire execute_CsrPlugin_csr_3201;
wire execute_CsrPlugin_csr_774;
wire execute_CsrPlugin_csr_262;
wire execute_CsrPlugin_csr_324;
wire execute_CsrPlugin_csr_260;
wire execute_CsrPlugin_csr_261;
wire execute_CsrPlugin_csr_321;
wire execute_CsrPlugin_csr_320;
wire execute_CsrPlugin_csr_322;
wire execute_CsrPlugin_csr_323;
wire MmuPlugin_status_sum;
wire MmuPlugin_status_mprv;
wire MmuPlugin_ports_0_cache_0_valid;
wire MmuPlugin_ports_0_cache_1_valid;
wire MmuPlugin_ports_0_cache_2_valid;
wire MmuPlugin_ports_0_cache_3_valid;
wire MmuPlugin_ports_0_dirty;
wire MmuPlugin_ports_1_cache_0_valid;
wire MmuPlugin_ports_1_cache_1_valid;
wire MmuPlugin_ports_1_cache_2_valid;
wire MmuPlugin_ports_1_cache_3_valid;
wire MmuPlugin_ports_1_dirty;
wire IBusCachedPlugin_fetchPc_inc;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
wire _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid;
wire IBusCachedPlugin_decompressor_bufferValid;
wire IBusCachedPlugin_decompressor_throw2BytesReg;
wire _zz_IBusCachedPlugin_injector_decodeInput_valid;
wire CsrPlugin_mstatus_MIE;
wire CsrPlugin_mstatus_MPIE;
wire CsrPlugin_sstatus_SIE;
wire CsrPlugin_sstatus_SPIE;
wire CsrPlugin_pipelineLiberator_pcValids_0;
wire CsrPlugin_pipelineLiberator_pcValids_1;
wire CsrPlugin_pipelineLiberator_pcValids_2;
wire execute_arbitration_isValid;
wire memory_arbitration_isValid;
wire writeBack_arbitration_isValid;
wire CsrPlugin_scause_interrupt;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_15_13;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_16_13;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_17_13;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_18_13;
wire _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_19_13;
wire memory_to_writeBack_IS_DBUS_SHARING;
wire cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN;
wire RegFilePlugin_regFile_87;
wire RegFilePlugin_regFile_86;
wire RegFilePlugin_regFile_85;
wire RegFilePlugin_regFile_84;
wire RegFilePlugin_regFile_91;
wire RegFilePlugin_regFile_90;
wire RegFilePlugin_regFile_89;
wire RegFilePlugin_regFile_88;
wire RegFilePlugin_regFile_95;
wire RegFilePlugin_regFile_94;
wire RegFilePlugin_regFile_93;
wire RegFilePlugin_regFile_92;
wire RegFilePlugin_regFile_99;
wire RegFilePlugin_regFile_98;
wire RegFilePlugin_regFile_97;
wire RegFilePlugin_regFile_96;
wire RegFilePlugin_regFile_103;
wire RegFilePlugin_regFile_102;
wire RegFilePlugin_regFile_101;
wire RegFilePlugin_regFile_100;
wire RegFilePlugin_regFile_107;
wire RegFilePlugin_regFile_106;
wire RegFilePlugin_regFile_105;
wire RegFilePlugin_regFile_104;
wire RegFilePlugin_regFile_111;
wire RegFilePlugin_regFile_110;
wire RegFilePlugin_regFile_109;
wire RegFilePlugin_regFile_108;
wire RegFilePlugin_regFile_115;
wire RegFilePlugin_regFile_114;
wire RegFilePlugin_regFile_113;
wire RegFilePlugin_regFile_112;
wire RegFilePlugin_regFile_119;
wire RegFilePlugin_regFile_118;
wire RegFilePlugin_regFile_117;
wire RegFilePlugin_regFile_116;
wire RegFilePlugin_regFile_123;
wire RegFilePlugin_regFile_122;
wire RegFilePlugin_regFile_121;
wire RegFilePlugin_regFile_120;
wire RegFilePlugin_regFile_127;
wire RegFilePlugin_regFile_126;
wire RegFilePlugin_regFile_125;
wire RegFilePlugin_regFile_124;
wire RegFilePlugin_regFile_131;
wire RegFilePlugin_regFile_130;
wire RegFilePlugin_regFile_129;
wire RegFilePlugin_regFile_128;
wire RegFilePlugin_regFile_135;
wire RegFilePlugin_regFile_134;
wire RegFilePlugin_regFile_133;
wire RegFilePlugin_regFile_132;
wire RegFilePlugin_regFile_139;
wire RegFilePlugin_regFile_138;
wire RegFilePlugin_regFile_137;
wire RegFilePlugin_regFile_136;
wire RegFilePlugin_regFile_143;
wire RegFilePlugin_regFile_142;
wire RegFilePlugin_regFile_141;
wire RegFilePlugin_regFile_140;
wire RegFilePlugin_regFile_147;
wire RegFilePlugin_regFile_146;
wire RegFilePlugin_regFile_145;
wire RegFilePlugin_regFile_144;
wire _zz_execute_SrcPlugin_addSub_0_2;
wire _zz_execute_SrcPlugin_addSub_1_2;
wire _zz_execute_SrcPlugin_addSub_2_2;
wire _zz_execute_SrcPlugin_addSub_3_2;
wire _zz_execute_SrcPlugin_addSub_4_2;
wire _zz_execute_SrcPlugin_addSub_5_2;
wire _zz_execute_SrcPlugin_addSub_6_2;
wire _zz_execute_SrcPlugin_addSub_7_2;
wire _zz_execute_SrcPlugin_addSub_8_2;
wire _zz_execute_SrcPlugin_addSub_9_2;
wire _zz_execute_SrcPlugin_addSub_10_2;
wire _zz_execute_SrcPlugin_addSub_11_2;
wire _zz_execute_SrcPlugin_addSub_12_2;
wire _zz_execute_SrcPlugin_addSub_13_2;
wire _zz_execute_SrcPlugin_addSub_14_2;
wire _zz_execute_SrcPlugin_addSub_15_2;
wire _zz_execute_SrcPlugin_addSub_16_2;
wire _zz_execute_SrcPlugin_addSub_17_2;
wire _zz_execute_SrcPlugin_addSub_18_2;
wire _zz_execute_SrcPlugin_addSub_19_2;
wire _zz_execute_SrcPlugin_addSub_20_2;
wire _zz_execute_SrcPlugin_addSub_21_2;
wire _zz_execute_SrcPlugin_addSub_22_2;
wire _zz_execute_SrcPlugin_addSub_23_2;
wire _zz_execute_SrcPlugin_addSub_24_2;
wire _zz_execute_SrcPlugin_addSub_25_2;
wire _zz_execute_SrcPlugin_addSub_26_2;
wire _zz_execute_SrcPlugin_addSub_27_2;
wire _zz_execute_SrcPlugin_addSub_28_2;
wire _zz_execute_SrcPlugin_addSub_29_2;
wire _zz_execute_SrcPlugin_addSub_30_2;
wire _zz_execute_SrcPlugin_addSub_31_0_COUT;
wire IBusCachedPlugin_decodePc_pcPlus_1_2;
wire IBusCachedPlugin_decodePc_pcPlus_3_2;
wire IBusCachedPlugin_decodePc_pcPlus_4_2;
wire IBusCachedPlugin_decodePc_pcPlus_5_2;
wire IBusCachedPlugin_decodePc_pcPlus_6_2;
wire IBusCachedPlugin_decodePc_pcPlus_7_2;
wire IBusCachedPlugin_decodePc_pcPlus_8_2;
wire IBusCachedPlugin_decodePc_pcPlus_9_2;
wire IBusCachedPlugin_decodePc_pcPlus_10_2;
wire IBusCachedPlugin_decodePc_pcPlus_11_2;
wire IBusCachedPlugin_decodePc_pcPlus_12_2;
wire IBusCachedPlugin_decodePc_pcPlus_13_2;
wire IBusCachedPlugin_decodePc_pcPlus_14_2;
wire IBusCachedPlugin_decodePc_pcPlus_15_2;
wire IBusCachedPlugin_decodePc_pcPlus_16_2;
wire IBusCachedPlugin_decodePc_pcPlus_17_2;
wire IBusCachedPlugin_decodePc_pcPlus_18_2;
wire IBusCachedPlugin_decodePc_pcPlus_19_2;
wire IBusCachedPlugin_decodePc_pcPlus_20_2;
wire IBusCachedPlugin_decodePc_pcPlus_21_2;
wire IBusCachedPlugin_decodePc_pcPlus_22_2;
wire IBusCachedPlugin_decodePc_pcPlus_23_2;
wire IBusCachedPlugin_decodePc_pcPlus_24_2;
wire IBusCachedPlugin_decodePc_pcPlus_25_2;
wire IBusCachedPlugin_decodePc_pcPlus_26_2;
wire IBusCachedPlugin_decodePc_pcPlus_27_2;
wire IBusCachedPlugin_decodePc_pcPlus_28_2;
wire IBusCachedPlugin_decodePc_pcPlus_29_2;
wire IBusCachedPlugin_decodePc_pcPlus_30_2;
wire execute_BranchPlugin_branchAdder_0_2;
wire execute_BranchPlugin_branchAdder_1_2;
wire execute_BranchPlugin_branchAdder_2_2;
wire execute_BranchPlugin_branchAdder_3_2;
wire execute_BranchPlugin_branchAdder_4_2;
wire execute_BranchPlugin_branchAdder_5_2;
wire execute_BranchPlugin_branchAdder_6_2;
wire execute_BranchPlugin_branchAdder_7_2;
wire execute_BranchPlugin_branchAdder_8_2;
wire execute_BranchPlugin_branchAdder_9_2;
wire execute_BranchPlugin_branchAdder_10_2;
wire execute_BranchPlugin_branchAdder_11_2;
wire execute_BranchPlugin_branchAdder_12_2;
wire execute_BranchPlugin_branchAdder_13_2;
wire execute_BranchPlugin_branchAdder_14_2;
wire execute_BranchPlugin_branchAdder_15_2;
wire execute_BranchPlugin_branchAdder_16_2;
wire execute_BranchPlugin_branchAdder_17_2;
wire execute_BranchPlugin_branchAdder_18_2;
wire execute_BranchPlugin_branchAdder_19_2;
wire execute_BranchPlugin_branchAdder_20_2;
wire execute_BranchPlugin_branchAdder_21_2;
wire execute_BranchPlugin_branchAdder_22_2;
wire execute_BranchPlugin_branchAdder_23_2;
wire execute_BranchPlugin_branchAdder_24_2;
wire execute_BranchPlugin_branchAdder_25_2;
wire execute_BranchPlugin_branchAdder_26_2;
wire execute_BranchPlugin_branchAdder_27_2;
wire execute_BranchPlugin_branchAdder_28_2;
wire execute_BranchPlugin_branchAdder_29_2;
wire execute_BranchPlugin_branchAdder_30_2;
wire execute_BranchPlugin_branchAdder_31_0_COUT;
wire writeBack_MulPlugin_result_32_3;
wire writeBack_MulPlugin_result_33_3;
wire writeBack_MulPlugin_result_34_3;
wire writeBack_MulPlugin_result_35_3;
wire writeBack_MulPlugin_result_36_3;
wire writeBack_MulPlugin_result_37_3;
wire writeBack_MulPlugin_result_38_3;
wire writeBack_MulPlugin_result_39_3;
wire writeBack_MulPlugin_result_40_3;
wire writeBack_MulPlugin_result_41_3;
wire writeBack_MulPlugin_result_42_3;
wire writeBack_MulPlugin_result_43_3;
wire writeBack_MulPlugin_result_44_3;
wire writeBack_MulPlugin_result_45_3;
wire writeBack_MulPlugin_result_46_3;
wire writeBack_MulPlugin_result_47_3;
wire writeBack_MulPlugin_result_48_3;
wire writeBack_MulPlugin_result_49_3;
wire writeBack_MulPlugin_result_50_3;
wire writeBack_MulPlugin_result_51_3;
wire writeBack_MulPlugin_result_52_3;
wire writeBack_MulPlugin_result_53_3;
wire writeBack_MulPlugin_result_54_3;
wire writeBack_MulPlugin_result_55_3;
wire writeBack_MulPlugin_result_56_3;
wire writeBack_MulPlugin_result_57_3;
wire writeBack_MulPlugin_result_58_3;
wire writeBack_MulPlugin_result_59_3;
wire writeBack_MulPlugin_result_60_3;
wire writeBack_MulPlugin_result_61_3;
wire writeBack_MulPlugin_result_62_3;
wire writeBack_MulPlugin_result_63_0_COUT;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_0_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_1_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_2_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_3_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_4_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_5_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_6_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_7_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_8_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_9_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_10_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_11_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_12_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_13_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_14_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_15_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_16_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_17_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_18_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_19_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_20_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_21_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_22_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_23_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_24_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_25_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_26_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_27_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_28_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_29_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_30_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_31_3;
wire memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_32_0_COUT;
wire IBusCachedPlugin_decodePc_pcPlus_2_4;
wire n2423_1_SUM;
wire n2423_3;
wire n2424_1_SUM;
wire n2424_3;
wire n2425_1_SUM;
wire n2425_3;
wire n2426_1_SUM;
wire n2426_3;
wire n2427_1_SUM;
wire n2427_3;
wire n2428_1_SUM;
wire n2428_3;
wire n2429_1_SUM;
wire n2429_3;
wire n2430_1_SUM;
wire n2430_3;
wire n2431_1_SUM;
wire n2431_3;
wire n2432_1_SUM;
wire n2432_3;
wire n2434_1_SUM;
wire n2434_3;
wire n2435_1_SUM;
wire n2435_3;
wire n2436_1_SUM;
wire n2436_3;
wire n2437_1_SUM;
wire n2437_3;
wire n2438_1_SUM;
wire n2438_3;
wire n2439_1_SUM;
wire n2439_3;
wire n2440_1_SUM;
wire n2440_3;
wire n2441_1_SUM;
wire n2441_3;
wire n2442_1_SUM;
wire n2442_3;
wire n2443_1_SUM;
wire n2443_3;
wire n2445_1_SUM;
wire n2445_3;
wire n2446_1_SUM;
wire n2446_3;
wire n2447_1_SUM;
wire n2447_3;
wire n2448_1_SUM;
wire n2448_3;
wire n2449_1_SUM;
wire n2449_3;
wire n2450_1_SUM;
wire n2450_3;
wire n2451_1_SUM;
wire n2451_3;
wire n2452_1_SUM;
wire n2452_3;
wire n2453_1_SUM;
wire n2453_3;
wire n2454_1_SUM;
wire n2454_3;
wire n2456_1_SUM;
wire n2456_3;
wire n2457_1_SUM;
wire n2457_3;
wire n2458_1_SUM;
wire n2458_3;
wire n2459_1_SUM;
wire n2459_3;
wire n2460_1_SUM;
wire n2460_3;
wire n2461_1_SUM;
wire n2461_3;
wire n2462_1_SUM;
wire n2462_3;
wire n2463_1_SUM;
wire n2463_3;
wire n2464_1_SUM;
wire n2464_3;
wire n2465_1_SUM;
wire n2465_3;
wire n2487_1_SUM;
wire n2487_3;
wire n2488_1_SUM;
wire n2488_3;
wire n2489_1_SUM;
wire n2489_3;
wire n2490_1_SUM;
wire n2490_3;
wire n2491_1_SUM;
wire n2491_3;
wire n2492_1_SUM;
wire n2492_3;
wire n2493_1_SUM;
wire n2493_3;
wire n2494_1_SUM;
wire n2494_3;
wire n2495_1_SUM;
wire n2495_3;
wire n2496_1_SUM;
wire n2496_3;
wire n2498_1_SUM;
wire n2498_3;
wire n2499_1_SUM;
wire n2499_3;
wire n2500_1_SUM;
wire n2500_3;
wire n2501_1_SUM;
wire n2501_3;
wire n2502_1_SUM;
wire n2502_3;
wire n2503_1_SUM;
wire n2503_3;
wire n2504_1_SUM;
wire n2504_3;
wire n2505_1_SUM;
wire n2505_3;
wire n2506_1_SUM;
wire n2506_3;
wire n2507_1_SUM;
wire n2507_3;
wire n2509_1_SUM;
wire n2509_3;
wire n2510_1_SUM;
wire n2510_3;
wire n2511_1_SUM;
wire n2511_3;
wire n2512_1_SUM;
wire n2512_3;
wire n2513_1_SUM;
wire n2513_3;
wire n2514_1_SUM;
wire n2514_3;
wire n2515_1_SUM;
wire n2515_3;
wire n2516_1_SUM;
wire n2516_3;
wire n2517_1_SUM;
wire n2517_3;
wire n2518_1_SUM;
wire n2518_3;
wire n2520_1_SUM;
wire n2520_3;
wire n2521_1_SUM;
wire n2521_3;
wire n2522_1_SUM;
wire n2522_3;
wire n2523_1_SUM;
wire n2523_3;
wire n2524_1_SUM;
wire n2524_3;
wire n2525_1_SUM;
wire n2525_3;
wire n2526_1_SUM;
wire n2526_3;
wire n2527_1_SUM;
wire n2527_3;
wire n2528_1_SUM;
wire n2528_3;
wire n2529_1_SUM;
wire n2529_3;
wire n9475_1_SUM;
wire n9475_3;
wire n9476_1_SUM;
wire n9476_3;
wire n9477_1_SUM;
wire n9477_3;
wire n9478_1_SUM;
wire n9478_3;
wire n9479_1_SUM;
wire n9479_3;
wire n9480_1_SUM;
wire n9480_3;
wire n9481_1_SUM;
wire n9481_3;
wire n9482_1_SUM;
wire n9482_3;
wire n9483_1_SUM;
wire n9483_3;
wire n9484_1_SUM;
wire n9484_3;
wire n9487_1_SUM;
wire n9487_3;
wire n9488_1_SUM;
wire n9488_3;
wire n9489_1_SUM;
wire n9489_3;
wire n9490_1_SUM;
wire n9490_3;
wire n9491_1_SUM;
wire n9491_3;
wire n9492_1_SUM;
wire n9492_3;
wire n9493_1_SUM;
wire n9493_3;
wire n9494_1_SUM;
wire n9494_3;
wire n9495_1_SUM;
wire n9495_3;
wire n9496_1_SUM;
wire n9496_3;
wire n9500_1_SUM;
wire n9500_3;
wire n9501_1_SUM;
wire n9501_3;
wire n9502_1_SUM;
wire n9502_3;
wire n9503_1_SUM;
wire n9503_3;
wire n9504_1_SUM;
wire n9504_3;
wire n9505_1_SUM;
wire n9505_3;
wire n9506_1_SUM;
wire n9506_3;
wire n9507_1_SUM;
wire n9507_3;
wire n9508_1_SUM;
wire n9508_3;
wire n9509_1_SUM;
wire n9509_3;
wire n9512_1_SUM;
wire n9512_3;
wire n9513_1_SUM;
wire n9513_3;
wire n9514_1_SUM;
wire n9514_3;
wire n9515_1_SUM;
wire n9515_3;
wire n9516_1_SUM;
wire n9516_3;
wire n9517_1_SUM;
wire n9517_3;
wire n9518_1_SUM;
wire n9518_3;
wire n9519_1_SUM;
wire n9519_3;
wire n9520_1_SUM;
wire n9520_3;
wire n9521_1_SUM;
wire n9521_3;
wire n9816_1_SUM;
wire n9816_3;
wire n9817_1_SUM;
wire n9817_3;
wire n9818_1_SUM;
wire n9818_3;
wire n9819_1_SUM;
wire n9819_3;
wire n9820_1_SUM;
wire n9820_3;
wire n9821_1_SUM;
wire n9821_3;
wire n9822_1_SUM;
wire n9822_3;
wire n9823_1_SUM;
wire n9823_3;
wire n9824_1_SUM;
wire n9824_3;
wire n9825_1_SUM;
wire n9825_3;
wire n9828_1_SUM;
wire n9828_3;
wire n9829_1_SUM;
wire n9829_3;
wire n9830_1_SUM;
wire n9830_3;
wire n9831_1_SUM;
wire n9831_3;
wire n9832_1_SUM;
wire n9832_3;
wire n9833_1_SUM;
wire n9833_3;
wire n9834_1_SUM;
wire n9834_3;
wire n9835_1_SUM;
wire n9835_3;
wire n9836_1_SUM;
wire n9836_3;
wire n9837_1_SUM;
wire n9837_3;
wire n9841_1_SUM;
wire n9841_3;
wire n9842_1_SUM;
wire n9842_3;
wire n9843_1_SUM;
wire n9843_3;
wire n9844_1_SUM;
wire n9844_3;
wire n9845_1_SUM;
wire n9845_3;
wire n9846_1_SUM;
wire n9846_3;
wire n9847_1_SUM;
wire n9847_3;
wire n9848_1_SUM;
wire n9848_3;
wire n9849_1_SUM;
wire n9849_3;
wire n9850_1_SUM;
wire n9850_3;
wire n9853_1_SUM;
wire n9853_3;
wire n9854_1_SUM;
wire n9854_3;
wire n9855_1_SUM;
wire n9855_3;
wire n9856_1_SUM;
wire n9856_3;
wire n9857_1_SUM;
wire n9857_3;
wire n9858_1_SUM;
wire n9858_3;
wire n9859_1_SUM;
wire n9859_3;
wire n9860_1_SUM;
wire n9860_3;
wire n9861_1_SUM;
wire n9861_3;
wire n9862_1_SUM;
wire n9862_3;
wire n13695_1_SUM;
wire n13695_3;
wire n13696_1_SUM;
wire n13696_3;
wire n13697_1_SUM;
wire n13697_3;
wire n13698_1_SUM;
wire n13698_3;
wire n13699_1_SUM;
wire n13699_3;
wire n13701_1_SUM;
wire n13701_3;
wire n13702_1_SUM;
wire n13702_3;
wire n13703_1_SUM;
wire n13703_3;
wire n13704_1_SUM;
wire n13704_3;
wire n13705_1_SUM;
wire n13705_3;
wire n13708_1_SUM;
wire n13708_3;
wire n13709_1_SUM;
wire n13709_3;
wire n13710_1_SUM;
wire n13710_3;
wire n13711_1_SUM;
wire n13711_3;
wire n13712_1_SUM;
wire n13712_3;
wire n13714_1_SUM;
wire n13714_3;
wire n13715_1_SUM;
wire n13715_3;
wire n13716_1_SUM;
wire n13716_3;
wire n13717_1_SUM;
wire n13717_3;
wire n13718_1_SUM;
wire n13718_3;
wire n13723_1_SUM;
wire n13723_3;
wire n13724_1_SUM;
wire n13724_3;
wire n13725_1_SUM;
wire n13725_3;
wire n13726_1_SUM;
wire n13726_3;
wire n13727_1_SUM;
wire n13727_3;
wire n13729_1_SUM;
wire n13729_3;
wire n13730_1_SUM;
wire n13730_3;
wire n13731_1_SUM;
wire n13731_3;
wire n13732_1_SUM;
wire n13732_3;
wire n13733_1_SUM;
wire n13733_3;
wire n13738_1_SUM;
wire n13738_3;
wire n13739_1_SUM;
wire n13739_3;
wire n13740_1_SUM;
wire n13740_3;
wire n13741_1_SUM;
wire n13741_3;
wire n13742_1_SUM;
wire n13742_3;
wire n13744_1_SUM;
wire n13744_3;
wire n13745_1_SUM;
wire n13745_3;
wire n13746_1_SUM;
wire n13746_3;
wire n13747_1_SUM;
wire n13747_3;
wire n13748_1_SUM;
wire n13748_3;
wire n13286_1_SUM;
wire n13286_3;
wire n13287_1_SUM;
wire n13287_3;
wire n13288_1_SUM;
wire n13288_3;
wire n13289_1_SUM;
wire n13289_3;
wire n13290_1_SUM;
wire n13290_3;
wire n13291_1_SUM;
wire n13291_3;
wire n13292_1_SUM;
wire n13292_3;
wire n13293_1_SUM;
wire n13293_3;
wire n13294_1_SUM;
wire n13294_3;
wire n13295_1_SUM;
wire n13295_3;
wire n13296_1_SUM;
wire n13296_3;
wire n13297_1_SUM;
wire n13297_3;
wire n13298_1_SUM;
wire n13298_3;
wire n13299_1_SUM;
wire n13299_3;
wire n13300_1_SUM;
wire n13300_3;
wire n13301_1_SUM;
wire n13301_3;
wire n13302_1_SUM;
wire n13302_3;
wire n13303_1_SUM;
wire n13303_3;
wire n13304_1_SUM;
wire n13304_3;
wire n13305_1_SUM;
wire n13305_3;
wire n13306_1_SUM;
wire n13306_3;
wire n13307_1_SUM;
wire n13307_3;
wire n13308_1_SUM;
wire n13308_3;
wire n13309_1_SUM;
wire n13309_3;
wire n13310_1_SUM;
wire n13310_3;
wire n13311_1_SUM;
wire n13311_3;
wire n13312_1_SUM;
wire n13312_3;
wire n13313_1_SUM;
wire n13313_3;
wire n13314_1_SUM;
wire n13314_3;
wire n13315_1_SUM;
wire n13315_3;
wire n13316_1_SUM;
wire n13316_3;
wire n13317_1_SUM;
wire n13317_3;
wire _zz_MmuPlugin_ports_0_cacheLine_exception;
wire _zz_MmuPlugin_ports_0_cacheLine_superPage;
wire _zz_MmuPlugin_ports_0_cacheLine_allowExecute;
wire _zz_MmuPlugin_ports_0_cacheLine_allowUser;
wire _zz_MmuPlugin_ports_1_cacheLine_exception;
wire _zz_MmuPlugin_ports_1_cacheLine_superPage;
wire _zz_MmuPlugin_ports_1_cacheLine_allowRead;
wire _zz_MmuPlugin_ports_1_cacheLine_allowWrite;
wire _zz_MmuPlugin_ports_1_cacheLine_allowExecute;
wire _zz_MmuPlugin_ports_1_cacheLine_allowUser;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_28;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_30;
wire CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_32;
wire n20610_6;
wire n20611_6;
wire n20612_6;
wire n20613_6;
wire n20614_6;
wire n20615_6;
wire n20616_6;
wire n20617_6;
wire n20618_6;
wire n20619_6;
wire n20620_6;
wire n20621_6;
wire n20622_6;
wire n20623_6;
wire n20624_6;
wire n20625_6;
wire n20626_6;
wire n20627_6;
wire n20628_6;
wire n20629_6;
wire n20630_6;
wire n20631_6;
wire n20632_6;
wire n20633_6;
wire n20634_6;
wire n20635_6;
wire n20636_6;
wire n20637_6;
wire n20638_6;
wire n20639_6;
wire n21230_5;
wire n21620_5;
wire _zz_when_InstructionCache_l342;
wire decodeStage_mmuRsp_isPaging;
wire decodeStage_mmuRsp_allowExecute;
wire decodeStage_mmuRsp_exception;
wire IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling;
wire decodeStage_hit_valid;
wire lineLoader_flushPending_11;
wire lineLoader_flushPending;
wire dataCache_1_io_cpu_writeBack_isWrite;
wire stageB_request_isLrsc;
wire stageB_request_isAmo;
wire stageB_mmuRsp_isPaging;
wire stageB_mmuRsp_allowRead;
wire stageB_mmuRsp_allowWrite;
wire stageB_mmuRsp_exception;
wire stageB_mmuRsp_refilling;
wire stageB_unaligned;
wire loader_valid_regNext;
wire dataCache_1_io_cpu_writeBack_exclusiveOk;
wire memCmdSent;
wire stageB_flusher_waitDone;
wire dataCache_1_io_cpu_execute_refilling;
wire stageB_amo_internal_resultRegValid;
wire n2326_5;
wire when_DataCache_l1129;
wire dataCache_1_io_cpu_writeBack_accessError;
wire stageB_amo_internal_resultRegValid_8;
wire n2326_6;
wire stageB_lrSc_reserved_6;
wire n4_7;
wire n1030_6;
wire stageA_dataColisions_0_6;
wire n4_9;
wire n1030_9;
wire io_mem_cmd_payload_size_2_7;
wire dataCache_1_io_cpu_writeBack_unalignedAccess;
wire io_mem_cmd_payload_address_5_7;
wire [31:0] _zz_execute_SrcPlugin_addSub_3;
wire [0:0] _zz__zz_decode_IS_CSR_8;
wire [26:25] _zz__zz_decode_IS_CSR_17;
wire [0:0] _zz__zz_decode_IS_CSR_65;
wire [13:13] _zz__zz_decode_IS_CSR_76;
wire [0:0] _zz__zz_decode_IS_CSR_130;
wire [7:2] _zz_writeBack_DBusCachedPlugin_rspShifted_2;
wire [31:0] decode_RS2;
wire [31:0] decode_RS1;
wire [31:2] _zz_decode_RS2_1;
wire [31:0] _zz_decode_RS2_2;
wire [3:0] MmuPlugin_ports_0_cacheHitsCalc;
wire [31:12] IBusCachedPlugin_mmuBus_rsp_physicalAddress;
wire [3:0] MmuPlugin_ports_1_cacheHitsCalc;
wire [31:12] DBusCachedPlugin_mmuBus_rsp_physicalAddress;
wire [1:1] _zz_MmuPlugin_shared_refills;
wire [31:2] IBusCachedPlugin_fetchPc_pc;
wire [19:15] IBusCachedPlugin_decompressor_output_payload_rsp_inst;
wire [31:2] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address;
wire [31:0] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data;
wire [3:0] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask;
wire [2:0] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size;
wire [31:8] _zz_execute_MEMORY_STORE_DATA_RF;
wire [0:0] writeBack_DBusCachedPlugin_rspRf;
wire [37:36] _zz_decode_IS_CSR;
wire [31:12] execute_SrcPlugin_addSub;
wire [16:16] execute_MulPlugin_aHigh;
wire [16:16] execute_MulPlugin_bHigh;
wire [31:0] memory_MulDivIterativePlugin_div_stage_0_outRemainder;
wire [3:0] CsrPlugin_trapCause;
wire [31:0] _zz_CsrPlugin_csrMapping_writeDataSignal;
wire [31:0] execute_BranchPlugin_branch_src1;
wire [11:0] _zz_execute_BranchPlugin_branch_src2_6;
wire [7:1] _zz_writeBack_DBusCachedPlugin_rspShifted;
wire [2:1] _zz_decode_SRC1;
wire [4:0] _zz_decode_SRC2_4;
wire [0:0] _zz__zz_decode_IS_CSR_25;
wire [19:15] _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c;
wire [31:1] _zz_memory_MulDivIterativePlugin_div_result_3;
wire [0:0] _zz_IBusCachedPlugin_jump_pcLoad_payload_5;
wire [5:0] memory_MulDivIterativePlugin_div_counter_valueNext;
wire [31:0] lastStageRegFileWrite_payload_data;
wire [4:0] lastStageRegFileWrite_payload_address;
wire [0:0] _zz__zz_decode_IS_CSR_108;
wire [31:31] _zz__zz_decode_IS_CSR_10;
wire [0:0] _zz__zz_decode_IS_CSR_15;
wire [31:12] _zz_MmuPlugin_shared_vpn_0;
wire [31:0] _zz_decode_RS2;
wire [31:15] execute_FullBarrelShifterPlugin_reversed;
wire [11:2] dataCache_1_io_cpu_execute_address;
wire [1:0] MmuPlugin_ports_0_entryToReplace_value;
wire [1:0] MmuPlugin_ports_1_entryToReplace_value;
wire [31:1] IBusCachedPlugin_fetchPc_pcReg;
wire [5:0] memory_MulDivIterativePlugin_div_counter_value;
wire [1:0] _zz_CsrPlugin_privilege;
wire [1:0] CsrPlugin_mstatus_MPP;
wire [3:0] MmuPlugin_ports_0_cacheHits;
wire [3:0] MmuPlugin_ports_1_cacheHits;
wire [29:0] MmuPlugin_shared_dBusRspStaged_payload_data;
wire [9:0] MmuPlugin_shared_pteBuffer_PPN0;
wire [9:0] MmuPlugin_shared_pteBuffer_PPN1;
wire [1:0] MmuPlugin_shared_portSortedOh;
wire [9:0] MmuPlugin_shared_vpn_1;
wire [9:0] MmuPlugin_shared_vpn_0;
wire [9:0] MmuPlugin_ports_0_cache_0_virtualAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_0_virtualAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_0_physicalAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_0_physicalAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_1_virtualAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_1_virtualAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_1_physicalAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_1_physicalAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_2_virtualAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_2_virtualAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_2_physicalAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_2_physicalAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_3_virtualAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_3_virtualAddress_1;
wire [9:0] MmuPlugin_ports_0_cache_3_physicalAddress_0;
wire [9:0] MmuPlugin_ports_0_cache_3_physicalAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_0_virtualAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_0_virtualAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_0_physicalAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_0_physicalAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_1_virtualAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_1_virtualAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_1_physicalAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_1_physicalAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_2_virtualAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_2_virtualAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_2_physicalAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_2_physicalAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_3_virtualAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_3_virtualAddress_1;
wire [9:0] MmuPlugin_ports_1_cache_3_physicalAddress_0;
wire [9:0] MmuPlugin_ports_1_cache_3_physicalAddress_1;
wire [31:1] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
wire [31:1] _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload;
wire [15:0] IBusCachedPlugin_decompressor_bufferData;
wire [31:2] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address;
wire [31:0] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data;
wire [3:0] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask;
wire [2:0] cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size;
wire [31:0] dBus_rsp_regNext_payload_data;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data;
wire [31:0] memory_MulDivIterativePlugin_accumulator;
wire [31:0] memory_MulDivIterativePlugin_div_result;
wire [31:0] memory_MulDivIterativePlugin_rs2;
wire [3:1] CsrPlugin_interrupt_code;
wire [1:1] CsrPlugin_interrupt_targetPrivilege;
wire [3:0] CsrPlugin_mcause_exceptionCode;
wire [31:0] CsrPlugin_mtval;
wire [31:0] decode_to_execute_PC;
wire [31:0] execute_to_memory_PC;
wire [31:0] memory_to_writeBack_PC;
wire [31:0] decode_to_execute_INSTRUCTION;
wire [29:7] execute_to_memory_INSTRUCTION;
wire [28:7] memory_to_writeBack_INSTRUCTION;
wire [1:0] decode_to_execute_ALU_CTRL;
wire [0:0] decode_to_execute_ALU_BITWISE_CTRL;
wire [1:0] decode_to_execute_SHIFT_CTRL;
wire [2:0] decode_to_execute_ENV_CTRL;
wire [2:0] execute_to_memory_ENV_CTRL;
wire [2:0] memory_to_writeBack_ENV_CTRL;
wire [1:0] decode_to_execute_BRANCH_CTRL;
wire [31:0] execute_RS1;
wire [31:0] execute_RS2;
wire [31:0] decode_to_execute_SRC1;
wire [31:0] decode_to_execute_SRC2;
wire [31:1] execute_to_memory_MEMORY_STORE_DATA_RF;
wire [31:0] memory_to_writeBack_MEMORY_STORE_DATA_RF;
wire [31:0] execute_to_memory_MEMORY_VIRTUAL_ADDRESS;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_MUL_HH;
wire [8:0] MmuPlugin_satp_asid;
wire [21:0] MmuPlugin_satp_ppn;
wire [29:0] CsrPlugin_mtvec_base;
wire [31:0] CsrPlugin_mscratch;
wire [29:0] CsrPlugin_stvec_base;
wire [31:0] CsrPlugin_sscratch;
wire [31:0] IBusCachedPlugin_decodePc_pcReg;
wire [0:0] CsrPlugin_sstatus_SPP;
wire [31:1] _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst;
wire [31:0] memory_MulDivIterativePlugin_rs1;
wire [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
wire [3:0] CsrPlugin_scause_exceptionCode;
wire [31:0] CsrPlugin_sepc;
wire [31:0] CsrPlugin_stval;
wire [31:0] CsrPlugin_mepc;
wire [2:0] MmuPlugin_shared_state_1;
wire [2:0] IBusCachedPlugin_injector_port_state;
wire [31:0] _zz_RegFilePlugin_regFile_port0;
wire [33:0] execute_to_memory_MUL_HL;
wire [33:0] execute_to_memory_MUL_LH;
wire [31:0] execute_to_memory_MUL_HH;
wire [31:0] execute_to_memory_MUL_LL;
wire [51:0] memory_to_writeBack_MUL_LOW;
wire [51:0] _zz_memory_MUL_LOW;
wire [31:0] _zz_execute_SrcPlugin_addSub;
wire [30:1] IBusCachedPlugin_decodePc_pcPlus;
wire [31:0] execute_BranchPlugin_branchAdder;
wire [63:32] writeBack_MulPlugin_result;
wire [32:0] memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator;
wire [9:0] _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0;
wire [9:0] _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1;
wire [9:0] _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0;
wire [9:0] _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1;
wire [6:6] lineLoader_flushCounter;
wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire [1:0] stageB_request_size;
wire [0:0] stageB_request_amoCtrl_alu;
wire [31:6] dataCache_1_io_mem_cmd_payload_address;
wire [5:2] stageB_mmuRsp_physicalAddress;
wire [0:0] stageB_dataColisions;
wire [3:0] dataCache_1_io_mem_cmd_payload_mask;
wire [31:0] dataCache_1_io_mem_cmd_payload_data;
wire [29:16] dataCache_1_io_cpu_writeBack_data;
wire [6:6] stageB_flusher_counter;
wire [31:0] stageB_dataReadRsp_0;
wire [35:34] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire [35:34] DOUT_0;
wire [17:0] SOA_0;
wire [17:0] SOB_0;
wire [35:32] DOUT_1;
wire [17:0] SOA_1;
wire [17:0] SOB_1;
wire [35:32] DOUT_2;
wire [17:0] SOA_2;
wire [17:0] SOB_2;
wire [53:52] DOUT_3;
wire [54:0] CASO;
wire [53:51] DOUT_4;
wire [54:0] CASO_0;
wire VCC;
wire GND;
  LUT3 n8_s0 (
    .F(n8_4),
    .I0(n8_8),
    .I1(n8_10),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n8_s0.INIT=8'h35;
  LUT3 n24_s0 (
    .F(n24_3),
    .I0(n24_7),
    .I1(n24_9),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n24_s0.INIT=8'h35;
  LUT3 n9_s0 (
    .F(n9_3),
    .I0(n8_10),
    .I1(n9_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n9_s0.INIT=8'h35;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n24_7),
    .I1(n23_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n23_s0.INIT=8'h53;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(n9_6),
    .I1(n10_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n10_s0.INIT=8'h35;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(n23_6),
    .I1(n22_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n22_s0.INIT=8'h53;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(n10_6),
    .I1(n11_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n11_s0.INIT=8'h35;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(n22_6),
    .I1(n21_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n21_s0.INIT=8'h53;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(n11_6),
    .I1(n12_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n12_s0.INIT=8'h35;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n21_6),
    .I1(n20_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n20_s0.INIT=8'h53;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(n12_6),
    .I1(n13_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n13_s0.INIT=8'h35;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n20_6),
    .I1(n19_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n19_s0.INIT=8'h53;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(n13_6),
    .I1(n14_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n14_s0.INIT=8'h35;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(n19_6),
    .I1(n18_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n18_s0.INIT=8'h53;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(n14_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[15]),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n15_s0.INIT=8'hC5;
  LUT3 n17_s0 (
    .F(n17_3),
    .I0(n18_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[16]),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n17_s0.INIT=8'h5C;
  LUT3 n1_s1 (
    .F(n1_5),
    .I0(n1_9),
    .I1(n1_11),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n1_s1.INIT=8'h5C;
  LUT3 n31_s0 (
    .F(n31_3),
    .I0(n31_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[31]),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n31_s0.INIT=8'hC5;
  LUT3 n2_s1 (
    .F(n2_5),
    .I0(n1_9),
    .I1(n2_8),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n2_s1.INIT=8'h35;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(n31_6),
    .I1(n30_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n30_s0.INIT=8'h53;
  LUT3 n3_s1 (
    .F(n3_5),
    .I0(n2_8),
    .I1(n3_8),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n3_s1.INIT=8'h35;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(n30_6),
    .I1(n29_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n29_s0.INIT=8'h53;
  LUT3 n4_s0 (
    .F(n4_3),
    .I0(n3_8),
    .I1(n4_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n4_s0.INIT=8'h35;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(n29_6),
    .I1(n28_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n28_s0.INIT=8'h53;
  LUT3 n5_s0 (
    .F(n5_3),
    .I0(n4_6),
    .I1(n5_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n5_s0.INIT=8'h35;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(n28_6),
    .I1(n27_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n27_s0.INIT=8'h53;
  LUT3 n6_s0 (
    .F(n6_3),
    .I0(n5_6),
    .I1(n6_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n6_s0.INIT=8'h35;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(n27_6),
    .I1(n26_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n26_s0.INIT=8'h53;
  LUT3 n7_s0 (
    .F(n7_3),
    .I0(n8_8),
    .I1(n6_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n7_s0.INIT=8'h53;
  LUT3 n25_s0 (
    .F(n25_3),
    .I0(n24_9),
    .I1(n26_6),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam n25_s0.INIT=8'h35;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s27 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_22),
    .I0(CsrPlugin_medeleg_IAM),
    .I1(CsrPlugin_medeleg_IAF),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s27.INIT=8'h35;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s28 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_23),
    .I0(CsrPlugin_medeleg_II),
    .I1(CsrPlugin_medeleg_BP),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s28.INIT=8'h35;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s29 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_24),
    .I0(CsrPlugin_medeleg_LAM),
    .I1(CsrPlugin_medeleg_LAF),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s29.INIT=8'h35;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s30 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_25),
    .I0(CsrPlugin_medeleg_SAM),
    .I1(CsrPlugin_medeleg_SAF),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s30.INIT=8'h35;
  LUT2 _zz_execute_SrcPlugin_addSub_3_31_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[31]),
    .I0(decode_to_execute_SRC2[31]),
    .I1(decode_to_execute_SRC_USE_SUB_LESS) 
);
defparam _zz_execute_SrcPlugin_addSub_3_31_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_30_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[30]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[30]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_30_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_29_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[29]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[29]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_29_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_28_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[28]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[28]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_28_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_27_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[27]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[27]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_27_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_26_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[26]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[26]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_26_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_25_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[25]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[25]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_25_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_24_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[24]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[24]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_24_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_23_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[23]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[23]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_23_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_22_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[22]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[22]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_22_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_21_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[21]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[21]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_21_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_20_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[20]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[20]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_20_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_19_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[19]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[19]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_19_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_18_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[18]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[18]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_18_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_17_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[17]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[17]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_17_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_16_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[16]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[16]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_16_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_15_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[15]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[15]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_15_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_14_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[14]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[14]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_14_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_13_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[13]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[13]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_13_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_12_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[12]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[12]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_12_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_11_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[11]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[11]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_11_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_10_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[10]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[10]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_10_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_9_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[9]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[9]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_9_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_8_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[8]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[8]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_8_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_7_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[7]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[7]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_7_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_6_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[6]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[6]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_6_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_5_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[5]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[5]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_5_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_4_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[4]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[4]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_4_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_3_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[3]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[3]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_3_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_2_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[2]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[2]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_2_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_1_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[1]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[1]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_1_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_0_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[0]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(decode_to_execute_SRC2[0]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_0_s0.INIT=4'h6;
  LUT3 _zz__zz_decode_IS_CSR_8_0_s2 (
    .F(_zz__zz_decode_IS_CSR_8[0]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(_zz__zz_decode_IS_CSR_8_0_8) 
);
defparam _zz__zz_decode_IS_CSR_8_0_s2.INIT=8'h10;
  LUT4 _zz__zz_decode_IS_CSR_14_s3 (
    .F(_zz__zz_decode_IS_CSR_14),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I3(_zz__zz_decode_IS_CSR_14_7) 
);
defparam _zz__zz_decode_IS_CSR_14_s3.INIT=16'h4000;
  LUT3 _zz__zz_decode_IS_CSR_17_26_s3 (
    .F(_zz__zz_decode_IS_CSR_17[26]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I1(_zz__zz_decode_IS_CSR_17_26_7),
    .I2(_zz__zz_decode_IS_CSR_108[0]) 
);
defparam _zz__zz_decode_IS_CSR_17_26_s3.INIT=8'h80;
  LUT3 _zz__zz_decode_IS_CSR_28_s2 (
    .F(_zz__zz_decode_IS_CSR_28),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]) 
);
defparam _zz__zz_decode_IS_CSR_28_s2.INIT=8'h40;
  LUT4 _zz__zz_decode_IS_CSR_65_0_s2 (
    .F(_zz__zz_decode_IS_CSR_65[0]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz__zz_decode_IS_CSR_65_0_6) 
);
defparam _zz__zz_decode_IS_CSR_65_0_s2.INIT=16'hF4FF;
  LUT4 _zz__zz_decode_IS_CSR_76_13_s2 (
    .F(_zz__zz_decode_IS_CSR_76[13]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz__zz_decode_IS_CSR_76_13_6),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_76_13_s2.INIT=16'h4F44;
  LUT4 _zz__zz_decode_IS_CSR_82_s2 (
    .F(_zz__zz_decode_IS_CSR_82),
    .I0(_zz__zz_decode_IS_CSR_14_7),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(_zz__zz_decode_IS_CSR_82_6),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam _zz__zz_decode_IS_CSR_82_s2.INIT=16'hFC5D;
  LUT4 _zz__zz_decode_IS_CSR_130_0_s0 (
    .F(_zz__zz_decode_IS_CSR_130[0]),
    .I0(_zz__zz_decode_IS_CSR_130_0_4),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz__zz_decode_IS_CSR_130_0_s0.INIT=16'h00F4;
  LUT4 _zz_writeBack_DBusCachedPlugin_rspShifted_2_7_s0 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
    .I0(dBus_rsp_regNext_payload_data[31]),
    .I1(dBus_rsp_regNext_payload_data[15]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2_7_4) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_7_s0.INIT=16'hCFA0;
  LUT4 _zz_writeBack_DBusCachedPlugin_rspShifted_2_6_s0 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2[6]),
    .I0(dBus_rsp_regNext_payload_data[14]),
    .I1(dBus_rsp_regNext_payload_data[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2_6_4) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_6_s0.INIT=16'hA0CF;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_5_s0 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]),
    .I0(dataCache_1_io_cpu_writeBack_data[29]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2_5_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_5_s0.INIT=8'hA3;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_4_s0 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2[4]),
    .I0(dataCache_1_io_cpu_writeBack_data[28]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2_4_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_4_s0.INIT=8'hA3;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_3_s0 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2[3]),
    .I0(dataCache_1_io_cpu_writeBack_data[27]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2_3_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_3_s0.INIT=8'hA3;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_2_s0 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2[2]),
    .I0(dataCache_1_io_cpu_writeBack_data[26]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2_2_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_2_s0.INIT=8'hA3;
  LUT3 decode_CSR_READ_OPCODE_s1 (
    .F(decode_CSR_READ_OPCODE),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I2(decode_CSR_READ_OPCODE_5) 
);
defparam decode_CSR_READ_OPCODE_s1.INIT=8'hBF;
  LUT2 decode_RS2_31_s1 (
    .F(decode_RS2[31]),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_31_6) 
);
defparam decode_RS2_31_s1.INIT=4'hE;
  LUT3 decode_RS2_30_s1 (
    .F(decode_RS2[30]),
    .I0(decode_RS2_30_5),
    .I1(decode_RS2_30_19),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_30_s1.INIT=8'hC5;
  LUT3 decode_RS2_29_s1 (
    .F(decode_RS2[29]),
    .I0(decode_RS2_29_5),
    .I1(decode_RS2_29_6),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_29_s1.INIT=8'hC5;
  LUT2 decode_RS2_28_s1 (
    .F(decode_RS2[28]),
    .I0(decode_RS2_28_5),
    .I1(decode_RS2_28_6) 
);
defparam decode_RS2_28_s1.INIT=4'h1;
  LUT2 decode_RS2_27_s1 (
    .F(decode_RS2[27]),
    .I0(decode_RS2_27_5),
    .I1(decode_RS2_27_6) 
);
defparam decode_RS2_27_s1.INIT=4'hE;
  LUT4 decode_RS2_26_s1 (
    .F(decode_RS2[26]),
    .I0(decode_RS2_26_5),
    .I1(decode_RS2_26_6),
    .I2(decode_RS2_26_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_26_s1.INIT=16'hBB0F;
  LUT3 decode_RS2_24_s1 (
    .F(decode_RS2[24]),
    .I0(decode_RS2_24_5),
    .I1(decode_RS2_24_20),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_24_s1.INIT=8'hC5;
  LUT3 decode_RS2_23_s1 (
    .F(decode_RS2[23]),
    .I0(decode_RS2_23_5),
    .I1(_zz_decode_RS2_1[23]),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_23_s1.INIT=8'hC5;
  LUT2 decode_RS2_22_s1 (
    .F(decode_RS2[22]),
    .I0(decode_RS2_22_5),
    .I1(decode_RS2_22_6) 
);
defparam decode_RS2_22_s1.INIT=4'hE;
  LUT3 decode_RS2_21_s1 (
    .F(decode_RS2[21]),
    .I0(decode_RS2_21_5),
    .I1(decode_RS2_21_6),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_21_s1.INIT=8'h35;
  LUT4 decode_RS2_20_s1 (
    .F(decode_RS2[20]),
    .I0(decode_RS2_20_5),
    .I1(decode_RS2_20_6),
    .I2(_zz_decode_RS2_1[20]),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_20_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_19_s1 (
    .F(decode_RS2[19]),
    .I0(decode_RS2_19_5),
    .I1(decode_RS2_19_6),
    .I2(decode_RS2_19_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_19_s1.INIT=16'hF044;
  LUT3 decode_RS2_18_s1 (
    .F(decode_RS2[18]),
    .I0(decode_RS2_18_5),
    .I1(decode_RS2_18_6),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_18_s1.INIT=8'hC5;
  LUT4 decode_RS2_17_s1 (
    .F(decode_RS2[17]),
    .I0(decode_RS2_17_5),
    .I1(decode_RS2_17_6),
    .I2(decode_RS2_17_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_17_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_15_s1 (
    .F(decode_RS2[15]),
    .I0(decode_RS2_15_5),
    .I1(decode_RS2_15_6),
    .I2(decode_RS2_15_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_15_s1.INIT=16'h0F44;
  LUT3 decode_RS2_14_s1 (
    .F(decode_RS2[14]),
    .I0(decode_RS2_14_5),
    .I1(decode_RS2_14_12),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_14_s1.INIT=8'hC5;
  LUT3 decode_RS2_13_s1 (
    .F(decode_RS2[13]),
    .I0(_zz_decode_RS2_1[13]),
    .I1(decode_RS2_30_21),
    .I2(decode_RS2_13_5) 
);
defparam decode_RS2_13_s1.INIT=8'h0B;
  LUT3 decode_RS2_12_s1 (
    .F(decode_RS2[12]),
    .I0(decode_RS2_12_5),
    .I1(_zz_decode_RS2_1[12]),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_12_s1.INIT=8'hCA;
  LUT3 decode_RS2_11_s1 (
    .F(decode_RS2[11]),
    .I0(_zz_decode_RS2_1[11]),
    .I1(decode_RS2_11_5),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_11_s1.INIT=8'hA3;
  LUT4 decode_RS2_10_s1 (
    .F(decode_RS2[10]),
    .I0(decode_RS2_10_5),
    .I1(decode_RS2_10_6),
    .I2(decode_RS2_10_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_10_s1.INIT=16'h0F44;
  LUT3 decode_RS2_9_s1 (
    .F(decode_RS2[9]),
    .I0(decode_RS2_9_5),
    .I1(decode_RS2_9_6),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_9_s1.INIT=8'h3A;
  LUT2 decode_RS2_8_s1 (
    .F(decode_RS2[8]),
    .I0(decode_RS2_8_5),
    .I1(decode_RS2_8_6) 
);
defparam decode_RS2_8_s1.INIT=4'h1;
  LUT2 decode_RS2_7_s1 (
    .F(decode_RS2[7]),
    .I0(decode_RS2_7_5),
    .I1(decode_RS2_7_6) 
);
defparam decode_RS2_7_s1.INIT=4'h1;
  LUT2 decode_RS2_6_s1 (
    .F(decode_RS2[6]),
    .I0(decode_RS2_6_5),
    .I1(decode_RS2_6_6) 
);
defparam decode_RS2_6_s1.INIT=4'h1;
  LUT3 decode_RS2_5_s1 (
    .F(decode_RS2[5]),
    .I0(decode_RS2_5_5),
    .I1(decode_RS2_5_16),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_5_s1.INIT=8'hC5;
  LUT3 decode_RS2_4_s1 (
    .F(decode_RS2[4]),
    .I0(decode_RS2_4_5),
    .I1(_zz_decode_RS2_1[4]),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_4_s1.INIT=8'hC5;
  LUT3 decode_RS2_3_s1 (
    .F(decode_RS2[3]),
    .I0(decode_RS2_3_5),
    .I1(_zz_decode_RS2_1[3]),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_3_s1.INIT=8'hCA;
  LUT4 decode_RS2_1_s1 (
    .F(decode_RS2[1]),
    .I0(decode_RS2_1_5),
    .I1(decode_RS2_1_6),
    .I2(n8302_3),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_1_s1.INIT=16'hF0EE;
  LUT4 decode_RS2_0_s1 (
    .F(decode_RS2[0]),
    .I0(decode_RS2_0_5),
    .I1(decode_RS2_0_6),
    .I2(n8303_3),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_0_s1.INIT=16'hF0EE;
  LUT4 decode_RS1_31_s1 (
    .F(decode_RS1[31]),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_31_14),
    .I2(decode_RS1_31_7),
    .I3(decode_RS1_31_8) 
);
defparam decode_RS1_31_s1.INIT=16'h7077;
  LUT3 decode_RS1_30_s1 (
    .F(decode_RS1[30]),
    .I0(decode_RS1_30_5),
    .I1(decode_RS2_30_19),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_30_s1.INIT=8'hC5;
  LUT3 decode_RS1_29_s1 (
    .F(decode_RS1[29]),
    .I0(decode_RS1_29_5),
    .I1(decode_RS2_29_6),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_29_s1.INIT=8'hC5;
  LUT3 decode_RS1_28_s1 (
    .F(decode_RS1[28]),
    .I0(decode_RS1_28_10),
    .I1(decode_RS1_31_14),
    .I2(decode_RS1_28_6) 
);
defparam decode_RS1_28_s1.INIT=8'hF4;
  LUT3 decode_RS1_27_s1 (
    .F(decode_RS1[27]),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_27_10),
    .I2(decode_RS1_27_6) 
);
defparam decode_RS1_27_s1.INIT=8'hF2;
  LUT4 decode_RS1_26_s1 (
    .F(decode_RS1[26]),
    .I0(decode_RS2_26_5),
    .I1(decode_RS2_26_6),
    .I2(decode_RS1_26_5),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_26_s1.INIT=16'hBB0F;
  LUT3 decode_RS1_24_s1 (
    .F(decode_RS1[24]),
    .I0(decode_RS1_24_5),
    .I1(decode_RS2_24_20),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_24_s1.INIT=8'hC5;
  LUT3 decode_RS1_23_s1 (
    .F(decode_RS1[23]),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_23_5),
    .I2(decode_RS1_23_6) 
);
defparam decode_RS1_23_s1.INIT=8'hF1;
  LUT3 decode_RS1_22_s1 (
    .F(decode_RS1[22]),
    .I0(decode_RS1_22_5),
    .I1(decode_RS1_31_14),
    .I2(decode_RS1_22_6) 
);
defparam decode_RS1_22_s1.INIT=8'hF4;
  LUT4 decode_RS1_21_s1 (
    .F(decode_RS1[21]),
    .I0(decode_RS1_21_11),
    .I1(decode_RS1_21_6),
    .I2(decode_RS1_21_7),
    .I3(decode_RS1_21_8) 
);
defparam decode_RS1_21_s1.INIT=16'hB0BB;
  LUT4 decode_RS1_20_s1 (
    .F(decode_RS1[20]),
    .I0(decode_RS1_20_5),
    .I1(decode_RS1_20_6),
    .I2(_zz_decode_RS2_1[20]),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_20_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_19_s1 (
    .F(decode_RS1[19]),
    .I0(decode_RS1_19_5),
    .I1(decode_RS1_19_6),
    .I2(decode_RS2_19_7),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_19_s1.INIT=16'hF044;
  LUT3 decode_RS1_18_s1 (
    .F(decode_RS1[18]),
    .I0(decode_RS1_18_5),
    .I1(decode_RS2_18_6),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_18_s1.INIT=8'hC5;
  LUT4 decode_RS1_17_s1 (
    .F(decode_RS1[17]),
    .I0(decode_RS1_17_5),
    .I1(decode_RS1_17_6),
    .I2(decode_RS2_17_7),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_17_s1.INIT=16'hF044;
  LUT4 decode_RS1_16_s1 (
    .F(decode_RS1[16]),
    .I0(decode_RS1_16_5),
    .I1(decode_RS1_16_6),
    .I2(_zz_decode_RS2_1[16]),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_16_s1.INIT=16'hF044;
  LUT4 decode_RS1_15_s1 (
    .F(decode_RS1[15]),
    .I0(decode_RS1_15_5),
    .I1(decode_RS1_15_6),
    .I2(decode_RS2_15_7),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_15_s1.INIT=16'h0FBB;
  LUT3 decode_RS1_14_s1 (
    .F(decode_RS1[14]),
    .I0(decode_RS1_14_5),
    .I1(decode_RS2_14_12),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_14_s1.INIT=8'hC5;
  LUT3 decode_RS1_13_s1 (
    .F(decode_RS1[13]),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_13_5),
    .I2(decode_RS1_13_6) 
);
defparam decode_RS1_13_s1.INIT=8'h0B;
  LUT3 decode_RS1_12_s1 (
    .F(decode_RS1[12]),
    .I0(decode_RS1_12_5),
    .I1(_zz_decode_RS2_1[12]),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_12_s1.INIT=8'hC5;
  LUT3 decode_RS1_11_s1 (
    .F(decode_RS1[11]),
    .I0(decode_RS1_11_5),
    .I1(_zz_decode_RS2_1[11]),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_11_s1.INIT=8'hCA;
  LUT3 decode_RS1_10_s1 (
    .F(decode_RS1[10]),
    .I0(decode_RS2_10_7),
    .I1(decode_RS1_31_14),
    .I2(decode_RS1_10_5) 
);
defparam decode_RS1_10_s1.INIT=8'h47;
  LUT3 decode_RS1_9_s1 (
    .F(decode_RS1[9]),
    .I0(decode_RS1_9_5),
    .I1(decode_RS2_9_6),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_9_s1.INIT=8'h35;
  LUT3 decode_RS1_8_s1 (
    .F(decode_RS1[8]),
    .I0(decode_RS1_8_5),
    .I1(decode_RS1_31_14),
    .I2(decode_RS1_8_6) 
);
defparam decode_RS1_8_s1.INIT=8'h1D;
  LUT3 decode_RS1_7_s1 (
    .F(decode_RS1[7]),
    .I0(decode_RS1_7_5),
    .I1(decode_RS1_7_6),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_7_s1.INIT=8'hC5;
  LUT3 decode_RS1_6_s1 (
    .F(decode_RS1[6]),
    .I0(decode_RS1_6_5),
    .I1(decode_RS1_6_10),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_6_s1.INIT=8'hC5;
  LUT3 decode_RS1_5_s1 (
    .F(decode_RS1[5]),
    .I0(decode_RS1_31_14),
    .I1(decode_RS2_5_16),
    .I2(decode_RS1_5_5) 
);
defparam decode_RS1_5_s1.INIT=8'h8D;
  LUT3 decode_RS1_4_s1 (
    .F(decode_RS1[4]),
    .I0(decode_RS1_4_5),
    .I1(_zz_decode_RS2_1[4]),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_4_s1.INIT=8'hC5;
  LUT4 decode_RS1_3_s1 (
    .F(decode_RS1[3]),
    .I0(decode_RS1_3_5),
    .I1(decode_RS1_3_6),
    .I2(decode_RS1_3_7),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_3_s1.INIT=16'h110F;
  LUT4 decode_RS1_1_s1 (
    .F(decode_RS1[1]),
    .I0(decode_RS1_1_5),
    .I1(decode_RS1_1_6),
    .I2(n8302_3),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_1_s1.INIT=16'hF044;
  LUT3 decode_RS1_0_s1 (
    .F(decode_RS1[0]),
    .I0(decode_RS1_0_5),
    .I1(n8303_3),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_0_s1.INIT=8'hC5;
  LUT4 n8302_s0 (
    .F(n8302_3),
    .I0(n8302_4),
    .I1(n8302_5),
    .I2(n8302_6),
    .I3(n8302_7) 
);
defparam n8302_s0.INIT=16'h0F11;
  LUT4 n8303_s0 (
    .F(n8303_3),
    .I0(n8303_4),
    .I1(n8303_5),
    .I2(n8303_6),
    .I3(n8302_7) 
);
defparam n8303_s0.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_1_26_s0 (
    .F(_zz_decode_RS2_1[26]),
    .I0(decode_RS2_26_5),
    .I1(decode_RS2_26_6),
    .I2(_zz_decode_RS2_1_26_4),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_26_s0.INIT=16'h0BBB;
  LUT3 _zz_decode_RS2_1_24_s0 (
    .F(_zz_decode_RS2_1[24]),
    .I0(execute_arbitration_isValid),
    .I1(decode_RS2_24_20),
    .I2(_zz_decode_RS2_1_24_4) 
);
defparam _zz_decode_RS2_1_24_s0.INIT=8'h8F;
  LUT3 _zz_decode_RS2_1_23_s0 (
    .F(_zz_decode_RS2_1[23]),
    .I0(_zz_decode_RS2_1_23_4),
    .I1(_zz_decode_RS2_1_23_19),
    .I2(_zz_decode_RS2_1_23_21) 
);
defparam _zz_decode_RS2_1_23_s0.INIT=8'h2E;
  LUT4 _zz_decode_RS2_1_20_s0 (
    .F(_zz_decode_RS2_1[20]),
    .I0(_zz_decode_RS2_1_20_4),
    .I1(_zz_decode_RS2_1_20_5),
    .I2(_zz_decode_RS2_1_20_6),
    .I3(_zz_decode_RS2_1_20_7) 
);
defparam _zz_decode_RS2_1_20_s0.INIT=16'h10FF;
  LUT4 _zz_decode_RS2_1_16_s0 (
    .F(_zz_decode_RS2_1[16]),
    .I0(_zz_decode_RS2_1_16_4),
    .I1(_zz_decode_RS2_1_16_5),
    .I2(_zz_decode_RS2_1_16_6),
    .I3(_zz_decode_RS2_1_16_24) 
);
defparam _zz_decode_RS2_1_16_s0.INIT=16'h004F;
  LUT4 _zz_decode_RS2_1_14_s0 (
    .F(_zz_decode_RS2_1[14]),
    .I0(_zz_decode_RS2_1_14_4),
    .I1(_zz_decode_RS2_1_14_21),
    .I2(_zz_decode_RS2_1_14_6),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_14_s0.INIT=16'h0F44;
  LUT4 _zz_decode_RS2_1_13_s0 (
    .F(_zz_decode_RS2_1[13]),
    .I0(_zz_decode_RS2_1_13_4),
    .I1(_zz_decode_RS2_1_13_5),
    .I2(_zz_decode_RS2_1_13_23),
    .I3(_zz_decode_RS2_1_13_17) 
);
defparam _zz_decode_RS2_1_13_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_1_12_s0 (
    .F(_zz_decode_RS2_1[12]),
    .I0(_zz_decode_RS2_1_12_4),
    .I1(_zz_decode_RS2_1_12_5),
    .I2(_zz_decode_RS2_1_12_24),
    .I3(_zz_decode_RS2_1_23_19) 
);
defparam _zz_decode_RS2_1_12_s0.INIT=16'h0F44;
  LUT4 _zz_decode_RS2_1_11_s0 (
    .F(_zz_decode_RS2_1[11]),
    .I0(_zz_decode_RS2_1_11_4),
    .I1(_zz_decode_RS2_1_11_5),
    .I2(_zz_decode_RS2_1_11_6),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_11_s0.INIT=16'h0FBB;
  LUT4 _zz_decode_RS2_1_8_s0 (
    .F(_zz_decode_RS2_1[8]),
    .I0(_zz_decode_RS2_1_8_4),
    .I1(_zz_decode_RS2_1_8_5),
    .I2(_zz_decode_RS2_1_8_6),
    .I3(_zz_decode_RS2_1_8_7) 
);
defparam _zz_decode_RS2_1_8_s0.INIT=16'h0007;
  LUT3 _zz_decode_RS2_1_7_s0 (
    .F(_zz_decode_RS2_1[7]),
    .I0(decode_RS1_7_6),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_7_4) 
);
defparam _zz_decode_RS2_1_7_s0.INIT=8'hB0;
  LUT4 _zz_decode_RS2_1_4_s0 (
    .F(_zz_decode_RS2_1[4]),
    .I0(_zz_decode_RS2_1_4_4),
    .I1(_zz_decode_RS2_1_4_5),
    .I2(_zz_decode_RS2_1_4_6),
    .I3(_zz_decode_RS2_1_4_7) 
);
defparam _zz_decode_RS2_1_4_s0.INIT=16'hFFD0;
  LUT4 _zz_decode_RS2_1_3_s0 (
    .F(_zz_decode_RS2_1[3]),
    .I0(decode_RS1_3_5),
    .I1(decode_RS1_3_6),
    .I2(_zz_decode_RS2_1_31_5),
    .I3(_zz_decode_RS2_1_3_4) 
);
defparam _zz_decode_RS2_1_3_s0.INIT=16'h11F1;
  LUT2 _zz_decode_RS2_1_2_s0 (
    .F(_zz_decode_RS2_1[2]),
    .I0(_zz_decode_RS2_1_2_4),
    .I1(_zz_decode_RS2_1_2_5) 
);
defparam _zz_decode_RS2_1_2_s0.INIT=4'hB;
  LUT4 _zz_decode_RS2_2_31_s0 (
    .F(_zz_decode_RS2_2[31]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_31_14),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_31_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_30_s0 (
    .F(_zz_decode_RS2_2[30]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(_zz_decode_RS2_2_30_8),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_30_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_29_s0 (
    .F(_zz_decode_RS2_2[29]),
    .I0(_zz_decode_RS2_2_29_4),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(_zz_decode_RS2_2_29_9),
    .I3(_zz_decode_RS2_2_29_6) 
);
defparam _zz_decode_RS2_2_29_s0.INIT=16'h000D;
  LUT4 _zz_decode_RS2_2_28_s0 (
    .F(_zz_decode_RS2_2[28]),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(_zz_decode_RS2_2_28_5),
    .I3(_zz_decode_RS2_2_28_6) 
);
defparam _zz_decode_RS2_2_28_s0.INIT=16'h000E;
  LUT4 _zz_decode_RS2_2_27_s0 (
    .F(_zz_decode_RS2_2[27]),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(_zz_decode_RS2_2_27_4),
    .I3(_zz_decode_RS2_2_27_5) 
);
defparam _zz_decode_RS2_2_27_s0.INIT=16'hFFF4;
  LUT4 _zz_decode_RS2_2_26_s0 (
    .F(_zz_decode_RS2_2[26]),
    .I0(_zz_decode_RS2_2_26_4),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(_zz_decode_RS2_2_26_8),
    .I3(_zz_decode_RS2_2_26_6) 
);
defparam _zz_decode_RS2_2_26_s0.INIT=16'h000D;
  LUT4 _zz_decode_RS2_2_25_s0 (
    .F(_zz_decode_RS2_2[25]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_25_8),
    .I2(_zz_decode_RS2_2_25_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_25_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_24_s0 (
    .F(_zz_decode_RS2_2[24]),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(_zz_decode_RS2_2_24_8),
    .I3(_zz_decode_RS2_2_24_6) 
);
defparam _zz_decode_RS2_2_24_s0.INIT=16'h000D;
  LUT4 _zz_decode_RS2_2_23_s0 (
    .F(_zz_decode_RS2_2[23]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_23_8),
    .I2(_zz_decode_RS2_2_23_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_23_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_22_s0 (
    .F(_zz_decode_RS2_2[22]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_22_8),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_22_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_21_s0 (
    .F(_zz_decode_RS2_2[21]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_21_8),
    .I2(_zz_decode_RS2_2_21_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_21_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_20_s0 (
    .F(_zz_decode_RS2_2[20]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_20_8),
    .I2(_zz_decode_RS2_2_20_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_20_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_19_s0 (
    .F(_zz_decode_RS2_2[19]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_19_8),
    .I2(_zz_decode_RS2_2_19_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_19_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_18_s0 (
    .F(_zz_decode_RS2_2[18]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_18_8),
    .I2(_zz_decode_RS2_2_18_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_18_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_17_s0 (
    .F(_zz_decode_RS2_2[17]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_17_8),
    .I2(_zz_decode_RS2_2_17_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_17_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_16_s0 (
    .F(_zz_decode_RS2_2[16]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_16_8),
    .I2(_zz_decode_RS2_2_16_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_16_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_15_s0 (
    .F(_zz_decode_RS2_2[15]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_15_14),
    .I2(_zz_decode_RS2_2_15_10),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_15_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_14_s0 (
    .F(_zz_decode_RS2_2[14]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_14_10),
    .I2(_zz_decode_RS2_2_14_8),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_14_s0.INIT=16'hEE0F;
  LUT3 _zz_decode_RS2_2_13_s0 (
    .F(_zz_decode_RS2_2[13]),
    .I0(_zz_decode_RS2_2_13_4),
    .I1(_zz_decode_RS2_2_13_5),
    .I2(_zz_decode_RS2_2_13_6) 
);
defparam _zz_decode_RS2_2_13_s0.INIT=8'hCE;
  LUT4 _zz_decode_RS2_2_12_s0 (
    .F(_zz_decode_RS2_2[12]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_12_10),
    .I2(_zz_decode_RS2_2_12_8),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_12_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_11_s0 (
    .F(_zz_decode_RS2_2[11]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_11_10),
    .I2(_zz_decode_RS2_2_11_8),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_11_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_10_s0 (
    .F(_zz_decode_RS2_2[10]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_10_10),
    .I2(_zz_decode_RS2_2_10_8),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_10_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_9_s0 (
    .F(_zz_decode_RS2_2[9]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_9_10),
    .I2(_zz_decode_RS2_2_9_8),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_9_s0.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_8_s0 (
    .F(_zz_decode_RS2_2[8]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_8_11),
    .I2(_zz_decode_RS2_2_8_9),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_8_s0.INIT=16'hEE0F;
  LUT3 _zz_decode_RS2_2_7_s0 (
    .F(_zz_decode_RS2_2[7]),
    .I0(_zz_decode_RS2_2_7_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted[7]),
    .I2(_zz_decode_RS2_2_7_5) 
);
defparam _zz_decode_RS2_2_7_s0.INIT=8'h8F;
  LUT4 _zz_decode_RS2_2_6_s0 (
    .F(_zz_decode_RS2_2[6]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted[6]),
    .I1(_zz_decode_RS2_2_7_8),
    .I2(_zz_decode_RS2_2_6_7),
    .I3(_zz_decode_RS2_2_6_5) 
);
defparam _zz_decode_RS2_2_6_s0.INIT=16'hFFF8;
  LUT4 _zz_decode_RS2_2_5_s0 (
    .F(_zz_decode_RS2_2[5]),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(_zz_decode_RS2_2_5_4),
    .I3(_zz_decode_RS2_2_5_5) 
);
defparam _zz_decode_RS2_2_5_s0.INIT=16'hFFF4;
  LUT4 _zz_decode_RS2_2_4_s0 (
    .F(_zz_decode_RS2_2[4]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted[4]),
    .I1(_zz_decode_RS2_2_7_8),
    .I2(_zz_decode_RS2_2_4_7),
    .I3(_zz_decode_RS2_2_4_5) 
);
defparam _zz_decode_RS2_2_4_s0.INIT=16'hFFF8;
  LUT4 _zz_decode_RS2_2_3_s0 (
    .F(_zz_decode_RS2_2[3]),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(_zz_decode_RS2_2_3_4),
    .I3(_zz_decode_RS2_2_3_5) 
);
defparam _zz_decode_RS2_2_3_s0.INIT=16'hFFF4;
  LUT3 _zz_decode_RS2_2_2_s0 (
    .F(_zz_decode_RS2_2[2]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted[2]),
    .I1(_zz_decode_RS2_2_7_8),
    .I2(_zz_decode_RS2_2_2_4) 
);
defparam _zz_decode_RS2_2_2_s0.INIT=8'h8F;
  LUT4 _zz_decode_RS2_2_1_s0 (
    .F(_zz_decode_RS2_2[1]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted[1]),
    .I1(_zz_decode_RS2_2_7_8),
    .I2(_zz_decode_RS2_2_1_7),
    .I3(_zz_decode_RS2_2_1_5) 
);
defparam _zz_decode_RS2_2_1_s0.INIT=16'hFFF8;
  LUT3 _zz_decode_RS2_2_0_s0 (
    .F(_zz_decode_RS2_2[0]),
    .I0(_zz_decode_RS2_2_0_7),
    .I1(writeBack_DBusCachedPlugin_rspRf[0]),
    .I2(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_0_s0.INIT=8'hC5;
  LUT4 MmuPlugin_ports_0_cacheHitsCalc_3_s0 (
    .F(MmuPlugin_ports_0_cacheHitsCalc[3]),
    .I0(n9496_3),
    .I1(MmuPlugin_ports_0_cache_3_superPage),
    .I2(n9484_3),
    .I3(MmuPlugin_ports_0_cache_3_valid) 
);
defparam MmuPlugin_ports_0_cacheHitsCalc_3_s0.INIT=16'h0D00;
  LUT4 MmuPlugin_ports_0_cacheHitsCalc_2_s0 (
    .F(MmuPlugin_ports_0_cacheHitsCalc[2]),
    .I0(n9521_3),
    .I1(MmuPlugin_ports_0_cache_2_superPage),
    .I2(n9509_3),
    .I3(MmuPlugin_ports_0_cache_2_valid) 
);
defparam MmuPlugin_ports_0_cacheHitsCalc_2_s0.INIT=16'h0D00;
  LUT4 MmuPlugin_ports_0_cacheHitsCalc_1_s0 (
    .F(MmuPlugin_ports_0_cacheHitsCalc[1]),
    .I0(n2443_3),
    .I1(MmuPlugin_ports_0_cache_1_superPage),
    .I2(n2432_3),
    .I3(MmuPlugin_ports_0_cache_1_valid) 
);
defparam MmuPlugin_ports_0_cacheHitsCalc_1_s0.INIT=16'h0D00;
  LUT4 MmuPlugin_ports_0_cacheHitsCalc_0_s0 (
    .F(MmuPlugin_ports_0_cacheHitsCalc[0]),
    .I0(n2465_3),
    .I1(MmuPlugin_ports_0_cache_0_superPage),
    .I2(n2454_3),
    .I3(MmuPlugin_ports_0_cache_0_valid) 
);
defparam MmuPlugin_ports_0_cacheHitsCalc_0_s0.INIT=16'h0D00;
  LUT2 _zz_MmuPlugin_ports_0_cacheLine_valid_2_s0 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_valid_2),
    .I0(MmuPlugin_ports_0_cacheHits[2]),
    .I1(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_valid_2_s0.INIT=4'hE;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_31_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[31]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[9]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_31_s0.INIT=8'hAC;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_30_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[30]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[8]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_30_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_29_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[29]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[7]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_29_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_28_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[28]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[6]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_28_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_27_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[27]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[5]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_27_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_26_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[26]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[4]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_26_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_25_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[25]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[3]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_25_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_24_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[24]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[2]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_24_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_23_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[23]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[1]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_23_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_mmuBus_rsp_physicalAddress_22_s0 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[22]),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[0]),
    .I2(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_22_s0.INIT=8'hCA;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[21]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[9]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[20]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[8]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_19_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[19]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[7]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_19_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_18_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[18]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[6]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_18_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_17_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[17]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[5]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_17_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_16_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[16]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[4]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_16_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_15_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[15]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[3]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_15_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_14_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[14]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[2]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_14_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_13_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[13]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[1]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_13_s1.INIT=16'hCACC;
  LUT4 IBusCachedPlugin_mmuBus_rsp_physicalAddress_12_s1 (
    .F(IBusCachedPlugin_mmuBus_rsp_physicalAddress[12]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[0]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I3(MmuPlugin_ports_0_requireMmuLockup) 
);
defparam IBusCachedPlugin_mmuBus_rsp_physicalAddress_12_s1.INIT=16'hCACC;
  LUT4 n9657_s0 (
    .F(n9657_3),
    .I0(n9657_4),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(_zz_MmuPlugin_ports_0_cacheLine_exception),
    .I3(n9660_4) 
);
defparam n9657_s0.INIT=16'h00F1;
  LUT2 n9660_s1 (
    .F(n9660_4),
    .I0(MmuPlugin_ports_0_dirty),
    .I1(n9660_7) 
);
defparam n9660_s1.INIT=4'hE;
  LUT4 MmuPlugin_ports_1_cacheHitsCalc_3_s0 (
    .F(MmuPlugin_ports_1_cacheHitsCalc[3]),
    .I0(n9837_3),
    .I1(MmuPlugin_ports_1_cache_3_superPage),
    .I2(n9825_3),
    .I3(MmuPlugin_ports_1_cache_3_valid) 
);
defparam MmuPlugin_ports_1_cacheHitsCalc_3_s0.INIT=16'h0D00;
  LUT4 MmuPlugin_ports_1_cacheHitsCalc_2_s0 (
    .F(MmuPlugin_ports_1_cacheHitsCalc[2]),
    .I0(n9862_3),
    .I1(MmuPlugin_ports_1_cache_2_superPage),
    .I2(n9850_3),
    .I3(MmuPlugin_ports_1_cache_2_valid) 
);
defparam MmuPlugin_ports_1_cacheHitsCalc_2_s0.INIT=16'h0D00;
  LUT4 MmuPlugin_ports_1_cacheHitsCalc_1_s0 (
    .F(MmuPlugin_ports_1_cacheHitsCalc[1]),
    .I0(n2507_3),
    .I1(MmuPlugin_ports_1_cache_1_superPage),
    .I2(n2496_3),
    .I3(MmuPlugin_ports_1_cache_1_valid) 
);
defparam MmuPlugin_ports_1_cacheHitsCalc_1_s0.INIT=16'h0D00;
  LUT4 MmuPlugin_ports_1_cacheHitsCalc_0_s0 (
    .F(MmuPlugin_ports_1_cacheHitsCalc[0]),
    .I0(n2529_3),
    .I1(MmuPlugin_ports_1_cache_0_superPage),
    .I2(n2518_3),
    .I3(MmuPlugin_ports_1_cache_0_valid) 
);
defparam MmuPlugin_ports_1_cacheHitsCalc_0_s0.INIT=16'h0D00;
  LUT2 _zz_MmuPlugin_ports_1_cacheLine_valid_2_s0 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_valid_2),
    .I0(MmuPlugin_ports_1_cacheHits[2]),
    .I1(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_valid_2_s0.INIT=4'hE;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_31_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[31]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[9]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[31]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_31_s0.INIT=8'hAC;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_30_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[30]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[30]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[8]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_30_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_29_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[29]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[29]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[7]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_29_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_28_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[28]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[28]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[6]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_28_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_27_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[27]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[27]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[5]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_27_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_26_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[26]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[26]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[4]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_26_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_25_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[25]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[25]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[3]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_25_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_24_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[24]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[24]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[2]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_24_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_23_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[23]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[23]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[1]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_23_s0.INIT=8'hCA;
  LUT3 DBusCachedPlugin_mmuBus_rsp_physicalAddress_22_s0 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[22]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[22]),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[0]),
    .I2(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_22_s0.INIT=8'hCA;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[21]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[9]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[21]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_21_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[20]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[8]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[20]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_20_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_19_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[19]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[7]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[19]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_19_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_18_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[18]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[6]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[18]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_18_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_17_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[17]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[5]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[17]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_17_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_16_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[16]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[4]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[16]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_16_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_15_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[15]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[3]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[15]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_15_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_14_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[14]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[2]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[14]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_14_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_13_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[13]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[1]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[13]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_13_s1.INIT=16'hCACC;
  LUT4 DBusCachedPlugin_mmuBus_rsp_physicalAddress_12_s1 (
    .F(DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[0]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[12]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I3(MmuPlugin_ports_1_requireMmuLockup) 
);
defparam DBusCachedPlugin_mmuBus_rsp_physicalAddress_12_s1.INIT=16'hCACC;
  LUT3 n9982_s0 (
    .F(n9982_3),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_allowExecute),
    .I1(MmuPlugin_status_mxr),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_allowRead) 
);
defparam n9982_s0.INIT=8'hF8;
  LUT4 n9998_s0 (
    .F(n9998_3),
    .I0(n9998_4),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(_zz_MmuPlugin_ports_1_cacheLine_exception),
    .I3(n10001_4) 
);
defparam n9998_s0.INIT=16'h00F1;
  LUT2 n10001_s1 (
    .F(n10001_4),
    .I0(MmuPlugin_ports_1_dirty),
    .I1(n10001_7) 
);
defparam n10001_s1.INIT=4'hE;
  LUT2 when_MmuPlugin_l211_s1 (
    .F(when_MmuPlugin_l211),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_redo),
    .I1(MmuPlugin_shared_dBusRspStaged_valid) 
);
defparam when_MmuPlugin_l211_s1.INIT=4'h4;
  LUT4 _zz_MmuPlugin_shared_refills_1_s1 (
    .F(_zz_MmuPlugin_shared_refills[1]),
    .I0(_zz_MmuPlugin_shared_refills_1_5),
    .I1(MmuPlugin_ports_1_dirty),
    .I2(MmuPlugin_ports_1_requireMmuLockup),
    .I3(n10001_7) 
);
defparam _zz_MmuPlugin_shared_refills_1_s1.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s0 (
    .F(n17289_6),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(IBusCachedPlugin_fetchPc_output_fire_5),
    .I2(IBusCachedPlugin_fetchPc_output_fire_6),
    .I3(IBusCachedPlugin_fetchPc_output_fire_7) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s0.INIT=16'hD000;
  LUT4 n10472_s1 (
    .F(n10472_4),
    .I0(n10472_5),
    .I1(n10472_6),
    .I2(IBusCachedPlugin_decompressor_throw2Bytes),
    .I3(n10472_7) 
);
defparam n10472_s1.INIT=16'hFF40;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[31]),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(memory_to_writeBack_PC[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_5),
    .I3(IBusCachedPlugin_fetchPc_pc_31_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s0.INIT=16'h0D00;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[30]),
    .I0(IBusCachedPlugin_fetchPc_pc_30_4),
    .I1(n10472_6),
    .I2(IBusCachedPlugin_fetchPc_pc_30_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s0.INIT=8'hF4;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[29]),
    .I0(IBusCachedPlugin_fetchPc_pc_29_4),
    .I1(IBusCachedPlugin_fetchPc_pc_29_5),
    .I2(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s0.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[28]),
    .I0(IBusCachedPlugin_fetchPc_pc_28_4),
    .I1(IBusCachedPlugin_fetchPc_pc_28_5),
    .I2(IBusCachedPlugin_fetchPc_pc_28_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s0.INIT=16'h0F44;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[27]),
    .I0(IBusCachedPlugin_fetchPc_pc_27_4),
    .I1(IBusCachedPlugin_fetchPc_pc_27_5),
    .I2(IBusCachedPlugin_fetchPc_pc_27_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s0.INIT=16'h0F44;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[26]),
    .I0(IBusCachedPlugin_fetchPc_pc_26_4),
    .I1(IBusCachedPlugin_fetchPc_pc_26_5),
    .I2(IBusCachedPlugin_fetchPc_pc_26_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s0.INIT=16'h0F44;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[25]),
    .I0(IBusCachedPlugin_fetchPc_pc_25_4),
    .I1(IBusCachedPlugin_fetchPc_pc_25_5),
    .I2(IBusCachedPlugin_fetchPc_pc_25_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s0.INIT=16'h0F44;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[24]),
    .I0(IBusCachedPlugin_fetchPc_pc_24_4),
    .I1(IBusCachedPlugin_fetchPc_pc_24_5),
    .I2(IBusCachedPlugin_fetchPc_pc_24_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s0.INIT=16'h0F44;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[23]),
    .I0(IBusCachedPlugin_fetchPc_pc_23_4),
    .I1(IBusCachedPlugin_fetchPc_pc_23_5),
    .I2(IBusCachedPlugin_fetchPc_pc_23_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s0.INIT=16'hF011;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[22]),
    .I0(IBusCachedPlugin_fetchPc_pc_22_4),
    .I1(IBusCachedPlugin_fetchPc_pc_22_5),
    .I2(IBusCachedPlugin_fetchPc_pc_22_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s0.INIT=16'h0F11;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[21]),
    .I0(IBusCachedPlugin_fetchPc_pc_21_4),
    .I1(n10472_6),
    .I2(IBusCachedPlugin_fetchPc_pc_21_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s0.INIT=8'hF4;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[20]),
    .I0(IBusCachedPlugin_fetchPc_pc_20_4),
    .I1(IBusCachedPlugin_fetchPc_pc_20_5),
    .I2(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[19]),
    .I0(IBusCachedPlugin_fetchPc_pc_19_4),
    .I1(IBusCachedPlugin_fetchPc_pc_19_5),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_19_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s0.INIT=16'h11F1;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[18]),
    .I0(IBusCachedPlugin_fetchPc_pc_18_4),
    .I1(n10472_6),
    .I2(IBusCachedPlugin_fetchPc_pc_18_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s0.INIT=8'hF4;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[17]),
    .I0(IBusCachedPlugin_fetchPc_pc_17_4),
    .I1(IBusCachedPlugin_fetchPc_pc_17_5),
    .I2(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s0.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[16]),
    .I0(IBusCachedPlugin_fetchPc_pc_16_4),
    .I1(IBusCachedPlugin_fetchPc_pc_16_5),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_16_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s0.INIT=16'h11F1;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[15]),
    .I0(IBusCachedPlugin_fetchPc_pc_15_4),
    .I1(IBusCachedPlugin_fetchPc_pc_15_5),
    .I2(IBusCachedPlugin_fetchPc_pc_15_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s0.INIT=16'hF111;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[14]),
    .I0(IBusCachedPlugin_fetchPc_pc_14_4),
    .I1(IBusCachedPlugin_fetchPc_pc_14_5),
    .I2(IBusCachedPlugin_fetchPc_pc_14_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s0.INIT=8'hF1;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[13]),
    .I0(IBusCachedPlugin_fetchPc_pc_13_4),
    .I1(IBusCachedPlugin_fetchPc_pc_13_5),
    .I2(IBusCachedPlugin_fetchPc_pc_13_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s0.INIT=8'hF1;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[12]),
    .I0(IBusCachedPlugin_fetchPc_pc_12_4),
    .I1(IBusCachedPlugin_fetchPc_pc_12_5),
    .I2(IBusCachedPlugin_fetchPc_pc_12_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s0.INIT=16'hF111;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[11]),
    .I0(IBusCachedPlugin_fetchPc_pc_11_4),
    .I1(IBusCachedPlugin_fetchPc_pc_11_5),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_11_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s0.INIT=16'h11F1;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[10]),
    .I0(IBusCachedPlugin_fetchPc_pc_10_4),
    .I1(IBusCachedPlugin_fetchPc_pc_10_5),
    .I2(IBusCachedPlugin_fetchPc_pc_10_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s0.INIT=8'hF1;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[9]),
    .I0(IBusCachedPlugin_fetchPc_pc_9_4),
    .I1(IBusCachedPlugin_fetchPc_pc_9_5),
    .I2(IBusCachedPlugin_fetchPc_pc_9_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s0.INIT=16'hF111;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[8]),
    .I0(IBusCachedPlugin_fetchPc_pc_8_4),
    .I1(IBusCachedPlugin_fetchPc_pc_8_5),
    .I2(IBusCachedPlugin_fetchPc_pc_8_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s0.INIT=16'hF111;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[7]),
    .I0(IBusCachedPlugin_fetchPc_pc_7_4),
    .I1(IBusCachedPlugin_fetchPc_pc_7_5),
    .I2(IBusCachedPlugin_fetchPc_pc_7_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s0.INIT=8'hF1;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[6]),
    .I0(IBusCachedPlugin_fetchPc_pc_6_4),
    .I1(IBusCachedPlugin_fetchPc_pc_6_5),
    .I2(IBusCachedPlugin_fetchPc_pc_6_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s0.INIT=8'hF1;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[5]),
    .I0(IBusCachedPlugin_fetchPc_pc_5_4),
    .I1(IBusCachedPlugin_fetchPc_pc_5_5),
    .I2(IBusCachedPlugin_fetchPc_pc_5_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s0.INIT=16'hF111;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[4]),
    .I0(IBusCachedPlugin_fetchPc_pc_4_4),
    .I1(IBusCachedPlugin_fetchPc_pc_4_5),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_4_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s0.INIT=16'h11F1;
  LUT3 IBusCachedPlugin_fetchPc_pc_3_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[3]),
    .I0(IBusCachedPlugin_fetchPc_pc_3_4),
    .I1(IBusCachedPlugin_fetchPc_pc_3_5),
    .I2(IBusCachedPlugin_fetchPc_pc_3_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s0.INIT=8'hF1;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[2]),
    .I0(IBusCachedPlugin_fetchPc_pc_2_4),
    .I1(IBusCachedPlugin_fetchPc_pc_2_5),
    .I2(IBusCachedPlugin_fetchPc_pc_2_6),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s0.INIT=16'hF111;
  LUT3 when_Fetcher_l160_s0 (
    .F(when_Fetcher_l160),
    .I0(when_Fetcher_l160_6),
    .I1(IBusCachedPlugin_fetchPc_output_fire_6),
    .I2(IBusCachedPlugin_fetchPc_booted) 
);
defparam when_Fetcher_l160_s0.INIT=8'hD0;
  LUT3 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s1 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_7) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s1.INIT=8'h40;
  LUT2 IBusCachedPlugin_decompressor_input_valid_s0 (
    .F(IBusCachedPlugin_decompressor_input_valid),
    .I0(decodeStage_mmuRsp_allowExecute),
    .I1(IBusCachedPlugin_decompressor_input_valid_4) 
);
defparam IBusCachedPlugin_decompressor_input_valid_s0.INIT=4'h8;
  LUT2 IBusCachedPlugin_decompressor_throw2Bytes_s0 (
    .F(IBusCachedPlugin_decompressor_throw2Bytes),
    .I0(IBusCachedPlugin_decompressor_throw2BytesReg),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[1]) 
);
defparam IBusCachedPlugin_decompressor_throw2Bytes_s0.INIT=4'hE;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s0 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst[19]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_19),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_5) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s0.INIT=8'h0D;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s0 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst[18]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_5),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_6) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s0.INIT=8'h1B;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s0 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst[17]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_5) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s0.INIT=8'h0B;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s0 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst[16]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_5),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_6) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s0.INIT=8'h0B;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s0 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst[15]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_5),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s0.INIT=16'hB0BB;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I1(dataCache_1_io_cpu_writeBack_isWrite),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_wr),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0.INIT=16'h44F0;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[31]),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[30]),
    .I1(dataCache_1_io_mem_cmd_payload_address[30]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[29]),
    .I1(dataCache_1_io_mem_cmd_payload_address[29]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[28]),
    .I1(dataCache_1_io_mem_cmd_payload_address[28]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[27]),
    .I1(dataCache_1_io_mem_cmd_payload_address[27]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[26]),
    .I1(dataCache_1_io_mem_cmd_payload_address[26]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[25]),
    .I1(dataCache_1_io_mem_cmd_payload_address[25]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[24]),
    .I1(dataCache_1_io_mem_cmd_payload_address[24]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[23]),
    .I1(dataCache_1_io_mem_cmd_payload_address[23]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[22]),
    .I1(dataCache_1_io_mem_cmd_payload_address[22]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[21]),
    .I1(dataCache_1_io_mem_cmd_payload_address[21]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[20]),
    .I1(dataCache_1_io_mem_cmd_payload_address[20]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[19]),
    .I1(dataCache_1_io_mem_cmd_payload_address[19]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[18]),
    .I1(dataCache_1_io_mem_cmd_payload_address[18]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[17]),
    .I1(dataCache_1_io_mem_cmd_payload_address[17]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[16]),
    .I1(dataCache_1_io_mem_cmd_payload_address[16]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[15]),
    .I1(dataCache_1_io_mem_cmd_payload_address[15]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[14]),
    .I1(dataCache_1_io_mem_cmd_payload_address[14]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[13]),
    .I1(dataCache_1_io_mem_cmd_payload_address[13]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[12]),
    .I1(dataCache_1_io_mem_cmd_payload_address[12]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[11]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[10]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[9]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[8]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[7]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0.INIT=8'hCA;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I1(stageB_mmuRsp_physicalAddress[5]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[5]),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0.INIT=16'h44F0;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[4]),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0.INIT=16'h44F0;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[3]),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0.INIT=16'h44F0;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[2]),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0.INIT=16'h44F0;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[3]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[2]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[1]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[0]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0.INIT=8'hCA;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size[2]),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0.INIT=8'hCA;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .I0(stageB_request_size[1]),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size[1]),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0.INIT=16'hEEF0;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I1(stageB_request_size[0]),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size[0]),
    .I3(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0.INIT=16'h44F0;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_23_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[23]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_23_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_22_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[22]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_22_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_21_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[21]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_21_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_20_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[20]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_20_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_19_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[19]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_19_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_18_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[18]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_18_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_17_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[17]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_16_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[16]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_16_s0.INIT=8'hCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_15_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[15]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_15_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_14_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[14]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_14_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_13_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[13]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_13_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_12_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[12]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_12_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_11_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[11]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_11_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_10_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[10]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_10_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_9_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[9]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_9_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_8_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[8]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_8_s0.INIT=16'hCCCA;
  LUT4 when_DBusCachedPlugin_l544_s0 (
    .F(when_DBusCachedPlugin_l544),
    .I0(when_DBusCachedPlugin_l544_4),
    .I1(n2326_5),
    .I2(when_DBusCachedPlugin_l544_5),
    .I3(when_DBusCachedPlugin_l544_6) 
);
defparam when_DBusCachedPlugin_l544_s0.INIT=16'h0E00;
  LUT4 writeBack_DBusCachedPlugin_rspRf_0_s1 (
    .F(writeBack_DBusCachedPlugin_rspRf[0]),
    .I0(writeBack_DBusCachedPlugin_rspRf_0_5),
    .I1(writeBack_DBusCachedPlugin_rspRf_0_6),
    .I2(dataCache_1_io_cpu_writeBack_exclusiveOk),
    .I3(when_DBusCachedPlugin_l561) 
);
defparam writeBack_DBusCachedPlugin_rspRf_0_s1.INIT=16'h0FEE;
  LUT2 when_DBusCachedPlugin_l561_s0 (
    .F(when_DBusCachedPlugin_l561),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR) 
);
defparam when_DBusCachedPlugin_l561_s0.INIT=4'h8;
  LUT4 MmuPlugin_dBusAccess_rsp_valid_s0 (
    .F(MmuPlugin_dBusAccess_rsp_valid),
    .I0(when_DataCache_l1129),
    .I1(n1030_9),
    .I2(stageB_amo_internal_resultRegValid_8),
    .I3(MmuPlugin_dBusAccess_rsp_valid_4) 
);
defparam MmuPlugin_dBusAccess_rsp_valid_s0.INIT=16'hFE00;
  LUT2 _zz_decode_IS_CSR_1_s3 (
    .F(_zz_decode_IS_CSR_1),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(_zz__zz_decode_IS_CSR_8_0_8) 
);
defparam _zz_decode_IS_CSR_1_s3.INIT=4'h8;
  LUT3 _zz_decode_IS_CSR_12_s3 (
    .F(_zz_decode_IS_CSR_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(_zz__zz_decode_IS_CSR_8_0_8) 
);
defparam _zz_decode_IS_CSR_12_s3.INIT=8'h40;
  LUT3 _zz_decode_IS_CSR_36_s1 (
    .F(_zz_decode_IS_CSR[36]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]) 
);
defparam _zz_decode_IS_CSR_36_s1.INIT=8'h10;
  LUT2 HazardSimplePlugin_writeBackWrites_valid_s0 (
    .F(HazardSimplePlugin_writeBackWrites_valid),
    .I0(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I1(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s0.INIT=4'h8;
  LUT3 execute_SrcPlugin_addSub_31_s0 (
    .F(execute_SrcPlugin_addSub[31]),
    .I0(_zz_execute_SrcPlugin_addSub[31]),
    .I1(decode_to_execute_SRC1[31]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_31_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_30_s0 (
    .F(execute_SrcPlugin_addSub[30]),
    .I0(_zz_execute_SrcPlugin_addSub[30]),
    .I1(decode_to_execute_SRC1[30]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_30_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_29_s0 (
    .F(execute_SrcPlugin_addSub[29]),
    .I0(_zz_execute_SrcPlugin_addSub[29]),
    .I1(decode_to_execute_SRC1[29]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_29_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_28_s0 (
    .F(execute_SrcPlugin_addSub[28]),
    .I0(_zz_execute_SrcPlugin_addSub[28]),
    .I1(decode_to_execute_SRC1[28]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_28_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_27_s0 (
    .F(execute_SrcPlugin_addSub[27]),
    .I0(_zz_execute_SrcPlugin_addSub[27]),
    .I1(decode_to_execute_SRC1[27]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_27_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_26_s0 (
    .F(execute_SrcPlugin_addSub[26]),
    .I0(_zz_execute_SrcPlugin_addSub[26]),
    .I1(decode_to_execute_SRC1[26]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_26_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_25_s0 (
    .F(execute_SrcPlugin_addSub[25]),
    .I0(_zz_execute_SrcPlugin_addSub[25]),
    .I1(decode_to_execute_SRC1[25]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_25_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_24_s0 (
    .F(execute_SrcPlugin_addSub[24]),
    .I0(_zz_execute_SrcPlugin_addSub[24]),
    .I1(decode_to_execute_SRC1[24]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_24_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_23_s0 (
    .F(execute_SrcPlugin_addSub[23]),
    .I0(_zz_execute_SrcPlugin_addSub[23]),
    .I1(decode_to_execute_SRC1[23]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_23_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_22_s0 (
    .F(execute_SrcPlugin_addSub[22]),
    .I0(_zz_execute_SrcPlugin_addSub[22]),
    .I1(decode_to_execute_SRC1[22]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_22_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_21_s0 (
    .F(execute_SrcPlugin_addSub[21]),
    .I0(_zz_execute_SrcPlugin_addSub[21]),
    .I1(decode_to_execute_SRC1[21]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_21_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_20_s0 (
    .F(execute_SrcPlugin_addSub[20]),
    .I0(_zz_execute_SrcPlugin_addSub[20]),
    .I1(decode_to_execute_SRC1[20]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_20_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_19_s0 (
    .F(execute_SrcPlugin_addSub[19]),
    .I0(_zz_execute_SrcPlugin_addSub[19]),
    .I1(decode_to_execute_SRC1[19]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_19_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_18_s0 (
    .F(execute_SrcPlugin_addSub[18]),
    .I0(_zz_execute_SrcPlugin_addSub[18]),
    .I1(decode_to_execute_SRC1[18]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_18_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_17_s0 (
    .F(execute_SrcPlugin_addSub[17]),
    .I0(_zz_execute_SrcPlugin_addSub[17]),
    .I1(decode_to_execute_SRC1[17]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_17_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_16_s0 (
    .F(execute_SrcPlugin_addSub[16]),
    .I0(_zz_execute_SrcPlugin_addSub[16]),
    .I1(decode_to_execute_SRC1[16]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_16_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_15_s0 (
    .F(execute_SrcPlugin_addSub[15]),
    .I0(_zz_execute_SrcPlugin_addSub[15]),
    .I1(decode_to_execute_SRC1[15]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_15_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_14_s0 (
    .F(execute_SrcPlugin_addSub[14]),
    .I0(_zz_execute_SrcPlugin_addSub[14]),
    .I1(decode_to_execute_SRC1[14]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_14_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_13_s0 (
    .F(execute_SrcPlugin_addSub[13]),
    .I0(_zz_execute_SrcPlugin_addSub[13]),
    .I1(decode_to_execute_SRC1[13]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_13_s0.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_12_s0 (
    .F(execute_SrcPlugin_addSub[12]),
    .I0(_zz_execute_SrcPlugin_addSub[12]),
    .I1(decode_to_execute_SRC1[12]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_12_s0.INIT=8'hCA;
  LUT3 execute_MulPlugin_aHigh_16_s0 (
    .F(execute_MulPlugin_aHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS1[31]) 
);
defparam execute_MulPlugin_aHigh_16_s0.INIT=8'h60;
  LUT3 execute_MulPlugin_bHigh_16_s1 (
    .F(execute_MulPlugin_bHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_RS2[31]) 
);
defparam execute_MulPlugin_bHigh_16_s1.INIT=8'h40;
  LUT3 when_MulDivIterativePlugin_l126_s1 (
    .F(when_MulDivIterativePlugin_l126),
    .I0(memory_MulDivIterativePlugin_div_counter_value[0]),
    .I1(memory_MulDivIterativePlugin_div_counter_value[1]),
    .I2(when_MulDivIterativePlugin_l126_5) 
);
defparam when_MulDivIterativePlugin_l126_s1.INIT=8'h10;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_31_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[31]),
    .I0(memory_MulDivIterativePlugin_accumulator[30]),
    .I1(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[31]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_31_s0.INIT=8'hAC;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_30_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[30]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[30]),
    .I1(memory_MulDivIterativePlugin_accumulator[29]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_30_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_29_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[29]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[29]),
    .I1(memory_MulDivIterativePlugin_accumulator[28]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_29_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_28_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[28]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[28]),
    .I1(memory_MulDivIterativePlugin_accumulator[27]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_28_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_27_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[27]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[27]),
    .I1(memory_MulDivIterativePlugin_accumulator[26]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_27_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_26_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[26]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[26]),
    .I1(memory_MulDivIterativePlugin_accumulator[25]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_26_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_25_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[25]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[25]),
    .I1(memory_MulDivIterativePlugin_accumulator[24]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_25_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_24_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[24]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[24]),
    .I1(memory_MulDivIterativePlugin_accumulator[23]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_24_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_23_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[23]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[23]),
    .I1(memory_MulDivIterativePlugin_accumulator[22]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_23_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_22_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[22]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[22]),
    .I1(memory_MulDivIterativePlugin_accumulator[21]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_22_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_21_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[21]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[21]),
    .I1(memory_MulDivIterativePlugin_accumulator[20]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_21_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_20_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[20]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[20]),
    .I1(memory_MulDivIterativePlugin_accumulator[19]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_20_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_19_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[19]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[19]),
    .I1(memory_MulDivIterativePlugin_accumulator[18]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_19_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_18_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[18]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[18]),
    .I1(memory_MulDivIterativePlugin_accumulator[17]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_18_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_17_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[17]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[17]),
    .I1(memory_MulDivIterativePlugin_accumulator[16]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_17_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_16_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[16]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[16]),
    .I1(memory_MulDivIterativePlugin_accumulator[15]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_16_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_15_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[15]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[15]),
    .I1(memory_MulDivIterativePlugin_accumulator[14]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_15_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_14_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[14]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[14]),
    .I1(memory_MulDivIterativePlugin_accumulator[13]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_14_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_13_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[13]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[13]),
    .I1(memory_MulDivIterativePlugin_accumulator[12]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_13_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_12_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[12]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[12]),
    .I1(memory_MulDivIterativePlugin_accumulator[11]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_12_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_11_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[11]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[11]),
    .I1(memory_MulDivIterativePlugin_accumulator[10]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_11_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_10_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[10]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[10]),
    .I1(memory_MulDivIterativePlugin_accumulator[9]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_10_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_9_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[9]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[9]),
    .I1(memory_MulDivIterativePlugin_accumulator[8]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_9_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_8_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[8]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[8]),
    .I1(memory_MulDivIterativePlugin_accumulator[7]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_8_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_7_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[7]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[7]),
    .I1(memory_MulDivIterativePlugin_accumulator[6]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_7_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_6_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[6]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[6]),
    .I1(memory_MulDivIterativePlugin_accumulator[5]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_6_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_5_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[5]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[5]),
    .I1(memory_MulDivIterativePlugin_accumulator[4]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_5_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_4_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[4]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[4]),
    .I1(memory_MulDivIterativePlugin_accumulator[3]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_4_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_3_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[3]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[3]),
    .I1(memory_MulDivIterativePlugin_accumulator[2]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_3_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_2_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[2]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[2]),
    .I1(memory_MulDivIterativePlugin_accumulator[1]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_2_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_1_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[1]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[1]),
    .I1(memory_MulDivIterativePlugin_accumulator[0]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_1_s0.INIT=8'hCA;
  LUT3 memory_MulDivIterativePlugin_div_stage_0_outRemainder_0_s0 (
    .F(memory_MulDivIterativePlugin_div_stage_0_outRemainder[0]),
    .I0(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[0]),
    .I1(memory_MulDivIterativePlugin_rs1[31]),
    .I2(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_outRemainder_0_s0.INIT=8'hCA;
  LUT3 CsrPlugin_trapCause_3_s0 (
    .F(CsrPlugin_trapCause[3]),
    .I0(CsrPlugin_interrupt_code[3]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I2(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_3_s0.INIT=8'hCA;
  LUT3 CsrPlugin_trapCause_2_s0 (
    .F(CsrPlugin_trapCause[2]),
    .I0(CsrPlugin_interrupt_code[2]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .I2(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_2_s0.INIT=8'hCA;
  LUT3 CsrPlugin_trapCause_1_s0 (
    .F(CsrPlugin_trapCause[1]),
    .I0(CsrPlugin_interrupt_code[1]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .I2(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_1_s0.INIT=8'hCA;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_31_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_30_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_29_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_28_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_27_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_26_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_25_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_24_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_23_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_22_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_21_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_20_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_19_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_18_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_17_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_16_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_15_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_14_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_13_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_12_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_11_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_10_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_9_16),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_8_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[8]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_7_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[7]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_6_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_5_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_4_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[4]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_3_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[3]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_2_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I0(n8302_6),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[1]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I0(n8303_6),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(decode_to_execute_SRC1[0]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0.INIT=16'h3F50;
  LUT4 execute_BranchPlugin_branch_src1_31_s0 (
    .F(execute_BranchPlugin_branch_src1[31]),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_31_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_30_s0 (
    .F(execute_BranchPlugin_branch_src1[30]),
    .I0(execute_RS1[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_30_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_29_s0 (
    .F(execute_BranchPlugin_branch_src1[29]),
    .I0(execute_RS1[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_29_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_28_s0 (
    .F(execute_BranchPlugin_branch_src1[28]),
    .I0(execute_RS1[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_28_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_27_s0 (
    .F(execute_BranchPlugin_branch_src1[27]),
    .I0(execute_RS1[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_27_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_26_s0 (
    .F(execute_BranchPlugin_branch_src1[26]),
    .I0(execute_RS1[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_26_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_25_s0 (
    .F(execute_BranchPlugin_branch_src1[25]),
    .I0(execute_RS1[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_25_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_24_s0 (
    .F(execute_BranchPlugin_branch_src1[24]),
    .I0(execute_RS1[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_24_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_23_s0 (
    .F(execute_BranchPlugin_branch_src1[23]),
    .I0(execute_RS1[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_23_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_22_s0 (
    .F(execute_BranchPlugin_branch_src1[22]),
    .I0(execute_RS1[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_22_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_21_s0 (
    .F(execute_BranchPlugin_branch_src1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_21_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_20_s0 (
    .F(execute_BranchPlugin_branch_src1[20]),
    .I0(execute_RS1[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_20_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_19_s0 (
    .F(execute_BranchPlugin_branch_src1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_19_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_18_s0 (
    .F(execute_BranchPlugin_branch_src1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_18_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_17_s0 (
    .F(execute_BranchPlugin_branch_src1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_17_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_16_s0 (
    .F(execute_BranchPlugin_branch_src1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_16_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_15_s0 (
    .F(execute_BranchPlugin_branch_src1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_15_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_14_s0 (
    .F(execute_BranchPlugin_branch_src1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_14_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_13_s0 (
    .F(execute_BranchPlugin_branch_src1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_13_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_12_s0 (
    .F(execute_BranchPlugin_branch_src1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_12_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_11_s0 (
    .F(execute_BranchPlugin_branch_src1[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_11_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_10_s0 (
    .F(execute_BranchPlugin_branch_src1[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_10_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_9_s0 (
    .F(execute_BranchPlugin_branch_src1[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_9_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_8_s0 (
    .F(execute_BranchPlugin_branch_src1[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_8_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_7_s0 (
    .F(execute_BranchPlugin_branch_src1[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_7_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_6_s0 (
    .F(execute_BranchPlugin_branch_src1[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_6_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_5_s0 (
    .F(execute_BranchPlugin_branch_src1[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_5_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_4_s0 (
    .F(execute_BranchPlugin_branch_src1[4]),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_4_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_3_s0 (
    .F(execute_BranchPlugin_branch_src1[3]),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_3_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_2_s0 (
    .F(execute_BranchPlugin_branch_src1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_2_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_1_s0 (
    .F(execute_BranchPlugin_branch_src1[1]),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_PC[1]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_1_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_0_s0 (
    .F(execute_BranchPlugin_branch_src1[0]),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_PC[0]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_0_s0.INIT=16'hACCC;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_4_s0 (
    .F(_zz_execute_BranchPlugin_branch_src2_6[4]),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(decode_to_execute_INSTRUCTION[11]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_4_s0.INIT=8'hAC;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_3_s0 (
    .F(_zz_execute_BranchPlugin_branch_src2_6[3]),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(decode_to_execute_INSTRUCTION[10]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_3_s0.INIT=8'hAC;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_2_s0 (
    .F(_zz_execute_BranchPlugin_branch_src2_6[2]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(decode_to_execute_INSTRUCTION[9]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_2_s0.INIT=8'hAC;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_1_s0 (
    .F(_zz_execute_BranchPlugin_branch_src2_6[1]),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(decode_to_execute_INSTRUCTION[8]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_1_s0.INIT=8'hAC;
  LUT3 n17240_s1 (
    .F(n17240_4),
    .I0(MmuPlugin_shared_state_1[0]),
    .I1(MmuPlugin_shared_state_1[2]),
    .I2(MmuPlugin_shared_state_1[1]) 
);
defparam n17240_s1.INIT=8'h10;
  LUT3 n28553_s0 (
    .F(n28553_3),
    .I0(MmuPlugin_ports_0_entryToReplace_value[0]),
    .I1(MmuPlugin_ports_0_entryToReplace_value[1]),
    .I2(n28552_7) 
);
defparam n28553_s0.INIT=8'h10;
  LUT3 n28554_s0 (
    .F(n28554_3),
    .I0(MmuPlugin_ports_0_entryToReplace_value[1]),
    .I1(MmuPlugin_ports_0_entryToReplace_value[0]),
    .I2(n28552_7) 
);
defparam n28554_s0.INIT=8'h40;
  LUT3 n28555_s0 (
    .F(n28555_3),
    .I0(MmuPlugin_ports_0_entryToReplace_value[0]),
    .I1(MmuPlugin_ports_0_entryToReplace_value[1]),
    .I2(n28552_7) 
);
defparam n28555_s0.INIT=8'h40;
  LUT3 n28556_s0 (
    .F(n28556_3),
    .I0(MmuPlugin_ports_0_entryToReplace_value[0]),
    .I1(MmuPlugin_ports_0_entryToReplace_value[1]),
    .I2(n28552_7) 
);
defparam n28556_s0.INIT=8'h80;
  LUT3 n28558_s0 (
    .F(n28558_3),
    .I0(MmuPlugin_ports_1_entryToReplace_value[0]),
    .I1(MmuPlugin_ports_1_entryToReplace_value[1]),
    .I2(n28557_5) 
);
defparam n28558_s0.INIT=8'h10;
  LUT3 n28559_s0 (
    .F(n28559_3),
    .I0(MmuPlugin_ports_1_entryToReplace_value[1]),
    .I1(MmuPlugin_ports_1_entryToReplace_value[0]),
    .I2(n28557_5) 
);
defparam n28559_s0.INIT=8'h40;
  LUT3 n28560_s0 (
    .F(n28560_3),
    .I0(MmuPlugin_ports_1_entryToReplace_value[0]),
    .I1(MmuPlugin_ports_1_entryToReplace_value[1]),
    .I2(n28557_5) 
);
defparam n28560_s0.INIT=8'h40;
  LUT3 n28561_s0 (
    .F(n28561_3),
    .I0(MmuPlugin_ports_1_entryToReplace_value[0]),
    .I1(MmuPlugin_ports_1_entryToReplace_value[1]),
    .I2(n28557_5) 
);
defparam n28561_s0.INIT=8'h80;
  LUT4 n17323_s0 (
    .F(n17323_3),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(memory_to_writeBack_PC[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_5),
    .I3(n17323_7) 
);
defparam n17323_s0.INIT=16'h0D00;
  LUT3 n17324_s0 (
    .F(n17324_3),
    .I0(IBusCachedPlugin_fetchPc_pc_30_5),
    .I1(IBusCachedPlugin_decodePc_pcPlus[30]),
    .I2(n10472_6) 
);
defparam n17324_s0.INIT=8'hCA;
  LUT3 n17325_s0 (
    .F(n17325_3),
    .I0(IBusCachedPlugin_fetchPc_pc_29_4),
    .I1(IBusCachedPlugin_decodePc_pcPlus[29]),
    .I2(n10472_6) 
);
defparam n17325_s0.INIT=8'hCA;
  LUT4 n17326_s0 (
    .F(n17326_3),
    .I0(IBusCachedPlugin_fetchPc_pc_28_4),
    .I1(IBusCachedPlugin_decodePc_pcPlus[28]),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_28_5) 
);
defparam n17326_s0.INIT=16'hC5C0;
  LUT4 n17327_s0 (
    .F(n17327_3),
    .I0(IBusCachedPlugin_fetchPc_pc_27_4),
    .I1(IBusCachedPlugin_fetchPc_pc_27_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[27]),
    .I3(n10472_6) 
);
defparam n17327_s0.INIT=16'hF044;
  LUT4 n17328_s0 (
    .F(n17328_3),
    .I0(IBusCachedPlugin_fetchPc_pc_26_4),
    .I1(IBusCachedPlugin_decodePc_pcPlus[26]),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_26_5) 
);
defparam n17328_s0.INIT=16'hC5C0;
  LUT4 n17329_s0 (
    .F(n17329_3),
    .I0(IBusCachedPlugin_fetchPc_pc_25_4),
    .I1(IBusCachedPlugin_fetchPc_pc_25_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[25]),
    .I3(n10472_6) 
);
defparam n17329_s0.INIT=16'hF044;
  LUT4 n17330_s0 (
    .F(n17330_3),
    .I0(IBusCachedPlugin_fetchPc_pc_24_4),
    .I1(IBusCachedPlugin_decodePc_pcPlus[24]),
    .I2(n10472_6),
    .I3(IBusCachedPlugin_fetchPc_pc_24_5) 
);
defparam n17330_s0.INIT=16'hC5C0;
  LUT4 n17331_s0 (
    .F(n17331_3),
    .I0(IBusCachedPlugin_fetchPc_pc_23_4),
    .I1(IBusCachedPlugin_fetchPc_pc_23_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[23]),
    .I3(n10472_6) 
);
defparam n17331_s0.INIT=16'hF011;
  LUT4 n17332_s0 (
    .F(n17332_3),
    .I0(IBusCachedPlugin_fetchPc_pc_22_4),
    .I1(IBusCachedPlugin_fetchPc_pc_22_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[22]),
    .I3(n10472_6) 
);
defparam n17332_s0.INIT=16'hF011;
  LUT3 n17333_s0 (
    .F(n17333_3),
    .I0(IBusCachedPlugin_fetchPc_pc_21_5),
    .I1(IBusCachedPlugin_decodePc_pcPlus[21]),
    .I2(n10472_6) 
);
defparam n17333_s0.INIT=8'hCA;
  LUT3 n17334_s0 (
    .F(n17334_3),
    .I0(IBusCachedPlugin_fetchPc_pc_20_4),
    .I1(IBusCachedPlugin_decodePc_pcPlus[20]),
    .I2(n10472_6) 
);
defparam n17334_s0.INIT=8'hCA;
  LUT4 n17335_s0 (
    .F(n17335_3),
    .I0(IBusCachedPlugin_fetchPc_pc_19_5),
    .I1(IBusCachedPlugin_fetchPc_pc_19_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[19]),
    .I3(n10472_6) 
);
defparam n17335_s0.INIT=16'hF011;
  LUT3 n17336_s0 (
    .F(n17336_3),
    .I0(IBusCachedPlugin_fetchPc_pc_18_5),
    .I1(IBusCachedPlugin_decodePc_pcPlus[18]),
    .I2(n10472_6) 
);
defparam n17336_s0.INIT=8'hCA;
  LUT3 n17337_s0 (
    .F(n17337_3),
    .I0(IBusCachedPlugin_fetchPc_pc_17_4),
    .I1(IBusCachedPlugin_decodePc_pcPlus[17]),
    .I2(n10472_6) 
);
defparam n17337_s0.INIT=8'hCA;
  LUT4 n17338_s0 (
    .F(n17338_3),
    .I0(IBusCachedPlugin_fetchPc_pc_16_5),
    .I1(IBusCachedPlugin_fetchPc_pc_16_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[16]),
    .I3(n10472_6) 
);
defparam n17338_s0.INIT=16'hF111;
  LUT4 n17339_s0 (
    .F(n17339_3),
    .I0(IBusCachedPlugin_fetchPc_pc_15_4),
    .I1(IBusCachedPlugin_fetchPc_pc_15_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[15]),
    .I3(n10472_6) 
);
defparam n17339_s0.INIT=16'hF111;
  LUT4 n17340_s0 (
    .F(n17340_3),
    .I0(IBusCachedPlugin_fetchPc_pc_14_5),
    .I1(IBusCachedPlugin_fetchPc_pc_14_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[14]),
    .I3(n10472_6) 
);
defparam n17340_s0.INIT=16'hF111;
  LUT4 n17341_s0 (
    .F(n17341_3),
    .I0(IBusCachedPlugin_fetchPc_pc_13_5),
    .I1(IBusCachedPlugin_fetchPc_pc_13_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[13]),
    .I3(n10472_6) 
);
defparam n17341_s0.INIT=16'hF111;
  LUT4 n17342_s0 (
    .F(n17342_3),
    .I0(IBusCachedPlugin_fetchPc_pc_12_4),
    .I1(IBusCachedPlugin_fetchPc_pc_12_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[12]),
    .I3(n10472_6) 
);
defparam n17342_s0.INIT=16'hF111;
  LUT4 n17343_s0 (
    .F(n17343_3),
    .I0(IBusCachedPlugin_fetchPc_pc_11_5),
    .I1(IBusCachedPlugin_fetchPc_pc_11_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[11]),
    .I3(n10472_6) 
);
defparam n17343_s0.INIT=16'hF111;
  LUT4 n17344_s0 (
    .F(n17344_3),
    .I0(IBusCachedPlugin_fetchPc_pc_10_5),
    .I1(IBusCachedPlugin_fetchPc_pc_10_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[10]),
    .I3(n10472_6) 
);
defparam n17344_s0.INIT=16'hF111;
  LUT4 n17345_s0 (
    .F(n17345_3),
    .I0(IBusCachedPlugin_fetchPc_pc_9_4),
    .I1(IBusCachedPlugin_fetchPc_pc_9_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[9]),
    .I3(n10472_6) 
);
defparam n17345_s0.INIT=16'hF111;
  LUT4 n17346_s0 (
    .F(n17346_3),
    .I0(IBusCachedPlugin_fetchPc_pc_8_4),
    .I1(IBusCachedPlugin_fetchPc_pc_8_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[8]),
    .I3(n10472_6) 
);
defparam n17346_s0.INIT=16'hF111;
  LUT4 n17347_s0 (
    .F(n17347_3),
    .I0(IBusCachedPlugin_fetchPc_pc_7_5),
    .I1(IBusCachedPlugin_fetchPc_pc_7_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[7]),
    .I3(n10472_6) 
);
defparam n17347_s0.INIT=16'hF111;
  LUT4 n17348_s0 (
    .F(n17348_3),
    .I0(IBusCachedPlugin_fetchPc_pc_6_5),
    .I1(IBusCachedPlugin_fetchPc_pc_6_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[6]),
    .I3(n10472_6) 
);
defparam n17348_s0.INIT=16'hF111;
  LUT4 n17349_s0 (
    .F(n17349_3),
    .I0(IBusCachedPlugin_fetchPc_pc_5_4),
    .I1(IBusCachedPlugin_fetchPc_pc_5_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[5]),
    .I3(n10472_6) 
);
defparam n17349_s0.INIT=16'hF111;
  LUT4 n17350_s0 (
    .F(n17350_3),
    .I0(IBusCachedPlugin_fetchPc_pc_4_5),
    .I1(IBusCachedPlugin_fetchPc_pc_4_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[4]),
    .I3(n10472_6) 
);
defparam n17350_s0.INIT=16'hF111;
  LUT4 n17351_s0 (
    .F(n17351_3),
    .I0(IBusCachedPlugin_fetchPc_pc_3_5),
    .I1(IBusCachedPlugin_fetchPc_pc_3_4),
    .I2(IBusCachedPlugin_decodePc_pcPlus[3]),
    .I3(n10472_6) 
);
defparam n17351_s0.INIT=16'hF111;
  LUT4 n17352_s0 (
    .F(n17352_3),
    .I0(IBusCachedPlugin_fetchPc_pc_2_4),
    .I1(IBusCachedPlugin_fetchPc_pc_2_5),
    .I2(IBusCachedPlugin_decodePc_pcPlus[2]),
    .I3(n10472_6) 
);
defparam n17352_s0.INIT=16'hF111;
  LUT3 n17353_s0 (
    .F(n17353_3),
    .I0(n10472_6),
    .I1(IBusCachedPlugin_decodePc_pcPlus[1]),
    .I2(n10472_7) 
);
defparam n17353_s0.INIT=8'hF8;
  LUT4 n17750_s0 (
    .F(n17750_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I1(n17750_4),
    .I2(n17750_5),
    .I3(n17750_6) 
);
defparam n17750_s0.INIT=16'hFFB0;
  LUT4 n17753_s0 (
    .F(n17753_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(n17753_8),
    .I2(n17753_5),
    .I3(n17753_6) 
);
defparam n17753_s0.INIT=16'hFFB0;
  LUT4 n28569_s0 (
    .F(n28569_3),
    .I0(n28569_12),
    .I1(n28569_10),
    .I2(n28569_6),
    .I3(n28569_16) 
);
defparam n28569_s0.INIT=16'h00BF;
  LUT4 n29855_s1 (
    .F(n29855_4),
    .I0(n29855_5),
    .I1(n29855_6),
    .I2(n29855_7),
    .I3(n29855_8) 
);
defparam n29855_s1.INIT=16'h000D;
  LUT4 n17836_s3 (
    .F(n17836_6),
    .I0(n17836_12),
    .I1(CsrPlugin_mstatus_MPIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I3(n17836_10) 
);
defparam n17836_s3.INIT=16'hF088;
  LUT4 n17837_s1 (
    .F(n17837_4),
    .I0(n17836_12),
    .I1(CsrPlugin_mstatus_MIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I3(n17836_10) 
);
defparam n17837_s1.INIT=16'hF0EE;
  LUT4 n17840_s1 (
    .F(n17840_4),
    .I0(n17840_7),
    .I1(_zz_CsrPlugin_privilege[0]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I3(n30284_9) 
);
defparam n17840_s1.INIT=16'hF044;
  LUT4 n17841_s3 (
    .F(n17841_6),
    .I0(n17840_7),
    .I1(CsrPlugin_sstatus_SPIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I3(n30284_9) 
);
defparam n17841_s3.INIT=16'hF088;
  LUT4 n17842_s1 (
    .F(n17842_4),
    .I0(n17840_7),
    .I1(CsrPlugin_sstatus_SIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I3(n30284_9) 
);
defparam n17842_s1.INIT=16'hF0EE;
  LUT4 n17838_s0 (
    .F(n17838_3),
    .I0(CsrPlugin_mstatus_MPP[1]),
    .I1(stageB_request_amoCtrl_alu[0]),
    .I2(n17838_4),
    .I3(n17838_5) 
);
defparam n17838_s0.INIT=16'h880F;
  LUT4 n17843_s0 (
    .F(n17843_3),
    .I0(n17843_4),
    .I1(n17843_5),
    .I2(n17843_6),
    .I3(n28569_10) 
);
defparam n17843_s0.INIT=16'hFEFF;
  LUT3 n17881_s0 (
    .F(n17881_3),
    .I0(n17881_9),
    .I1(n17881_5),
    .I2(n17881_11) 
);
defparam n17881_s0.INIT=8'hB0;
  LUT3 n17882_s0 (
    .F(n17882_3),
    .I0(n17881_11),
    .I1(n17882_4),
    .I2(n17881_9) 
);
defparam n17882_s0.INIT=8'hF2;
  LUT4 n18463_s0 (
    .F(n18463_3),
    .I0(n18463_4),
    .I1(n17240_4),
    .I2(n18463_5),
    .I3(MmuPlugin_shared_dBusRspStaged_payload_data[0]) 
);
defparam n18463_s0.INIT=16'h4FFF;
  LUT2 n18464_s0 (
    .F(n18464_3),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_data[2]),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[7]) 
);
defparam n18464_s0.INIT=4'h8;
  LUT3 n20101_s0 (
    .F(n20101_3),
    .I0(n20101_4),
    .I1(memory_MulDivIterativePlugin_rs1[30]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20101_s0.INIT=8'h5C;
  LUT4 n20102_s0 (
    .F(n20102_3),
    .I0(memory_MulDivIterativePlugin_rs1[29]),
    .I1(n20102_4),
    .I2(execute_RS1[30]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20102_s0.INIT=16'hC3AA;
  LUT4 n20103_s0 (
    .F(n20103_3),
    .I0(memory_MulDivIterativePlugin_rs1[28]),
    .I1(n20103_4),
    .I2(execute_RS1[29]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20103_s0.INIT=16'hC3AA;
  LUT3 n20104_s0 (
    .F(n20104_3),
    .I0(memory_MulDivIterativePlugin_rs1[27]),
    .I1(n20104_4),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20104_s0.INIT=8'h3A;
  LUT4 n20105_s0 (
    .F(n20105_3),
    .I0(memory_MulDivIterativePlugin_rs1[26]),
    .I1(n20105_4),
    .I2(execute_RS1[27]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20105_s0.INIT=16'h3CAA;
  LUT4 n20106_s0 (
    .F(n20106_3),
    .I0(memory_MulDivIterativePlugin_rs1[25]),
    .I1(n20106_4),
    .I2(execute_RS1[26]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20106_s0.INIT=16'h3CAA;
  LUT3 n20107_s0 (
    .F(n20107_3),
    .I0(memory_MulDivIterativePlugin_rs1[24]),
    .I1(n20107_4),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20107_s0.INIT=8'h3A;
  LUT4 n20108_s0 (
    .F(n20108_3),
    .I0(memory_MulDivIterativePlugin_rs1[23]),
    .I1(n20108_7),
    .I2(execute_RS1[24]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20108_s0.INIT=16'h3CAA;
  LUT4 n20109_s0 (
    .F(n20109_3),
    .I0(memory_MulDivIterativePlugin_rs1[22]),
    .I1(n20109_4),
    .I2(execute_RS1[23]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20109_s0.INIT=16'hC3AA;
  LUT4 n20110_s0 (
    .F(n20110_3),
    .I0(memory_MulDivIterativePlugin_rs1[21]),
    .I1(n20110_6),
    .I2(execute_RS1[22]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20110_s0.INIT=16'h3CAA;
  LUT4 n20111_s0 (
    .F(n20111_3),
    .I0(memory_MulDivIterativePlugin_rs1[20]),
    .I1(n20111_4),
    .I2(execute_RS1[21]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20111_s0.INIT=16'hC3AA;
  LUT4 n20112_s0 (
    .F(n20112_3),
    .I0(memory_MulDivIterativePlugin_rs1[19]),
    .I1(execute_RS1[20]),
    .I2(n20112_4),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20112_s0.INIT=16'h3CAA;
  LUT3 n20113_s0 (
    .F(n20113_3),
    .I0(memory_MulDivIterativePlugin_rs1[18]),
    .I1(n20113_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20113_s0.INIT=8'h3A;
  LUT4 n20114_s0 (
    .F(n20114_3),
    .I0(memory_MulDivIterativePlugin_rs1[17]),
    .I1(n20114_4),
    .I2(execute_RS1[18]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20114_s0.INIT=16'h3CAA;
  LUT4 n20115_s0 (
    .F(n20115_3),
    .I0(memory_MulDivIterativePlugin_rs1[16]),
    .I1(n20115_4),
    .I2(execute_RS1[17]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20115_s0.INIT=16'h3CAA;
  LUT3 n20116_s0 (
    .F(n20116_3),
    .I0(memory_MulDivIterativePlugin_rs1[15]),
    .I1(n20116_4),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20116_s0.INIT=8'h3A;
  LUT4 n20117_s0 (
    .F(n20117_3),
    .I0(memory_MulDivIterativePlugin_rs1[14]),
    .I1(n20117_4),
    .I2(execute_RS1[15]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20117_s0.INIT=16'h3CAA;
  LUT4 n20118_s0 (
    .F(n20118_3),
    .I0(memory_MulDivIterativePlugin_rs1[13]),
    .I1(n20118_4),
    .I2(execute_RS1[14]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20118_s0.INIT=16'hC3AA;
  LUT4 n20119_s0 (
    .F(n20119_3),
    .I0(memory_MulDivIterativePlugin_rs1[12]),
    .I1(n20119_6),
    .I2(execute_RS1[13]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20119_s0.INIT=16'h3CAA;
  LUT4 n20120_s0 (
    .F(n20120_3),
    .I0(memory_MulDivIterativePlugin_rs1[11]),
    .I1(n20120_4),
    .I2(execute_RS1[12]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20120_s0.INIT=16'h3CAA;
  LUT4 n20121_s0 (
    .F(n20121_3),
    .I0(memory_MulDivIterativePlugin_rs1[10]),
    .I1(n20121_4),
    .I2(execute_RS1[11]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20121_s0.INIT=16'h3CAA;
  LUT3 n20122_s0 (
    .F(n20122_3),
    .I0(memory_MulDivIterativePlugin_rs1[9]),
    .I1(n20122_4),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20122_s0.INIT=8'h3A;
  LUT4 n20123_s0 (
    .F(n20123_3),
    .I0(memory_MulDivIterativePlugin_rs1[8]),
    .I1(n20123_4),
    .I2(execute_RS1[9]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20123_s0.INIT=16'h3CAA;
  LUT4 n20124_s0 (
    .F(n20124_3),
    .I0(memory_MulDivIterativePlugin_rs1[7]),
    .I1(n20124_4),
    .I2(execute_RS1[8]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20124_s0.INIT=16'hC3AA;
  LUT4 n20125_s0 (
    .F(n20125_3),
    .I0(memory_MulDivIterativePlugin_rs1[6]),
    .I1(n20125_8),
    .I2(execute_RS1[7]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20125_s0.INIT=16'h3CAA;
  LUT4 n20126_s0 (
    .F(n20126_3),
    .I0(memory_MulDivIterativePlugin_rs1[5]),
    .I1(n20126_7),
    .I2(execute_RS1[6]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20126_s0.INIT=16'h3CAA;
  LUT4 n20127_s0 (
    .F(n20127_3),
    .I0(memory_MulDivIterativePlugin_rs1[4]),
    .I1(n20127_4),
    .I2(execute_RS1[5]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20127_s0.INIT=16'h3CAA;
  LUT4 n20128_s0 (
    .F(n20128_3),
    .I0(memory_MulDivIterativePlugin_rs1[3]),
    .I1(n20128_6),
    .I2(execute_RS1[4]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20128_s0.INIT=16'h3CAA;
  LUT4 n20129_s0 (
    .F(n20129_3),
    .I0(memory_MulDivIterativePlugin_rs1[2]),
    .I1(n20129_4),
    .I2(execute_RS1[3]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20129_s0.INIT=16'h3CAA;
  LUT4 n20130_s0 (
    .F(n20130_3),
    .I0(memory_MulDivIterativePlugin_rs1[1]),
    .I1(n20130_4),
    .I2(execute_RS1[2]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20130_s0.INIT=16'h3CAA;
  LUT4 n20131_s0 (
    .F(n20131_3),
    .I0(memory_MulDivIterativePlugin_rs1[0]),
    .I1(n20131_6),
    .I2(execute_RS1[1]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20131_s0.INIT=16'h3CAA;
  LUT3 n20132_s0 (
    .F(n20132_3),
    .I0(execute_RS1[0]),
    .I1(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n20132_s0.INIT=8'hA3;
  LUT4 n20402_s0 (
    .F(n20402_3),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(n20402_4),
    .I2(n20402_5),
    .I3(n20402_6) 
);
defparam n20402_s0.INIT=16'h0B04;
  LUT3 n20610_s10 (
    .F(n20538_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[31]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(n20538_5) 
);
defparam n20610_s10.INIT=8'hAC;
  LUT3 n20611_s7 (
    .F(n20539_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[30]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I2(n20538_5) 
);
defparam n20611_s7.INIT=8'hAC;
  LUT3 n20612_s7 (
    .F(n20540_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[29]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I2(n20538_5) 
);
defparam n20612_s7.INIT=8'hAC;
  LUT3 n20613_s7 (
    .F(n20541_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[28]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I2(n20538_5) 
);
defparam n20613_s7.INIT=8'hAC;
  LUT3 n20614_s7 (
    .F(n20542_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[27]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(n20538_5) 
);
defparam n20614_s7.INIT=8'hAC;
  LUT3 n20615_s7 (
    .F(n20543_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I2(n20538_5) 
);
defparam n20615_s7.INIT=8'hAC;
  LUT3 n20616_s7 (
    .F(n20544_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[25]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(n20538_5) 
);
defparam n20616_s7.INIT=8'hAC;
  LUT3 n20617_s7 (
    .F(n20545_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[24]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I2(n20538_5) 
);
defparam n20617_s7.INIT=8'hAC;
  LUT3 n20618_s7 (
    .F(n20546_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[23]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I2(n20538_5) 
);
defparam n20618_s7.INIT=8'hAC;
  LUT3 n20619_s7 (
    .F(n20547_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[22]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I2(n20538_5) 
);
defparam n20619_s7.INIT=8'hAC;
  LUT3 n20620_s7 (
    .F(n20548_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[21]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(n20538_5) 
);
defparam n20620_s7.INIT=8'hAC;
  LUT3 n20621_s7 (
    .F(n20549_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(n20538_5) 
);
defparam n20621_s7.INIT=8'hAC;
  LUT3 n20622_s7 (
    .F(n20550_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[19]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I2(n20538_5) 
);
defparam n20622_s7.INIT=8'hAC;
  LUT3 n20623_s7 (
    .F(n20551_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[18]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I2(n20538_5) 
);
defparam n20623_s7.INIT=8'hAC;
  LUT3 n20624_s7 (
    .F(n20552_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[17]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I2(n20538_5) 
);
defparam n20624_s7.INIT=8'hAC;
  LUT3 n20625_s7 (
    .F(n20553_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[16]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I2(n20538_5) 
);
defparam n20625_s7.INIT=8'hAC;
  LUT3 n20626_s7 (
    .F(n20554_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[15]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I2(n20538_5) 
);
defparam n20626_s7.INIT=8'hAC;
  LUT3 n20627_s7 (
    .F(n20555_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(n20538_5) 
);
defparam n20627_s7.INIT=8'hAC;
  LUT3 n20628_s7 (
    .F(n20556_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I2(n20538_5) 
);
defparam n20628_s7.INIT=8'hAC;
  LUT3 n20629_s7 (
    .F(n20557_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[12]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I2(n20538_5) 
);
defparam n20629_s7.INIT=8'hAC;
  LUT3 n20630_s7 (
    .F(n20558_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]),
    .I2(n20538_5) 
);
defparam n20630_s7.INIT=8'hAC;
  LUT3 n20631_s7 (
    .F(n20559_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]),
    .I2(n20538_5) 
);
defparam n20631_s7.INIT=8'hAC;
  LUT3 n20632_s7 (
    .F(n20560_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]),
    .I2(n20538_5) 
);
defparam n20632_s7.INIT=8'hAC;
  LUT3 n20633_s7 (
    .F(n20561_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]),
    .I2(n20538_5) 
);
defparam n20633_s7.INIT=8'hAC;
  LUT3 n20634_s7 (
    .F(n20562_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]),
    .I2(n20538_5) 
);
defparam n20634_s7.INIT=8'hAC;
  LUT3 n20635_s7 (
    .F(n20563_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(n20538_5) 
);
defparam n20635_s7.INIT=8'hAC;
  LUT3 n20636_s7 (
    .F(n20564_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[5]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I2(n20538_5) 
);
defparam n20636_s7.INIT=8'hAC;
  LUT3 n20637_s7 (
    .F(n20565_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(n20538_5) 
);
defparam n20637_s7.INIT=8'hAC;
  LUT3 n20638_s7 (
    .F(n20566_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I2(n20538_5) 
);
defparam n20638_s7.INIT=8'hAC;
  LUT3 n20639_s7 (
    .F(n20567_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(n20538_5) 
);
defparam n20639_s7.INIT=8'hAC;
  LUT4 n20606_s2 (
    .F(n20606_5),
    .I0(n20606_6),
    .I1(n20571_6),
    .I2(n20606_7),
    .I3(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20606_s2.INIT=16'hF0EE;
  LUT3 n20640_s1 (
    .F(n20640_4),
    .I0(n20640_5),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20640_s1.INIT=8'hC5;
  LUT3 n20641_s1 (
    .F(n20641_4),
    .I0(n20640_5),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20641_s1.INIT=8'hC5;
  LUT4 n20738_s0 (
    .F(n20738_3),
    .I0(n20738_4),
    .I1(n28569_10),
    .I2(n20738_5),
    .I3(n28569_16) 
);
defparam n20738_s0.INIT=16'h0FAE;
  LUT4 n20739_s0 (
    .F(n20739_3),
    .I0(n20739_4),
    .I1(n20739_5),
    .I2(n20739_10),
    .I3(n28569_16) 
);
defparam n20739_s0.INIT=16'h33E0;
  LUT3 n20740_s0 (
    .F(n20740_3),
    .I0(n28569_10),
    .I1(CsrPlugin_interrupt_code[1]),
    .I2(n20740_4) 
);
defparam n20740_s0.INIT=8'hC5;
  LUT3 n21198_s0 (
    .F(n21198_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .I2(n21198_6) 
);
defparam n21198_s0.INIT=8'hAC;
  LUT3 n21199_s0 (
    .F(n21199_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .I2(n21198_6) 
);
defparam n21199_s0.INIT=8'hAC;
  LUT3 n21200_s0 (
    .F(n21200_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .I2(n21198_6) 
);
defparam n21200_s0.INIT=8'hAC;
  LUT3 n21201_s0 (
    .F(n21201_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .I2(n21198_6) 
);
defparam n21201_s0.INIT=8'hAC;
  LUT3 n21202_s0 (
    .F(n21202_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .I2(n21198_6) 
);
defparam n21202_s0.INIT=8'hAC;
  LUT3 n21203_s0 (
    .F(n21203_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .I2(n21198_6) 
);
defparam n21203_s0.INIT=8'hAC;
  LUT3 n21204_s0 (
    .F(n21204_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .I2(n21198_6) 
);
defparam n21204_s0.INIT=8'hAC;
  LUT3 n21205_s0 (
    .F(n21205_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .I2(n21198_6) 
);
defparam n21205_s0.INIT=8'hAC;
  LUT3 n21206_s0 (
    .F(n21206_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .I2(n21198_6) 
);
defparam n21206_s0.INIT=8'hAC;
  LUT3 n21207_s0 (
    .F(n21207_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .I2(n21198_6) 
);
defparam n21207_s0.INIT=8'hAC;
  LUT3 n21208_s0 (
    .F(n21208_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .I2(n21198_6) 
);
defparam n21208_s0.INIT=8'hAC;
  LUT3 n21209_s0 (
    .F(n21209_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .I2(n21198_6) 
);
defparam n21209_s0.INIT=8'hAC;
  LUT3 n21210_s0 (
    .F(n21210_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .I2(n21198_6) 
);
defparam n21210_s0.INIT=8'hAC;
  LUT3 n21211_s0 (
    .F(n21211_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .I2(n21198_6) 
);
defparam n21211_s0.INIT=8'hAC;
  LUT3 n21212_s0 (
    .F(n21212_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .I2(n21198_6) 
);
defparam n21212_s0.INIT=8'hAC;
  LUT3 n21213_s0 (
    .F(n21213_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .I2(n21198_6) 
);
defparam n21213_s0.INIT=8'hAC;
  LUT3 n21214_s0 (
    .F(n21214_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .I2(n21198_6) 
);
defparam n21214_s0.INIT=8'hAC;
  LUT3 n21215_s0 (
    .F(n21215_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .I2(n21198_6) 
);
defparam n21215_s0.INIT=8'hAC;
  LUT3 n21216_s0 (
    .F(n21216_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .I2(n21198_6) 
);
defparam n21216_s0.INIT=8'hAC;
  LUT3 n21217_s0 (
    .F(n21217_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .I2(n21198_6) 
);
defparam n21217_s0.INIT=8'hAC;
  LUT3 n21218_s0 (
    .F(n21218_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .I2(n21198_6) 
);
defparam n21218_s0.INIT=8'hAC;
  LUT3 n21219_s0 (
    .F(n21219_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .I2(n21198_6) 
);
defparam n21219_s0.INIT=8'hAC;
  LUT3 n21220_s0 (
    .F(n21220_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .I2(n21198_6) 
);
defparam n21220_s0.INIT=8'hAC;
  LUT3 n21221_s0 (
    .F(n21221_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .I2(n21198_6) 
);
defparam n21221_s0.INIT=8'hAC;
  LUT3 n21222_s0 (
    .F(n21222_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .I2(n21198_6) 
);
defparam n21222_s0.INIT=8'hAC;
  LUT3 n21223_s0 (
    .F(n21223_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .I2(n21198_6) 
);
defparam n21223_s0.INIT=8'hAC;
  LUT3 n21224_s0 (
    .F(n21224_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .I2(n21198_6) 
);
defparam n21224_s0.INIT=8'hAC;
  LUT3 n21225_s0 (
    .F(n21225_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .I2(n21198_6) 
);
defparam n21225_s0.INIT=8'hAC;
  LUT3 n21226_s0 (
    .F(n21226_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .I2(n21198_6) 
);
defparam n21226_s0.INIT=8'hAC;
  LUT3 n21227_s0 (
    .F(n21227_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .I2(n21198_6) 
);
defparam n21227_s0.INIT=8'hAC;
  LUT3 n21228_s0 (
    .F(n21228_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .I2(n21198_6) 
);
defparam n21228_s0.INIT=8'hAC;
  LUT3 n21229_s0 (
    .F(n21229_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .I2(n21198_6) 
);
defparam n21229_s0.INIT=8'hAC;
  LUT3 n21161_s1 (
    .F(n21161_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(CsrPlugin_hadException),
    .I2(n21161_7) 
);
defparam n21161_s1.INIT=8'hA3;
  LUT3 n21162_s0 (
    .F(n21162_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(CsrPlugin_trapCause[3]),
    .I2(n21161_7) 
);
defparam n21162_s0.INIT=8'hAC;
  LUT3 n21163_s0 (
    .F(n21163_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(CsrPlugin_trapCause[2]),
    .I2(n21161_7) 
);
defparam n21163_s0.INIT=8'hAC;
  LUT3 n21164_s0 (
    .F(n21164_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_trapCause[1]),
    .I2(n21161_7) 
);
defparam n21164_s0.INIT=8'hAC;
  LUT3 n21166_s0 (
    .F(n21166_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(memory_to_writeBack_PC[31]),
    .I2(n21166_6) 
);
defparam n21166_s0.INIT=8'hAC;
  LUT3 n21167_s0 (
    .F(n21167_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(n21166_6) 
);
defparam n21167_s0.INIT=8'hAC;
  LUT3 n21168_s0 (
    .F(n21168_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(memory_to_writeBack_PC[29]),
    .I2(n21166_6) 
);
defparam n21168_s0.INIT=8'hAC;
  LUT3 n21169_s0 (
    .F(n21169_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(n21166_6) 
);
defparam n21169_s0.INIT=8'hAC;
  LUT3 n21170_s0 (
    .F(n21170_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(n21166_6) 
);
defparam n21170_s0.INIT=8'hAC;
  LUT3 n21171_s0 (
    .F(n21171_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(memory_to_writeBack_PC[26]),
    .I2(n21166_6) 
);
defparam n21171_s0.INIT=8'hAC;
  LUT3 n21172_s0 (
    .F(n21172_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(memory_to_writeBack_PC[25]),
    .I2(n21166_6) 
);
defparam n21172_s0.INIT=8'hAC;
  LUT3 n21173_s0 (
    .F(n21173_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(memory_to_writeBack_PC[24]),
    .I2(n21166_6) 
);
defparam n21173_s0.INIT=8'hAC;
  LUT3 n21174_s0 (
    .F(n21174_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(memory_to_writeBack_PC[23]),
    .I2(n21166_6) 
);
defparam n21174_s0.INIT=8'hAC;
  LUT3 n21175_s0 (
    .F(n21175_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(memory_to_writeBack_PC[22]),
    .I2(n21166_6) 
);
defparam n21175_s0.INIT=8'hAC;
  LUT3 n21176_s0 (
    .F(n21176_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(memory_to_writeBack_PC[21]),
    .I2(n21166_6) 
);
defparam n21176_s0.INIT=8'hAC;
  LUT3 n21177_s0 (
    .F(n21177_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(memory_to_writeBack_PC[20]),
    .I2(n21166_6) 
);
defparam n21177_s0.INIT=8'hAC;
  LUT3 n21178_s0 (
    .F(n21178_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(memory_to_writeBack_PC[19]),
    .I2(n21166_6) 
);
defparam n21178_s0.INIT=8'hAC;
  LUT3 n21179_s0 (
    .F(n21179_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(n21166_6) 
);
defparam n21179_s0.INIT=8'hAC;
  LUT3 n21180_s0 (
    .F(n21180_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(memory_to_writeBack_PC[17]),
    .I2(n21166_6) 
);
defparam n21180_s0.INIT=8'hAC;
  LUT3 n21181_s0 (
    .F(n21181_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(memory_to_writeBack_PC[16]),
    .I2(n21166_6) 
);
defparam n21181_s0.INIT=8'hAC;
  LUT3 n21182_s0 (
    .F(n21182_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(n21166_6) 
);
defparam n21182_s0.INIT=8'hAC;
  LUT3 n21183_s0 (
    .F(n21183_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(memory_to_writeBack_PC[14]),
    .I2(n21166_6) 
);
defparam n21183_s0.INIT=8'hAC;
  LUT3 n21184_s0 (
    .F(n21184_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(n21166_6) 
);
defparam n21184_s0.INIT=8'hAC;
  LUT3 n21185_s0 (
    .F(n21185_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(n21166_6) 
);
defparam n21185_s0.INIT=8'hAC;
  LUT3 n21186_s0 (
    .F(n21186_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(memory_to_writeBack_PC[11]),
    .I2(n21166_6) 
);
defparam n21186_s0.INIT=8'hAC;
  LUT3 n21187_s0 (
    .F(n21187_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(n21166_6) 
);
defparam n21187_s0.INIT=8'hAC;
  LUT3 n21188_s0 (
    .F(n21188_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(n21166_6) 
);
defparam n21188_s0.INIT=8'hAC;
  LUT3 n21189_s0 (
    .F(n21189_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(n21166_6) 
);
defparam n21189_s0.INIT=8'hAC;
  LUT3 n21190_s0 (
    .F(n21190_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(n21166_6) 
);
defparam n21190_s0.INIT=8'hAC;
  LUT3 n21191_s0 (
    .F(n21191_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(memory_to_writeBack_PC[6]),
    .I2(n21166_6) 
);
defparam n21191_s0.INIT=8'hAC;
  LUT3 n21192_s0 (
    .F(n21192_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(n21166_6) 
);
defparam n21192_s0.INIT=8'hAC;
  LUT3 n21193_s0 (
    .F(n21193_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(memory_to_writeBack_PC[4]),
    .I2(n21166_6) 
);
defparam n21193_s0.INIT=8'hAC;
  LUT3 n21194_s0 (
    .F(n21194_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(memory_to_writeBack_PC[3]),
    .I2(n21166_6) 
);
defparam n21194_s0.INIT=8'hAC;
  LUT3 n21195_s0 (
    .F(n21195_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(n21166_6) 
);
defparam n21195_s0.INIT=8'hAC;
  LUT3 n21196_s0 (
    .F(n21196_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(memory_to_writeBack_PC[1]),
    .I2(n21166_6) 
);
defparam n21196_s0.INIT=8'hAC;
  LUT3 n21197_s0 (
    .F(n21197_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(memory_to_writeBack_PC[0]),
    .I2(n21166_6) 
);
defparam n21197_s0.INIT=8'hAC;
  LUT3 n21235_s0 (
    .F(n21235_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(memory_to_writeBack_PC[31]),
    .I2(n21235_6) 
);
defparam n21235_s0.INIT=8'hAC;
  LUT3 n21236_s0 (
    .F(n21236_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(n21235_6) 
);
defparam n21236_s0.INIT=8'hAC;
  LUT3 n21237_s0 (
    .F(n21237_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(memory_to_writeBack_PC[29]),
    .I2(n21235_6) 
);
defparam n21237_s0.INIT=8'hAC;
  LUT3 n21238_s0 (
    .F(n21238_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(n21235_6) 
);
defparam n21238_s0.INIT=8'hAC;
  LUT3 n21239_s0 (
    .F(n21239_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(n21235_6) 
);
defparam n21239_s0.INIT=8'hAC;
  LUT3 n21240_s0 (
    .F(n21240_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(memory_to_writeBack_PC[26]),
    .I2(n21235_6) 
);
defparam n21240_s0.INIT=8'hAC;
  LUT3 n21241_s0 (
    .F(n21241_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(memory_to_writeBack_PC[25]),
    .I2(n21235_6) 
);
defparam n21241_s0.INIT=8'hAC;
  LUT3 n21242_s0 (
    .F(n21242_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(memory_to_writeBack_PC[24]),
    .I2(n21235_6) 
);
defparam n21242_s0.INIT=8'hAC;
  LUT3 n21243_s0 (
    .F(n21243_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(memory_to_writeBack_PC[23]),
    .I2(n21235_6) 
);
defparam n21243_s0.INIT=8'hAC;
  LUT3 n21244_s0 (
    .F(n21244_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(memory_to_writeBack_PC[22]),
    .I2(n21235_6) 
);
defparam n21244_s0.INIT=8'hAC;
  LUT3 n21245_s0 (
    .F(n21245_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(memory_to_writeBack_PC[21]),
    .I2(n21235_6) 
);
defparam n21245_s0.INIT=8'hAC;
  LUT3 n21246_s0 (
    .F(n21246_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(memory_to_writeBack_PC[20]),
    .I2(n21235_6) 
);
defparam n21246_s0.INIT=8'hAC;
  LUT3 n21247_s0 (
    .F(n21247_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(memory_to_writeBack_PC[19]),
    .I2(n21235_6) 
);
defparam n21247_s0.INIT=8'hAC;
  LUT3 n21248_s0 (
    .F(n21248_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(n21235_6) 
);
defparam n21248_s0.INIT=8'hAC;
  LUT3 n21249_s0 (
    .F(n21249_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(memory_to_writeBack_PC[17]),
    .I2(n21235_6) 
);
defparam n21249_s0.INIT=8'hAC;
  LUT3 n21250_s0 (
    .F(n21250_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(memory_to_writeBack_PC[16]),
    .I2(n21235_6) 
);
defparam n21250_s0.INIT=8'hAC;
  LUT3 n21251_s0 (
    .F(n21251_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(n21235_6) 
);
defparam n21251_s0.INIT=8'hAC;
  LUT3 n21252_s0 (
    .F(n21252_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(memory_to_writeBack_PC[14]),
    .I2(n21235_6) 
);
defparam n21252_s0.INIT=8'hAC;
  LUT3 n21253_s0 (
    .F(n21253_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(n21235_6) 
);
defparam n21253_s0.INIT=8'hAC;
  LUT3 n21254_s0 (
    .F(n21254_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(n21235_6) 
);
defparam n21254_s0.INIT=8'hAC;
  LUT3 n21255_s0 (
    .F(n21255_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(memory_to_writeBack_PC[11]),
    .I2(n21235_6) 
);
defparam n21255_s0.INIT=8'hAC;
  LUT3 n21256_s0 (
    .F(n21256_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(n21235_6) 
);
defparam n21256_s0.INIT=8'hAC;
  LUT3 n21257_s0 (
    .F(n21257_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(n21235_6) 
);
defparam n21257_s0.INIT=8'hAC;
  LUT3 n21258_s0 (
    .F(n21258_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(n21235_6) 
);
defparam n21258_s0.INIT=8'hAC;
  LUT3 n21259_s0 (
    .F(n21259_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(n21235_6) 
);
defparam n21259_s0.INIT=8'hAC;
  LUT3 n21260_s0 (
    .F(n21260_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(memory_to_writeBack_PC[6]),
    .I2(n21235_6) 
);
defparam n21260_s0.INIT=8'hAC;
  LUT3 n21261_s0 (
    .F(n21261_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(n21235_6) 
);
defparam n21261_s0.INIT=8'hAC;
  LUT3 n21262_s0 (
    .F(n21262_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(memory_to_writeBack_PC[4]),
    .I2(n21235_6) 
);
defparam n21262_s0.INIT=8'hAC;
  LUT3 n21263_s0 (
    .F(n21263_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(memory_to_writeBack_PC[3]),
    .I2(n21235_6) 
);
defparam n21263_s0.INIT=8'hAC;
  LUT3 n21264_s0 (
    .F(n21264_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(n21235_6) 
);
defparam n21264_s0.INIT=8'hAC;
  LUT3 n21265_s0 (
    .F(n21265_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(memory_to_writeBack_PC[1]),
    .I2(n21235_6) 
);
defparam n21265_s0.INIT=8'hAC;
  LUT3 n21266_s0 (
    .F(n21266_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(memory_to_writeBack_PC[0]),
    .I2(n21235_6) 
);
defparam n21266_s0.INIT=8'hAC;
  LUT3 n21830_s0 (
    .F(n21830_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[31]),
    .I1(n21830_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21830_s0.INIT=8'hCA;
  LUT3 n21831_s0 (
    .F(n21831_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[30]),
    .I1(n21831_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21831_s0.INIT=8'hCA;
  LUT3 n21832_s0 (
    .F(n21832_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[29]),
    .I1(n21832_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21832_s0.INIT=8'hCA;
  LUT3 n21833_s0 (
    .F(n21833_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[28]),
    .I1(n21833_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21833_s0.INIT=8'hCA;
  LUT3 n21834_s0 (
    .F(n21834_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[27]),
    .I1(n21834_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21834_s0.INIT=8'hCA;
  LUT3 n21835_s0 (
    .F(n21835_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[26]),
    .I1(n21835_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21835_s0.INIT=8'hCA;
  LUT3 n21836_s0 (
    .F(n21836_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[25]),
    .I1(n21836_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21836_s0.INIT=8'hCA;
  LUT3 n21837_s0 (
    .F(n21837_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[24]),
    .I1(n21837_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21837_s0.INIT=8'hCA;
  LUT3 n21838_s0 (
    .F(n21838_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[23]),
    .I1(n21838_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21838_s0.INIT=8'hCA;
  LUT3 n21839_s0 (
    .F(n21839_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[22]),
    .I1(n21839_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21839_s0.INIT=8'hCA;
  LUT3 n21840_s0 (
    .F(n21840_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[21]),
    .I1(n21840_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21840_s0.INIT=8'hCA;
  LUT3 n21841_s0 (
    .F(n21841_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[20]),
    .I1(n21841_7),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21841_s0.INIT=8'hCA;
  LUT3 n21842_s0 (
    .F(n21842_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[19]),
    .I1(n21842_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21842_s0.INIT=8'hCA;
  LUT3 n21843_s0 (
    .F(n21843_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[18]),
    .I1(n21843_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21843_s0.INIT=8'hCA;
  LUT3 n21844_s0 (
    .F(n21844_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[17]),
    .I1(n21844_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21844_s0.INIT=8'hCA;
  LUT3 n21845_s0 (
    .F(n21845_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[16]),
    .I1(n21845_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21845_s0.INIT=8'hCA;
  LUT3 n21846_s0 (
    .F(n21846_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[15]),
    .I1(n21846_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21846_s0.INIT=8'hCA;
  LUT3 n21847_s0 (
    .F(n21847_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[14]),
    .I1(n21847_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21847_s0.INIT=8'hCA;
  LUT3 n21848_s0 (
    .F(n21848_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[13]),
    .I1(n21848_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21848_s0.INIT=8'hCA;
  LUT3 n21849_s0 (
    .F(n21849_3),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[12]),
    .I1(n21849_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21849_s0.INIT=8'hCA;
  LUT3 n21850_s0 (
    .F(n21850_3),
    .I0(dataCache_1_io_cpu_execute_address[11]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[11]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21850_s0.INIT=8'hAC;
  LUT3 n21851_s0 (
    .F(n21851_3),
    .I0(dataCache_1_io_cpu_execute_address[10]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[10]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21851_s0.INIT=8'hAC;
  LUT3 n21852_s0 (
    .F(n21852_3),
    .I0(dataCache_1_io_cpu_execute_address[9]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[9]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21852_s0.INIT=8'hAC;
  LUT3 n21853_s0 (
    .F(n21853_3),
    .I0(dataCache_1_io_cpu_execute_address[8]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[8]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21853_s0.INIT=8'hAC;
  LUT3 n21854_s0 (
    .F(n21854_3),
    .I0(dataCache_1_io_cpu_execute_address[7]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[7]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21854_s0.INIT=8'hAC;
  LUT3 n21855_s0 (
    .F(n21855_3),
    .I0(dataCache_1_io_cpu_execute_address[6]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[6]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21855_s0.INIT=8'hAC;
  LUT3 n21856_s0 (
    .F(n21856_3),
    .I0(dataCache_1_io_cpu_execute_address[5]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[5]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21856_s0.INIT=8'hAC;
  LUT3 n21857_s0 (
    .F(n21857_3),
    .I0(dataCache_1_io_cpu_execute_address[4]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[4]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21857_s0.INIT=8'hAC;
  LUT3 n21858_s0 (
    .F(n21858_3),
    .I0(dataCache_1_io_cpu_execute_address[3]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[3]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21858_s0.INIT=8'hAC;
  LUT3 n21859_s0 (
    .F(n21859_3),
    .I0(dataCache_1_io_cpu_execute_address[2]),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[2]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21859_s0.INIT=8'hAC;
  LUT4 n21860_s0 (
    .F(n21860_3),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(n21860_4),
    .I2(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[1]),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21860_s0.INIT=16'h11F0;
  LUT3 n21861_s0 (
    .F(n21861_3),
    .I0(n4_9),
    .I1(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[0]),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam n21861_s0.INIT=8'h5C;
  LUT4 n22187_s2 (
    .F(n22187_5),
    .I0(n22187_8),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I3(n22180_6) 
);
defparam n22187_s2.INIT=16'h8000;
  LUT4 n22195_s6 (
    .F(n22195_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(n22195_10),
    .I3(n22195_11) 
);
defparam n22195_s6.INIT=16'h4000;
  LUT4 n22203_s6 (
    .F(n22203_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(n22195_10),
    .I3(n22195_11) 
);
defparam n22203_s6.INIT=16'h4000;
  LUT4 n22212_s7 (
    .F(n22212_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(n22195_10),
    .I3(n22195_11) 
);
defparam n22212_s7.INIT=16'h8000;
  LUT2 n22220_s6 (
    .F(n22220_9),
    .I0(n22195_11),
    .I1(n22220_10) 
);
defparam n22220_s6.INIT=4'h8;
  LUT2 n22225_s3 (
    .F(n22225_6),
    .I0(n22180_10),
    .I1(n22225_7) 
);
defparam n22225_s3.INIT=4'h8;
  LUT2 n22248_s4 (
    .F(n22248_7),
    .I0(n22225_7),
    .I1(n22231_13) 
);
defparam n22248_s4.INIT=4'h8;
  LUT2 n22259_s4 (
    .F(n22259_7),
    .I0(n22231_13),
    .I1(n22259_8) 
);
defparam n22259_s4.INIT=4'h8;
  LUT2 n22266_s5 (
    .F(n22266_8),
    .I0(n22231_13),
    .I1(n22266_9) 
);
defparam n22266_s5.INIT=4'h8;
  LUT2 n22271_s3 (
    .F(n22271_6),
    .I0(n22180_10),
    .I1(n22259_8) 
);
defparam n22271_s3.INIT=4'h8;
  LUT2 n22277_s4 (
    .F(n22277_7),
    .I0(n22180_10),
    .I1(n22266_9) 
);
defparam n22277_s4.INIT=4'h8;
  LUT3 n22288_s4 (
    .F(n22288_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(n22282_8) 
);
defparam n22288_s4.INIT=8'h40;
  LUT3 n22308_s2 (
    .F(n22308_5),
    .I0(n22183_10),
    .I1(n22183_6),
    .I2(n22231_11) 
);
defparam n22308_s2.INIT=8'h80;
  LUT2 n22318_s3 (
    .F(n22318_6),
    .I0(n22225_7),
    .I1(n22304_9) 
);
defparam n22318_s3.INIT=4'h8;
  LUT2 n22327_s3 (
    .F(n22327_6),
    .I0(n22259_8),
    .I1(n22304_9) 
);
defparam n22327_s3.INIT=4'h8;
  LUT2 n22333_s4 (
    .F(n22333_7),
    .I0(n22266_9),
    .I1(n22304_9) 
);
defparam n22333_s4.INIT=4'h8;
  LUT4 n22398_s0 (
    .F(n22398_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(clint_logic_io_softwareInterrupt[0]),
    .I2(execute_CsrPlugin_csr_836),
    .I3(n30284_5) 
);
defparam n22398_s0.INIT=16'hACCC;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_7_s3 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted[7]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_7_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_7_s3.INIT=8'hC5;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_6_s3 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted[6]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_6_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[6]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_6_s3.INIT=8'hC5;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_4_s3 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted[4]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_4_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[4]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_4_s3.INIT=8'hC5;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_3_s3 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted[3]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_3_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[3]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_3_s3.INIT=8'hC5;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_s3 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted[2]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_2_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[2]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_s3.INIT=8'hC5;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_1_s3 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted[1]),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_1_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_1_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_1_s3.INIT=8'h35;
  LUT4 _zz_decode_SRC1_31_s5 (
    .F(_zz_decode_SRC1_31_9),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_31_14),
    .I2(_zz_decode_SRC1_31_12),
    .I3(_zz_decode_SRC1_31_13) 
);
defparam _zz_decode_SRC1_31_s5.INIT=16'hFF70;
  LUT4 _zz_decode_SRC1_30_s4 (
    .F(_zz_decode_SRC1_30_8),
    .I0(decode_RS2_30_19),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_30_10) 
);
defparam _zz_decode_SRC1_30_s4.INIT=16'hBF00;
  LUT4 _zz_decode_SRC1_29_s4 (
    .F(_zz_decode_SRC1_29_8),
    .I0(decode_RS2_29_6),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_29_9) 
);
defparam _zz_decode_SRC1_29_s4.INIT=16'hBF00;
  LUT3 _zz_decode_SRC1_28_s4 (
    .F(_zz_decode_SRC1_28_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1[28]) 
);
defparam _zz_decode_SRC1_28_s4.INIT=8'hE2;
  LUT3 _zz_decode_SRC1_27_s4 (
    .F(_zz_decode_SRC1_27_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1[27]) 
);
defparam _zz_decode_SRC1_27_s4.INIT=8'hE2;
  LUT3 _zz_decode_SRC1_26_s4 (
    .F(_zz_decode_SRC1_26_8),
    .I0(decode_RS1[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_26_s4.INIT=8'hAC;
  LUT3 _zz_decode_SRC1_25_s4 (
    .F(_zz_decode_SRC1_25_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1[25]) 
);
defparam _zz_decode_SRC1_25_s4.INIT=8'hE2;
  LUT4 _zz_decode_SRC1_24_s4 (
    .F(_zz_decode_SRC1_24_8),
    .I0(decode_RS1_31_14),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS2_24_20),
    .I3(_zz_decode_SRC1_24_9) 
);
defparam _zz_decode_SRC1_24_s4.INIT=16'h80FF;
  LUT3 _zz_decode_SRC1_23_s4 (
    .F(_zz_decode_SRC1_23_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1[23]) 
);
defparam _zz_decode_SRC1_23_s4.INIT=8'hE2;
  LUT3 _zz_decode_SRC1_22_s4 (
    .F(_zz_decode_SRC1_22_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1[22]) 
);
defparam _zz_decode_SRC1_22_s4.INIT=8'hE2;
  LUT4 _zz_decode_SRC1_21_s4 (
    .F(_zz_decode_SRC1_21_8),
    .I0(decode_RS1_21_11),
    .I1(decode_RS1_21_6),
    .I2(_zz_decode_SRC1_21_9),
    .I3(_zz_decode_SRC1_21_10) 
);
defparam _zz_decode_SRC1_21_s4.INIT=16'hFFB0;
  LUT3 _zz_decode_SRC1_20_s4 (
    .F(_zz_decode_SRC1_20_8),
    .I0(decode_RS1[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_20_s4.INIT=8'hAC;
  LUT3 _zz_decode_SRC1_19_s4 (
    .F(_zz_decode_SRC1_19_8),
    .I0(decode_RS1[19]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_19_s4.INIT=8'hAC;
  LUT4 _zz_decode_SRC1_18_s4 (
    .F(_zz_decode_SRC1_18_8),
    .I0(decode_RS2_18_6),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_18_9) 
);
defparam _zz_decode_SRC1_18_s4.INIT=16'hBF00;
  LUT3 _zz_decode_SRC1_17_s4 (
    .F(_zz_decode_SRC1_17_8),
    .I0(decode_RS1[17]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_17_s4.INIT=8'hAC;
  LUT3 _zz_decode_SRC1_16_s4 (
    .F(_zz_decode_SRC1_16_8),
    .I0(decode_RS1[16]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_16_s4.INIT=8'hAC;
  LUT3 _zz_decode_SRC1_15_s4 (
    .F(_zz_decode_SRC1_15_8),
    .I0(decode_RS1[15]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_15_s4.INIT=8'hAC;
  LUT3 _zz_decode_SRC1_14_s4 (
    .F(_zz_decode_SRC1_14_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_decode_SRC1_14_9),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_14_s4.INIT=8'h3A;
  LUT3 _zz_decode_SRC1_13_s4 (
    .F(_zz_decode_SRC1_13_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_decode_SRC1_30_9),
    .I2(decode_RS1[13]) 
);
defparam _zz_decode_SRC1_13_s4.INIT=8'hE2;
  LUT4 _zz_decode_SRC1_12_s4 (
    .F(_zz_decode_SRC1_12_8),
    .I0(decode_RS1_31_14),
    .I1(_zz_decode_SRC1_30_9),
    .I2(_zz_decode_RS2_1[12]),
    .I3(_zz_decode_SRC1_12_9) 
);
defparam _zz_decode_SRC1_12_s4.INIT=16'h80FF;
  LUT4 _zz_decode_SRC1_2_s6 (
    .F(_zz_decode_SRC1[2]),
    .I0(decode_RS1_2_5),
    .I1(decode_RS1_2_6),
    .I2(_zz_decode_SRC1_2_12),
    .I3(_zz_decode_SRC1_2_13) 
);
defparam _zz_decode_SRC1_2_s6.INIT=16'h001F;
  LUT4 _zz_decode_SRC1_1_s6 (
    .F(_zz_decode_SRC1[1]),
    .I0(_zz_decode_SRC1_30_9),
    .I1(decode_RS1[1]),
    .I2(_zz_decode_SRC1_1_12),
    .I3(_zz_decode_SRC1_2_12) 
);
defparam _zz_decode_SRC1_1_s6.INIT=16'h880F;
  LUT4 _zz_decode_SRC2_4_31_s3 (
    .F(_zz_decode_SRC2_4_31_7),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_31_6),
    .I2(_zz_decode_SRC2_4_31_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_31_s3.INIT=16'hEE0F;
  LUT3 _zz_decode_SRC2_4_30_s3 (
    .F(_zz_decode_SRC2_4_30_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_30_19),
    .I2(_zz_decode_SRC2_4_30_9) 
);
defparam _zz_decode_SRC2_4_30_s3.INIT=8'hD0;
  LUT3 _zz_decode_SRC2_4_29_s3 (
    .F(_zz_decode_SRC2_4_29_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_29_6),
    .I2(_zz_decode_SRC2_4_29_8) 
);
defparam _zz_decode_SRC2_4_29_s3.INIT=8'hD0;
  LUT4 _zz_decode_SRC2_4_28_s3 (
    .F(_zz_decode_SRC2_4_28_7),
    .I0(decode_RS2_28_5),
    .I1(decode_RS2_28_6),
    .I2(_zz_decode_SRC2_4_28_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_28_s3.INIT=16'h110F;
  LUT4 _zz_decode_SRC2_4_27_s3 (
    .F(_zz_decode_SRC2_4_27_7),
    .I0(decode_RS2_27_5),
    .I1(decode_RS2_27_6),
    .I2(_zz_decode_SRC2_4_27_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_27_s3.INIT=16'hEE0F;
  LUT3 _zz_decode_SRC2_4_26_s3 (
    .F(_zz_decode_SRC2_4_26_7),
    .I0(decode_RS2[26]),
    .I1(_zz_decode_SRC2_4_26_8),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_26_s3.INIT=8'hA3;
  LUT4 _zz_decode_SRC2_4_25_s3 (
    .F(_zz_decode_SRC2_4_25_7),
    .I0(decode_RS2_25_5),
    .I1(decode_RS2_25_6),
    .I2(_zz_decode_SRC2_4_25_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_25_s3.INIT=16'hEE0F;
  LUT4 _zz_decode_SRC2_4_24_s3 (
    .F(_zz_decode_SRC2_4_24_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_24_20),
    .I2(_zz_decode_SRC2_4_24_11),
    .I3(_zz_decode_SRC2_4_24_9) 
);
defparam _zz_decode_SRC2_4_24_s3.INIT=16'hF8FF;
  LUT4 _zz_decode_SRC2_4_23_s3 (
    .F(_zz_decode_SRC2_4_23_7),
    .I0(_zz_decode_SRC2_4_23_12),
    .I1(decode_RS2_23_5),
    .I2(_zz_decode_SRC2_4_23_9),
    .I3(_zz_decode_SRC2_4_23_10) 
);
defparam _zz_decode_SRC2_4_23_s3.INIT=16'h0007;
  LUT4 _zz_decode_SRC2_4_22_s3 (
    .F(_zz_decode_SRC2_4_22_7),
    .I0(decode_RS2_22_5),
    .I1(decode_RS2_22_6),
    .I2(_zz_decode_SRC2_4_22_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_22_s3.INIT=16'hEE0F;
  LUT3 _zz_decode_SRC2_4_21_s3 (
    .F(_zz_decode_SRC2_4_21_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_21_6),
    .I2(_zz_decode_SRC2_4_21_8) 
);
defparam _zz_decode_SRC2_4_21_s3.INIT=8'h70;
  LUT3 _zz_decode_SRC2_4_20_s3 (
    .F(_zz_decode_SRC2_4_20_7),
    .I0(_zz_decode_SRC2_4_20_8),
    .I1(decode_RS2[20]),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_20_s3.INIT=8'hC5;
  LUT3 _zz_decode_SRC2_4_19_s3 (
    .F(_zz_decode_SRC2_4_19_7),
    .I0(decode_RS2[19]),
    .I1(_zz_decode_SRC2_4_19_8),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_19_s3.INIT=8'hA3;
  LUT4 _zz_decode_SRC2_4_18_s3 (
    .F(_zz_decode_SRC2_4_18_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_18_6),
    .I2(_zz_decode_SRC2_4_18_8),
    .I3(_zz_decode_SRC2_4_18_9) 
);
defparam _zz_decode_SRC2_4_18_s3.INIT=16'h0D00;
  LUT3 _zz_decode_SRC2_4_17_s3 (
    .F(_zz_decode_SRC2_4_17_7),
    .I0(decode_RS2[17]),
    .I1(_zz_decode_SRC2_4_17_8),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_17_s3.INIT=8'hA3;
  LUT4 _zz_decode_SRC2_4_16_s3 (
    .F(_zz_decode_SRC2_4_16_7),
    .I0(decode_RS2_16_6),
    .I1(decode_RS2_16_5),
    .I2(_zz_decode_SRC2_4_16_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_16_s3.INIT=16'hE00F;
  LUT3 _zz_decode_SRC2_4_15_s3 (
    .F(_zz_decode_SRC2_4_15_7),
    .I0(_zz_decode_SRC2_4_15_8),
    .I1(decode_RS2[15]),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_15_s3.INIT=8'hC5;
  LUT3 _zz_decode_SRC2_4_14_s3 (
    .F(_zz_decode_SRC2_4_14_7),
    .I0(_zz_decode_SRC2_4_14_8),
    .I1(_zz_decode_SRC2_4_14_9),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_14_s3.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_13_s3 (
    .F(_zz_decode_SRC2_4_13_7),
    .I0(_zz_decode_RS2_1[13]),
    .I1(_zz_decode_SRC2_4_13_12),
    .I2(_zz_decode_SRC2_4_13_9),
    .I3(_zz_decode_SRC2_4_13_10) 
);
defparam _zz_decode_SRC2_4_13_s3.INIT=16'hFF0B;
  LUT4 _zz_decode_SRC2_4_12_s3 (
    .F(_zz_decode_SRC2_4_12_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(_zz_decode_RS2_1[12]),
    .I2(_zz_decode_SRC2_4_18_8),
    .I3(_zz_decode_SRC2_4_12_8) 
);
defparam _zz_decode_SRC2_4_12_s3.INIT=16'h0D00;
  LUT4 _zz_decode_SRC2_4_11_s3 (
    .F(_zz_decode_SRC2_4_11_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(_zz_decode_RS2_1[11]),
    .I2(_zz_decode_SRC2_4_18_8),
    .I3(_zz_decode_SRC2_4_11_8) 
);
defparam _zz_decode_SRC2_4_11_s3.INIT=16'h0D00;
  LUT4 _zz_decode_SRC2_4_10_s3 (
    .F(_zz_decode_SRC2_4_10_7),
    .I0(decode_RS2_10_7),
    .I1(_zz_decode_SRC2_4_10_8),
    .I2(_zz_decode_SRC2_4_10_9),
    .I3(decode_RS2_30_21) 
);
defparam _zz_decode_SRC2_4_10_s3.INIT=16'h7430;
  LUT4 _zz_decode_SRC2_4_9_s3 (
    .F(_zz_decode_SRC2_4_9_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_9_6),
    .I2(_zz_decode_SRC2_4_9_8),
    .I3(_zz_decode_SRC2_4_9_9) 
);
defparam _zz_decode_SRC2_4_9_s3.INIT=16'h0700;
  LUT4 _zz_decode_SRC2_4_8_s3 (
    .F(_zz_decode_SRC2_4_8_7),
    .I0(decode_RS2_8_5),
    .I1(decode_RS2_8_6),
    .I2(_zz_decode_SRC2_4_8_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_8_s3.INIT=16'h100F;
  LUT4 _zz_decode_SRC2_4_7_s3 (
    .F(_zz_decode_SRC2_4_7_7),
    .I0(decode_RS2_7_5),
    .I1(decode_RS2_7_6),
    .I2(_zz_decode_SRC2_4_7_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_7_s3.INIT=16'h100F;
  LUT4 _zz_decode_SRC2_4_6_s3 (
    .F(_zz_decode_SRC2_4_6_7),
    .I0(decode_RS2_6_5),
    .I1(decode_RS2_6_6),
    .I2(_zz_decode_SRC2_4_6_8),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_6_s3.INIT=16'h100F;
  LUT3 _zz_decode_SRC2_4_5_s3 (
    .F(_zz_decode_SRC2_4_5_7),
    .I0(_zz_decode_SRC2_4_30_12),
    .I1(decode_RS2_5_16),
    .I2(_zz_decode_SRC2_4_5_8) 
);
defparam _zz_decode_SRC2_4_5_s3.INIT=8'hD0;
  LUT4 _zz_decode_SRC2_4_4_s4 (
    .F(_zz_decode_SRC2_4[4]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I1(decode_RS2[4]),
    .I2(_zz_decode_SRC2_4_4_12),
    .I3(_zz_decode_SRC2_4_4_10) 
);
defparam _zz_decode_SRC2_4_4_s4.INIT=16'hA0CF;
  LUT4 _zz_decode_SRC2_4_3_s4 (
    .F(_zz_decode_SRC2_4[3]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I1(_zz_decode_SRC2_4_4_12),
    .I2(_zz_decode_SRC2_4_3_9),
    .I3(_zz_decode_SRC2_4_3_10) 
);
defparam _zz_decode_SRC2_4_3_s4.INIT=16'hFFB0;
  LUT4 _zz_decode_SRC2_4_2_s4 (
    .F(_zz_decode_SRC2_4[2]),
    .I0(_zz_decode_RS2_1[2]),
    .I1(decode_RS2_30_21),
    .I2(_zz_decode_SRC2_4_2_15),
    .I3(_zz_decode_SRC2_4_2_10) 
);
defparam _zz_decode_SRC2_4_2_s4.INIT=16'hB0FF;
  LUT4 _zz_decode_SRC2_4_1_s4 (
    .F(_zz_decode_SRC2_4[1]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I1(decode_RS2[1]),
    .I2(_zz_decode_SRC2_4_4_12),
    .I3(_zz_decode_SRC2_4_1_9) 
);
defparam _zz_decode_SRC2_4_1_s4.INIT=16'hA0CF;
  LUT3 _zz_decode_SRC2_4_0_s4 (
    .F(_zz_decode_SRC2_4[0]),
    .I0(_zz_decode_SRC2_4_31_11),
    .I1(decode_RS2[0]),
    .I2(_zz_decode_SRC2_4_0_9) 
);
defparam _zz_decode_SRC2_4_0_s4.INIT=8'hF8;
  LUT3 n17859_s18 (
    .F(n17859_26),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(IBusCachedPlugin_injector_port_state[2]) 
);
defparam n17859_s18.INIT=8'hE9;
  LUT4 _zz__zz_decode_IS_CSR_5_s1 (
    .F(_zz__zz_decode_IS_CSR_5),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz__zz_decode_IS_CSR_5_6),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I3(_zz__zz_decode_IS_CSR_8_0_8) 
);
defparam _zz__zz_decode_IS_CSR_5_s1.INIT=16'hC500;
  LUT4 _zz__zz_decode_IS_CSR_17_25_s1 (
    .F(_zz__zz_decode_IS_CSR_17[25]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I2(_zz__zz_decode_IS_CSR_17_25_6),
    .I3(_zz__zz_decode_IS_CSR_108_0_6) 
);
defparam _zz__zz_decode_IS_CSR_17_25_s1.INIT=16'h1000;
  LUT4 _zz__zz_decode_IS_CSR_25_0_s1 (
    .F(_zz__zz_decode_IS_CSR_25[0]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]) 
);
defparam _zz__zz_decode_IS_CSR_25_0_s1.INIT=16'h4F44;
  LUT4 _zz__zz_decode_IS_CSR_127_s1 (
    .F(_zz__zz_decode_IS_CSR_127),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_127_s1.INIT=16'h000B;
  LUT4 IBusCachedPlugin_decompressor_isRvc_s3 (
    .F(IBusCachedPlugin_decompressor_isRvc),
    .I0(IBusCachedPlugin_decompressor_isRvc_8),
    .I1(IBusCachedPlugin_decompressor_isRvc_9),
    .I2(IBusCachedPlugin_decompressor_isRvc_10),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_isRvc_s3.INIT=16'hEE0F;
  LUT4 _zz_decode_IS_CSR_37_s2 (
    .F(_zz_decode_IS_CSR[37]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam _zz_decode_IS_CSR_37_s2.INIT=16'hF044;
  LUT2 n13572_s34 (
    .F(n13572_38),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n13572_s34.INIT=4'hB;
  LUT4 MmuPlugin_ports_1_requireMmuLockupCalc_s4 (
    .F(MmuPlugin_ports_1_requireMmuLockupCalc_7),
    .I0(MmuPlugin_ports_1_requireMmuLockupCalc_8),
    .I1(MmuPlugin_status_mprv),
    .I2(n29855_6),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam MmuPlugin_ports_1_requireMmuLockupCalc_s4.INIT=16'hB000;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_s2 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_s2.INIT=8'h40;
  LUT4 decode_to_execute_PC_31_s2 (
    .F(decode_to_execute_PC_31_6),
    .I0(n29448_6),
    .I1(when_DBusCachedPlugin_l544),
    .I2(decode_to_execute_PC_31_7),
    .I3(stageB_flusher_counter[6]) 
);
defparam decode_to_execute_PC_31_s2.INIT=16'h0100;
  LUT2 decode_REGFILE_WRITE_VALID_s2 (
    .F(decode_REGFILE_WRITE_VALID_5),
    .I0(decode_CSR_READ_OPCODE_5),
    .I1(decode_to_execute_PC_31_6) 
);
defparam decode_REGFILE_WRITE_VALID_s2.INIT=4'h8;
  LUT2 n21605_s1 (
    .F(n21605_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]) 
);
defparam n21605_s1.INIT=4'h8;
  LUT2 n21608_s1 (
    .F(n21608_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam n21608_s1.INIT=4'h4;
  LUT2 n21612_s1 (
    .F(n21612_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]) 
);
defparam n21612_s1.INIT=4'h4;
  LUT2 _zz_decode_SRC1_31_s6 (
    .F(_zz_decode_SRC1_31_11),
    .I0(decode_to_execute_PC_31_6),
    .I1(_zz_decode_SRC1_2_12) 
);
defparam _zz_decode_SRC1_31_s6.INIT=4'h2;
  LUT2 n21763_s1 (
    .F(n21763_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(n21763_5) 
);
defparam n21763_s1.INIT=4'h7;
  LUT4 MmuPlugin_status_mprv_s3 (
    .F(MmuPlugin_status_mprv_8),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(MmuPlugin_ports_1_requireMmuLockupCalc_8),
    .I2(n17838_5),
    .I3(n30284_9) 
);
defparam MmuPlugin_status_mprv_s3.INIT=16'hFF70;
  LUT4 MmuPlugin_ports_0_cache_0_valid_s3 (
    .F(MmuPlugin_ports_0_cache_0_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_0_cache_0_valid_10) 
);
defparam MmuPlugin_ports_0_cache_0_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_0_cache_1_valid_s3 (
    .F(MmuPlugin_ports_0_cache_1_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_0_cache_1_valid_9) 
);
defparam MmuPlugin_ports_0_cache_1_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_0_cache_2_valid_s3 (
    .F(MmuPlugin_ports_0_cache_2_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_0_cache_2_valid_9) 
);
defparam MmuPlugin_ports_0_cache_2_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_0_cache_3_valid_s3 (
    .F(MmuPlugin_ports_0_cache_3_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_0_cache_3_valid_9) 
);
defparam MmuPlugin_ports_0_cache_3_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_1_cache_0_valid_s3 (
    .F(MmuPlugin_ports_1_cache_0_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_1_cache_0_valid_9) 
);
defparam MmuPlugin_ports_1_cache_0_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_1_cache_1_valid_s3 (
    .F(MmuPlugin_ports_1_cache_1_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_1_cache_1_valid_9) 
);
defparam MmuPlugin_ports_1_cache_1_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_1_cache_2_valid_s3 (
    .F(MmuPlugin_ports_1_cache_2_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_1_cache_2_valid_9) 
);
defparam MmuPlugin_ports_1_cache_2_valid_s3.INIT=16'h80FF;
  LUT4 MmuPlugin_ports_1_cache_3_valid_s3 (
    .F(MmuPlugin_ports_1_cache_3_valid_8),
    .I0(n20639_9),
    .I1(MmuPlugin_ports_0_cache_0_valid_9),
    .I2(decode_to_execute_IS_SFENCE_VMA2),
    .I3(MmuPlugin_ports_1_cache_3_valid_9) 
);
defparam MmuPlugin_ports_1_cache_3_valid_s3.INIT=16'h80FF;
  LUT2 MmuPlugin_ports_1_dirty_s3 (
    .F(MmuPlugin_ports_1_dirty_8),
    .I0(execute_to_memory_IS_DBUS_SHARING_8),
    .I1(n28557_5) 
);
defparam MmuPlugin_ports_1_dirty_s3.INIT=4'hE;
  LUT2 IBusCachedPlugin_fetchPc_inc_s3 (
    .F(IBusCachedPlugin_fetchPc_inc_8),
    .I0(IBusCachedPlugin_fetchPc_output_fire_6),
    .I1(when_Fetcher_l160_6) 
);
defparam IBusCachedPlugin_fetchPc_inc_s3.INIT=4'hB;
  LUT4 IBusCachedPlugin_decodePc_pcReg_31_s3 (
    .F(IBusCachedPlugin_decodePc_pcReg_31_8),
    .I0(n17750_4),
    .I1(n20639_9),
    .I2(IBusCachedPlugin_decodePc_pcReg_31_9),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_decodePc_pcReg_31_s3.INIT=16'h80FF;
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .I0(IBusCachedPlugin_fetchPc_output_fire_6),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(n10472_5) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3.INIT=16'hBFFF;
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_8),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(n10472_5) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3.INIT=16'hBFFF;
  LUT3 IBusCachedPlugin_decompressor_bufferValid_s3 (
    .F(IBusCachedPlugin_decompressor_bufferValid_8),
    .I0(when_Fetcher_l285),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(n17750_4) 
);
defparam IBusCachedPlugin_decompressor_bufferValid_s3.INIT=8'hBF;
  LUT4 IBusCachedPlugin_decompressor_throw2BytesReg_s3 (
    .F(IBusCachedPlugin_decompressor_throw2BytesReg_8),
    .I0(when_Fetcher_l285),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(n17750_4),
    .I3(IBusCachedPlugin_decompressor_throw2BytesReg_9) 
);
defparam IBusCachedPlugin_decompressor_throw2BytesReg_s3.INIT=16'h3FBF;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_valid_s3 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_valid_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_valid_s3.INIT=8'hBF;
  LUT3 CsrPlugin_mstatus_MIE_s3 (
    .F(CsrPlugin_mstatus_MIE_8),
    .I0(n17836_12),
    .I1(n29855_4),
    .I2(n17836_10) 
);
defparam CsrPlugin_mstatus_MIE_s3.INIT=8'hFE;
  LUT4 CsrPlugin_sstatus_SIE_s3 (
    .F(CsrPlugin_sstatus_SIE_8),
    .I0(CsrPlugin_sstatus_SIE_9),
    .I1(n29855_8),
    .I2(n17840_7),
    .I3(n30284_9) 
);
defparam CsrPlugin_sstatus_SIE_s3.INIT=16'hFFF1;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_8),
    .I0(decode_to_execute_PC_31_6),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0_11) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s3.INIT=16'hBFFF;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_1_8),
    .I0(execute_to_memory_IS_DBUS_SHARING_8),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0_11) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s3.INIT=16'hBFFF;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .I0(when_DBusCachedPlugin_l544),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0_11) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_s3.INIT=16'h7FFF;
  LUT2 memory_arbitration_isValid_s3 (
    .F(memory_arbitration_isValid_8),
    .I0(execute_to_memory_IS_DBUS_SHARING_8),
    .I1(memory_arbitration_isValid_11) 
);
defparam memory_arbitration_isValid_s3.INIT=4'hB;
  LUT2 writeBack_arbitration_isValid_s3 (
    .F(writeBack_arbitration_isValid_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(when_DBusCachedPlugin_l544) 
);
defparam writeBack_arbitration_isValid_s3.INIT=4'hB;
  LUT3 CsrPlugin_scause_interrupt_s3 (
    .F(CsrPlugin_scause_interrupt_8),
    .I0(CsrPlugin_sstatus_SIE_9),
    .I1(n29855_8),
    .I2(n21161_7) 
);
defparam CsrPlugin_scause_interrupt_s3.INIT=8'hF1;
  LUT3 CsrPlugin_sepc_31_s3 (
    .F(CsrPlugin_sepc_31_8),
    .I0(CsrPlugin_sstatus_SIE_9),
    .I1(n29855_8),
    .I2(n21166_6) 
);
defparam CsrPlugin_sepc_31_s3.INIT=8'hF1;
  LUT3 CsrPlugin_stval_31_s3 (
    .F(CsrPlugin_stval_31_8),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(n29855_5),
    .I2(n21198_6) 
);
defparam CsrPlugin_stval_31_s3.INIT=8'hF4;
  LUT4 MmuPlugin_shared_state_1_2_s4 (
    .F(MmuPlugin_shared_state_1_0_8),
    .I0(MmuPlugin_shared_dBusRspStaged_valid),
    .I1(MmuPlugin_shared_state_1_2_14),
    .I2(n28658_6),
    .I3(MmuPlugin_dBusAccess_cmd_ready) 
);
defparam MmuPlugin_shared_state_1_2_s4.INIT=16'hFFF2;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .I0(execute_RS2[31]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .I0(execute_RS2[30]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .I0(execute_RS2[29]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .I0(execute_RS2[28]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .I0(execute_RS2[27]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .I0(execute_RS2[26]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .I0(execute_RS2[25]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .I0(execute_RS2[24]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s7.INIT=8'hA3;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_11_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6[11]),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_11_12),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_11_s7.INIT=8'h3A;
  LUT2 n17246_s15 (
    .F(n17246_19),
    .I0(MmuPlugin_shared_state_1[1]),
    .I1(MmuPlugin_dBusAccess_cmd_ready) 
);
defparam n17246_s15.INIT=4'h8;
  LUT4 n17247_s17 (
    .F(n17247_21),
    .I0(MmuPlugin_shared_state_1[1]),
    .I1(MmuPlugin_dBusAccess_cmd_ready),
    .I2(n17247_22),
    .I3(MmuPlugin_shared_dBusRspStaged_valid) 
);
defparam n17247_s17.INIT=16'h4F44;
  LUT3 n17249_s13 (
    .F(n17249_17),
    .I0(MmuPlugin_shared_dBusRspStaged_valid),
    .I1(n17249_18),
    .I2(n28658_6) 
);
defparam n17249_s13.INIT=8'hF2;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_19_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_19_12),
    .I0(decode_to_execute_INSTRUCTION[19]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_19_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_18_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_18_12),
    .I0(decode_to_execute_INSTRUCTION[18]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_18_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_17_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_17_12),
    .I0(decode_to_execute_INSTRUCTION[17]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_17_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_16_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_16_12),
    .I0(decode_to_execute_INSTRUCTION[16]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_16_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_15_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_15_12),
    .I0(decode_to_execute_INSTRUCTION[15]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_15_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_14_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_14_12),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_14_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_13_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_13_12),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_13_s7.INIT=16'hCACC;
  LUT4 _zz_execute_BranchPlugin_branch_src2_6_12_s7 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_12_12),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_12_s7.INIT=16'hCACC;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_s0 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c[15]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_4),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_5) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_s0.INIT=16'hFFB0;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_s0 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c[16]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_4),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_5) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_s0.INIT=16'hFFB0;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_s0 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c[17]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_4),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_5) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_s0.INIT=16'hFFB0;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s0 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c[18]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_6),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_5),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s0.INIT=16'hFF70;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_s0 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c[19]),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_5),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_4),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_7),
    .I3(n19772_7) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_s0.INIT=16'h00F4;
  LUT4 n20391_s3 (
    .F(n20391_7),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]),
    .I2(n20402_4),
    .I3(execute_RS2[2]) 
);
defparam n20391_s3.INIT=16'h1FE0;
  LUT4 n20389_s3 (
    .F(n20389_7),
    .I0(execute_RS2[3]),
    .I1(n20390_8),
    .I2(n20402_4),
    .I3(execute_RS2[4]) 
);
defparam n20389_s3.INIT=16'h4FB0;
  LUT4 n20387_s3 (
    .F(n20387_7),
    .I0(execute_RS2[5]),
    .I1(n20402_4),
    .I2(execute_RS2[6]),
    .I3(n20388_8) 
);
defparam n20387_s3.INIT=16'h5A3C;
  LUT4 n20385_s3 (
    .F(n20385_7),
    .I0(execute_RS2[7]),
    .I1(n20402_4),
    .I2(n20386_8),
    .I3(execute_RS2[8]) 
);
defparam n20385_s3.INIT=16'h53AC;
  LUT4 n20383_s3 (
    .F(n20383_7),
    .I0(execute_RS2[9]),
    .I1(n20402_4),
    .I2(execute_RS2[10]),
    .I3(n20384_10) 
);
defparam n20383_s3.INIT=16'h5A3C;
  LUT4 n20381_s3 (
    .F(n20381_7),
    .I0(execute_RS2[11]),
    .I1(n20402_4),
    .I2(execute_RS2[12]),
    .I3(n20382_8) 
);
defparam n20381_s3.INIT=16'h5A3C;
  LUT4 n20380_s3 (
    .F(n20380_7),
    .I0(n20380_8),
    .I1(n20382_8),
    .I2(execute_RS2[13]),
    .I3(n20402_4) 
);
defparam n20380_s3.INIT=16'h8778;
  LUT4 n20378_s3 (
    .F(n20378_7),
    .I0(execute_RS2[14]),
    .I1(n20379_10),
    .I2(execute_RS2[15]),
    .I3(n20402_4) 
);
defparam n20378_s3.INIT=16'h4BB4;
  LUT4 n20375_s3 (
    .F(n20375_7),
    .I0(execute_RS2[17]),
    .I1(n20376_11),
    .I2(execute_RS2[18]),
    .I3(n20402_4) 
);
defparam n20375_s3.INIT=16'h4BB4;
  LUT4 n20374_s3 (
    .F(n20374_7),
    .I0(n20374_10),
    .I1(n20376_11),
    .I2(execute_RS2[19]),
    .I3(n20402_4) 
);
defparam n20374_s3.INIT=16'h4BB4;
  LUT4 n20372_s3 (
    .F(n20372_7),
    .I0(execute_RS2[20]),
    .I1(n20402_4),
    .I2(execute_RS2[21]),
    .I3(n20373_8) 
);
defparam n20372_s3.INIT=16'h5A3C;
  LUT4 n20369_s3 (
    .F(n20369_7),
    .I0(execute_RS2[23]),
    .I1(n20402_4),
    .I2(n20370_11),
    .I3(execute_RS2[24]) 
);
defparam n20369_s3.INIT=16'h53AC;
  LUT4 n20366_s3 (
    .F(n20366_7),
    .I0(execute_RS2[26]),
    .I1(n20402_4),
    .I2(execute_RS2[27]),
    .I3(n20367_8) 
);
defparam n20366_s3.INIT=16'h5A3C;
  LUT4 n20364_s3 (
    .F(n20364_7),
    .I0(n20364_8),
    .I1(n20402_4),
    .I2(n20367_8),
    .I3(execute_RS2[29]) 
);
defparam n20364_s3.INIT=16'hA35C;
  LUT4 n20363_s3 (
    .F(n20363_7),
    .I0(n20363_8),
    .I1(n20367_8),
    .I2(execute_RS2[30]),
    .I3(n20402_4) 
);
defparam n20363_s3.INIT=16'h8778;
  LUT4 n20362_s2 (
    .F(n20362_5),
    .I0(execute_RS2[30]),
    .I1(n20363_8),
    .I2(n20367_8),
    .I3(n20362_6) 
);
defparam n20362_s2.INIT=16'hFF40;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_0_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_0_8),
    .I0(memory_MulDivIterativePlugin_rs1[0]),
    .I1(memory_MulDivIterativePlugin_accumulator[0]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_0_s3.INIT=8'hCA;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_1_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[1]),
    .I0(memory_MulDivIterativePlugin_div_needRevert),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_0_8),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_1_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_1_s3.INIT=8'h87;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_2_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[2]),
    .I0(memory_MulDivIterativePlugin_div_needRevert),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_2_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_2_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_2_s3.INIT=8'h87;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_3_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[3]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_2_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_2_9),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_3_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_3_s3.INIT=16'hD02F;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_4_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[4]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_4_9),
    .I1(memory_MulDivIterativePlugin_div_needRevert),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_4_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_4_s3.INIT=8'h4B;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_5_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[5]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_4_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_4_9),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_5_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_5_s3.INIT=16'h7887;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_6_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[6]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_6_9),
    .I1(memory_MulDivIterativePlugin_div_needRevert),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_6_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_6_s3.INIT=8'h4B;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_7_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[7]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_7_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_7_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_7_s3.INIT=4'h9;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_8_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[8]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_7_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_7_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_8_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_8_s3.INIT=8'h2D;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_9_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[9]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_7_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_7_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_8_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_9_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_9_s3.INIT=16'h02FD;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_10_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[10]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_13) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_10_s3.INIT=4'h9;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_13_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[13]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_13_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_13_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_13_s3.INIT=4'h9;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_14_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[14]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_14_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_13_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_14_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_14_s3.INIT=16'h08F7;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_16_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[16]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_14_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_16_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_16_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_16_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_17_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[17]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_17_12),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_10_13),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_17_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_17_s3.INIT=16'h20DF;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_19_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[19]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_18_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_18_14),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_19_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_19_s3.INIT=16'h20DF;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_20_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[20]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_18_14),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_20_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_20_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_20_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_21_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[21]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_18_14),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_21_12),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_21_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_21_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_23_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[23]),
    .I0(memory_MulDivIterativePlugin_div_needRevert),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_23_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_22_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_23_s3.INIT=16'h3CA5;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_24_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[24]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_23_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_22_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_24_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_24_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_26_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[26]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_26_13),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_14_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_26_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_26_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_27_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[27]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_27_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_14_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_27_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_27_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_28_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[28]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_28_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_14_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_28_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_28_s3.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_31_s2 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[31]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_31_7),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_31_8),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_22_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_31_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_31_s2.INIT=16'h40BF;
  LUT3 n19772_s3 (
    .F(n19772_7),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(IBusCachedPlugin_injector_port_state[2]) 
);
defparam n19772_s3.INIT=8'hFE;
  LUT4 _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s7 (
    .F(_zz_IBusCachedPlugin_jump_pcLoad_payload_5[0]),
    .I0(memory_to_writeBack_PC[0]),
    .I1(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_13),
    .I2(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_14),
    .I3(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15) 
);
defparam _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s7.INIT=16'h0A0C;
  LUT4 n17408_s2 (
    .F(n17408_6),
    .I0(IBusCachedPlugin_decompressor_throw2BytesReg_9),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(when_Fetcher_l285) 
);
defparam n17408_s2.INIT=16'h4000;
  LUT4 n19787_s2 (
    .F(n19786_5),
    .I0(n19787_7),
    .I1(n19787_8),
    .I2(n19787_9),
    .I3(n19772_7) 
);
defparam n19787_s2.INIT=16'h00FE;
  LUT4 n19785_s2 (
    .F(n19785_6),
    .I0(n19785_7),
    .I1(n19785_8),
    .I2(n19772_7),
    .I3(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n19785_s2.INIT=16'h0305;
  LUT4 n19784_s2 (
    .F(n19784_6),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19784_7),
    .I2(n19784_8),
    .I3(n19772_7) 
);
defparam n19784_s2.INIT=16'h001F;
  LUT4 n19783_s2 (
    .F(n19783_6),
    .I0(n19783_7),
    .I1(n19783_8),
    .I2(n19783_23),
    .I3(n19783_10) 
);
defparam n19783_s2.INIT=16'hBF00;
  LUT4 n19782_s2 (
    .F(n19782_6),
    .I0(n19782_7),
    .I1(n19782_8),
    .I2(n19782_9),
    .I3(n19782_10) 
);
defparam n19782_s2.INIT=16'hBF00;
  LUT4 n19781_s2 (
    .F(n19781_6),
    .I0(n19781_17),
    .I1(n19781_13),
    .I2(n19781_9),
    .I3(n19772_7) 
);
defparam n19781_s2.INIT=16'h00EF;
  LUT4 n19780_s2 (
    .F(n19780_6),
    .I0(n19780_7),
    .I1(n19780_8),
    .I2(n19780_9),
    .I3(n19780_10) 
);
defparam n19780_s2.INIT=16'hBF00;
  LUT4 n19779_s2 (
    .F(n19779_6),
    .I0(n19779_7),
    .I1(n19784_7),
    .I2(n19779_8),
    .I3(n19772_7) 
);
defparam n19779_s2.INIT=16'h00F1;
  LUT4 n19778_s2 (
    .F(n19778_6),
    .I0(n19778_7),
    .I1(n19778_8),
    .I2(n19778_9),
    .I3(n19772_7) 
);
defparam n19778_s2.INIT=16'h00F1;
  LUT4 n19777_s2 (
    .F(n19777_6),
    .I0(n19777_7),
    .I1(n19777_8),
    .I2(n19777_12),
    .I3(n19772_7) 
);
defparam n19777_s2.INIT=16'h001F;
  LUT3 n19776_s2 (
    .F(n19776_6),
    .I0(n19772_7),
    .I1(n19777_7),
    .I2(n19776_7) 
);
defparam n19776_s2.INIT=8'h10;
  LUT4 n19775_s2 (
    .F(n19775_6),
    .I0(n19775_7),
    .I1(n19775_8),
    .I2(n19775_16),
    .I3(n19772_7) 
);
defparam n19775_s2.INIT=16'h0007;
  LUT4 n19774_s2 (
    .F(n19774_6),
    .I0(n19774_7),
    .I1(n19774_8),
    .I2(n19774_9),
    .I3(n19772_7) 
);
defparam n19774_s2.INIT=16'h00BF;
  LUT4 n19773_s2 (
    .F(n19773_6),
    .I0(n19782_7),
    .I1(n19773_7),
    .I2(n19773_8),
    .I3(n19773_9) 
);
defparam n19773_s2.INIT=16'h2F00;
  LUT4 n19771_s3 (
    .F(n19771_7),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_5),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_6),
    .I3(n19772_7) 
);
defparam n19771_s3.INIT=16'h000B;
  LUT4 n19770_s3 (
    .F(n19770_7),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_5),
    .I3(n19772_7) 
);
defparam n19770_s3.INIT=16'h000B;
  LUT4 n19769_s3 (
    .F(n19769_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_5),
    .I2(n19772_7),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_6) 
);
defparam n19769_s3.INIT=16'h010B;
  LUT4 n19768_s3 (
    .F(n19768_7),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_19),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_5),
    .I3(n19772_7) 
);
defparam n19768_s3.INIT=16'h000D;
  LUT4 n19767_s2 (
    .F(n19767_6),
    .I0(n19767_7),
    .I1(n19767_13),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9),
    .I3(n19767_9) 
);
defparam n19767_s2.INIT=16'hEF00;
  LUT4 n19766_s2 (
    .F(n19766_6),
    .I0(n19766_12),
    .I1(n19784_7),
    .I2(n19766_8),
    .I3(n19772_7) 
);
defparam n19766_s2.INIT=16'h001F;
  LUT4 n19765_s2 (
    .F(n19765_6),
    .I0(n19765_7),
    .I1(n19765_8),
    .I2(n19765_9),
    .I3(n19772_7) 
);
defparam n19765_s2.INIT=16'h00EF;
  LUT4 n19764_s2 (
    .F(n19764_6),
    .I0(n19764_16),
    .I1(n19764_14),
    .I2(n19764_9),
    .I3(n19772_7) 
);
defparam n19764_s2.INIT=16'h001F;
  LUT4 n19763_s2 (
    .F(n19763_6),
    .I0(n19763_7),
    .I1(n19763_8),
    .I2(n19763_9),
    .I3(n19763_10) 
);
defparam n19763_s2.INIT=16'h1F00;
  LUT4 n19762_s2 (
    .F(n19762_6),
    .I0(n19762_7),
    .I1(n19762_8),
    .I2(n19762_9),
    .I3(n19762_10) 
);
defparam n19762_s2.INIT=16'hEF00;
  LUT4 n19761_s2 (
    .F(n19761_6),
    .I0(n19761_7),
    .I1(n19761_8),
    .I2(n19762_9),
    .I3(n19761_9) 
);
defparam n19761_s2.INIT=16'hEF00;
  LUT4 n19760_s2 (
    .F(n19760_6),
    .I0(n19760_7),
    .I1(n19760_8),
    .I2(n19762_9),
    .I3(n19760_9) 
);
defparam n19760_s2.INIT=16'hBF00;
  LUT4 n19759_s2 (
    .F(n19759_6),
    .I0(n19759_12),
    .I1(n19759_8),
    .I2(n19762_9),
    .I3(n19759_9) 
);
defparam n19759_s2.INIT=16'hBF00;
  LUT4 n19758_s2 (
    .F(n19758_6),
    .I0(n19758_7),
    .I1(n19758_8),
    .I2(n19758_9),
    .I3(n19772_7) 
);
defparam n19758_s2.INIT=16'h00EF;
  LUT4 n19757_s2 (
    .F(n19757_6),
    .I0(n19757_7),
    .I1(n19757_8),
    .I2(n19757_9),
    .I3(n19772_7) 
);
defparam n19757_s2.INIT=16'h008F;
  LUT4 n19756_s2 (
    .F(n19756_6),
    .I0(n19756_7),
    .I1(n19756_11),
    .I2(n19756_9),
    .I3(n19772_7) 
);
defparam n19756_s2.INIT=16'h00F4;
  LUT4 n20571_s2 (
    .F(n20571_6),
    .I0(n20571_7),
    .I1(n20571_8),
    .I2(decodeStage_mmuRsp_isPaging),
    .I3(n20571_9) 
);
defparam n20571_s2.INIT=16'h1000;
  LUT3 n17851_s1 (
    .F(n17851_5),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_IS_DBUS_SHARING_8),
    .I2(memory_arbitration_isValid_11) 
);
defparam n17851_s1.INIT=8'h80;
  LUT4 n17847_s1 (
    .F(n17847_5),
    .I0(n17847_6),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I2(n17750_4),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17847_s1.INIT=16'h4000;
  LUT4 n17776_s2 (
    .F(n17776_6),
    .I0(n17776_9),
    .I1(CsrPlugin_interrupt_valid),
    .I2(n17750_4),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17776_s2.INIT=16'h8000;
  LUT4 n17775_s2 (
    .F(n17775_6),
    .I0(n17775_9),
    .I1(CsrPlugin_interrupt_valid),
    .I2(n17750_4),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17775_s2.INIT=16'h8000;
  LUT3 n17402_s2 (
    .F(n17402_6),
    .I0(n17402_7),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17402_s2.INIT=8'h80;
  LUT4 n17405_s3 (
    .F(n17405_7),
    .I0(n17405_8),
    .I1(n17750_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(when_Fetcher_l285) 
);
defparam n17405_s3.INIT=16'h8000;
  LUT4 n17393_s1 (
    .F(n17393_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .I2(n17750_4),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17393_s1.INIT=16'h8000;
  LUT4 n17389_s1 (
    .F(n17389_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I1(IBusCachedPlugin_fetchPc_output_fire_6),
    .I2(n17750_4),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17389_s1.INIT=16'h8000;
  LUT4 n17277_s3 (
    .F(n17277_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17277_10) 
);
defparam n17277_s3.INIT=16'h7F00;
  LUT4 n17276_s3 (
    .F(n17276_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17276_10) 
);
defparam n17276_s3.INIT=16'h7F00;
  LUT4 n17275_s3 (
    .F(n17275_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17275_10) 
);
defparam n17275_s3.INIT=16'h7F00;
  LUT4 n17274_s3 (
    .F(n17274_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17274_10) 
);
defparam n17274_s3.INIT=16'h7F00;
  LUT4 n17272_s3 (
    .F(n17272_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17272_10) 
);
defparam n17272_s3.INIT=16'h7F00;
  LUT4 n17271_s3 (
    .F(n17271_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17271_10) 
);
defparam n17271_s3.INIT=16'h7F00;
  LUT4 n17270_s3 (
    .F(n17270_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17270_10) 
);
defparam n17270_s3.INIT=16'h7F00;
  LUT4 n17269_s3 (
    .F(n17269_7),
    .I0(decode_to_execute_IS_SFENCE_VMA2),
    .I1(n20639_9),
    .I2(MmuPlugin_ports_0_cache_0_valid_9),
    .I3(n17269_10) 
);
defparam n17269_s3.INIT=16'h7F00;
  LUT2 n17196_s1 (
    .F(n17196_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(n30284_9) 
);
defparam n17196_s1.INIT=4'h8;
  LUT4 _zz_decode_SRC1_0_s5 (
    .F(_zz_decode_SRC1_0_10),
    .I0(decode_RS1[0]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I2(_zz_decode_SRC1_2_12),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_0_s5.INIT=16'hA00C;
  LUT4 _zz_decode_SRC1_3_s4 (
    .F(_zz_decode_SRC1_3_9),
    .I0(decode_RS1[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I2(_zz_decode_SRC1_2_12),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_3_s4.INIT=16'hA00C;
  LUT4 _zz_decode_SRC1_4_s4 (
    .F(_zz_decode_SRC1_4_9),
    .I0(decode_RS1[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I2(_zz_decode_SRC1_2_12),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_4_s4.INIT=16'hA00C;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_0_s2 (
    .F(_zz_execute_BranchPlugin_branch_src2_6[0]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_INSTRUCTION[20]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_0_s2.INIT=8'h80;
  LUT4 _zz_decode_SRC1_5_s6 (
    .F(_zz_decode_SRC1_5_11),
    .I0(decode_RS2_5_16),
    .I1(decode_RS1_5_5),
    .I2(_zz_decode_SRC1_30_9),
    .I3(decode_RS1_31_14) 
);
defparam _zz_decode_SRC1_5_s6.INIT=16'h2030;
  LUT4 _zz_decode_SRC1_6_s6 (
    .F(_zz_decode_SRC1_6_11),
    .I0(decode_RS1_6_5),
    .I1(decode_RS1_6_10),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_6_s6.INIT=16'hC500;
  LUT4 _zz_decode_SRC1_7_s6 (
    .F(_zz_decode_SRC1_7_11),
    .I0(decode_RS1_7_5),
    .I1(decode_RS1_7_6),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_7_s6.INIT=16'hC500;
  LUT4 _zz_decode_SRC1_8_s6 (
    .F(_zz_decode_SRC1_8_11),
    .I0(decode_RS1_8_5),
    .I1(decode_RS1_8_6),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_8_s6.INIT=16'h3500;
  LUT4 _zz_decode_SRC1_9_s6 (
    .F(_zz_decode_SRC1_9_11),
    .I0(decode_RS1_9_5),
    .I1(decode_RS2_9_6),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_9_s6.INIT=16'h3500;
  LUT4 _zz_decode_SRC1_10_s6 (
    .F(_zz_decode_SRC1_10_11),
    .I0(decode_RS2_10_7),
    .I1(decode_RS1_10_5),
    .I2(_zz_decode_SRC1_30_9),
    .I3(decode_RS1_31_14) 
);
defparam _zz_decode_SRC1_10_s6.INIT=16'h1030;
  LUT4 _zz_decode_SRC1_11_s6 (
    .F(_zz_decode_SRC1_11_11),
    .I0(decode_RS1_11_5),
    .I1(_zz_decode_RS2_1[11]),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_11_s6.INIT=16'hCA00;
  LUT2 n17780_s1 (
    .F(n17780_5),
    .I0(n17780_6),
    .I1(n20740_4) 
);
defparam n17780_s1.INIT=4'h1;
  LUT4 n17756_s2 (
    .F(n17756_6),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(execute_to_memory_IS_DBUS_SHARING_8),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I3(execute_arbitration_isValid_12) 
);
defparam n17756_s2.INIT=16'h4000;
  LUT4 n17747_s1 (
    .F(n17747_5),
    .I0(n17750_4),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam n17747_s1.INIT=16'h0D00;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1.INIT=8'hF4;
  LUT3 memory_MulDivIterativePlugin_div_counter_valueNext_0_s1 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext[0]),
    .I0(when_DBusCachedPlugin_l544),
    .I1(n29448_6),
    .I2(memory_MulDivIterativePlugin_div_counter_value[0]) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_0_s1.INIT=8'h2C;
  LUT4 memory_MulDivIterativePlugin_div_counter_valueNext_1_s1 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext[1]),
    .I0(when_MulDivIterativePlugin_l126_5),
    .I1(execute_to_memory_IS_DBUS_SHARING_8),
    .I2(memory_MulDivIterativePlugin_div_counter_value[1]),
    .I3(memory_MulDivIterativePlugin_div_counter_valueNext_1_8) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_1_s1.INIT=16'h0530;
  LUT4 memory_MulDivIterativePlugin_div_counter_valueNext_2_s1 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext[2]),
    .I0(memory_MulDivIterativePlugin_div_counter_value[1]),
    .I1(memory_MulDivIterativePlugin_div_counter_valueNext_1_8),
    .I2(execute_to_memory_IS_DBUS_SHARING_8),
    .I3(memory_MulDivIterativePlugin_div_counter_value[2]) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_2_s1.INIT=16'h0708;
  LUT3 memory_MulDivIterativePlugin_div_counter_valueNext_3_s1 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext[3]),
    .I0(execute_to_memory_IS_DBUS_SHARING_8),
    .I1(memory_MulDivIterativePlugin_div_counter_value[3]),
    .I2(memory_MulDivIterativePlugin_div_counter_valueNext_3_6) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_3_s1.INIT=8'h14;
  LUT4 memory_MulDivIterativePlugin_div_counter_valueNext_4_s1 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext[4]),
    .I0(memory_MulDivIterativePlugin_div_counter_value[3]),
    .I1(memory_MulDivIterativePlugin_div_counter_valueNext_3_6),
    .I2(execute_to_memory_IS_DBUS_SHARING_8),
    .I3(memory_MulDivIterativePlugin_div_counter_value[4]) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_4_s1.INIT=16'h0708;
  LUT2 memory_MulDivIterativePlugin_div_counter_valueNext_5_s1 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext[5]),
    .I0(execute_to_memory_IS_DBUS_SHARING_8),
    .I1(memory_MulDivIterativePlugin_div_counter_valueNext_5_6) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_5_s1.INIT=4'h1;
  LUT2 lastStageRegFileWrite_payload_data_1_s2 (
    .F(lastStageRegFileWrite_payload_data[1]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[1]) 
);
defparam lastStageRegFileWrite_payload_data_1_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_3_s2 (
    .F(lastStageRegFileWrite_payload_data[3]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[3]) 
);
defparam lastStageRegFileWrite_payload_data_3_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_4_s2 (
    .F(lastStageRegFileWrite_payload_data[4]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[4]) 
);
defparam lastStageRegFileWrite_payload_data_4_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_5_s2 (
    .F(lastStageRegFileWrite_payload_data[5]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[5]) 
);
defparam lastStageRegFileWrite_payload_data_5_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_6_s2 (
    .F(lastStageRegFileWrite_payload_data[6]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[6]) 
);
defparam lastStageRegFileWrite_payload_data_6_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_8_s2 (
    .F(lastStageRegFileWrite_payload_data[8]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[8]) 
);
defparam lastStageRegFileWrite_payload_data_8_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_9_s2 (
    .F(lastStageRegFileWrite_payload_data[9]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[9]) 
);
defparam lastStageRegFileWrite_payload_data_9_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_10_s2 (
    .F(lastStageRegFileWrite_payload_data[10]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[10]) 
);
defparam lastStageRegFileWrite_payload_data_10_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_11_s2 (
    .F(lastStageRegFileWrite_payload_data[11]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[11]) 
);
defparam lastStageRegFileWrite_payload_data_11_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_12_s2 (
    .F(lastStageRegFileWrite_payload_data[12]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[12]) 
);
defparam lastStageRegFileWrite_payload_data_12_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_14_s2 (
    .F(lastStageRegFileWrite_payload_data[14]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[14]) 
);
defparam lastStageRegFileWrite_payload_data_14_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_15_s2 (
    .F(lastStageRegFileWrite_payload_data[15]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[15]) 
);
defparam lastStageRegFileWrite_payload_data_15_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_16_s2 (
    .F(lastStageRegFileWrite_payload_data[16]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[16]) 
);
defparam lastStageRegFileWrite_payload_data_16_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_17_s2 (
    .F(lastStageRegFileWrite_payload_data[17]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[17]) 
);
defparam lastStageRegFileWrite_payload_data_17_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_18_s2 (
    .F(lastStageRegFileWrite_payload_data[18]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[18]) 
);
defparam lastStageRegFileWrite_payload_data_18_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_19_s2 (
    .F(lastStageRegFileWrite_payload_data[19]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[19]) 
);
defparam lastStageRegFileWrite_payload_data_19_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_20_s2 (
    .F(lastStageRegFileWrite_payload_data[20]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[20]) 
);
defparam lastStageRegFileWrite_payload_data_20_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_21_s2 (
    .F(lastStageRegFileWrite_payload_data[21]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[21]) 
);
defparam lastStageRegFileWrite_payload_data_21_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_22_s2 (
    .F(lastStageRegFileWrite_payload_data[22]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[22]) 
);
defparam lastStageRegFileWrite_payload_data_22_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_23_s2 (
    .F(lastStageRegFileWrite_payload_data[23]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[23]) 
);
defparam lastStageRegFileWrite_payload_data_23_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_24_s2 (
    .F(lastStageRegFileWrite_payload_data[24]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[24]) 
);
defparam lastStageRegFileWrite_payload_data_24_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_25_s2 (
    .F(lastStageRegFileWrite_payload_data[25]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[25]) 
);
defparam lastStageRegFileWrite_payload_data_25_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_26_s2 (
    .F(lastStageRegFileWrite_payload_data[26]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[26]) 
);
defparam lastStageRegFileWrite_payload_data_26_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_27_s2 (
    .F(lastStageRegFileWrite_payload_data[27]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[27]) 
);
defparam lastStageRegFileWrite_payload_data_27_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_28_s2 (
    .F(lastStageRegFileWrite_payload_data[28]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[28]) 
);
defparam lastStageRegFileWrite_payload_data_28_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_29_s2 (
    .F(lastStageRegFileWrite_payload_data[29]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[29]) 
);
defparam lastStageRegFileWrite_payload_data_29_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_30_s2 (
    .F(lastStageRegFileWrite_payload_data[30]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[30]) 
);
defparam lastStageRegFileWrite_payload_data_30_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_31_s2 (
    .F(lastStageRegFileWrite_payload_data[31]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2[31]) 
);
defparam lastStageRegFileWrite_payload_data_31_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_0_s5 (
    .F(lastStageRegFileWrite_payload_address[0]),
    .I0(_zz_5),
    .I1(memory_to_writeBack_INSTRUCTION[7]) 
);
defparam lastStageRegFileWrite_payload_address_0_s5.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_1_s5 (
    .F(lastStageRegFileWrite_payload_address[1]),
    .I0(_zz_5),
    .I1(memory_to_writeBack_INSTRUCTION[8]) 
);
defparam lastStageRegFileWrite_payload_address_1_s5.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_2_s5 (
    .F(lastStageRegFileWrite_payload_address[2]),
    .I0(_zz_5),
    .I1(memory_to_writeBack_INSTRUCTION[9]) 
);
defparam lastStageRegFileWrite_payload_address_2_s5.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_3_s5 (
    .F(lastStageRegFileWrite_payload_address[3]),
    .I0(_zz_5),
    .I1(memory_to_writeBack_INSTRUCTION[10]) 
);
defparam lastStageRegFileWrite_payload_address_3_s5.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_4_s5 (
    .F(lastStageRegFileWrite_payload_address[4]),
    .I0(_zz_5),
    .I1(memory_to_writeBack_INSTRUCTION[11]) 
);
defparam lastStageRegFileWrite_payload_address_4_s5.INIT=4'h4;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s1 (
    .F(DBusCachedPlugin_exceptionBus_valid),
    .I0(when_DBusCachedPlugin_l544_5),
    .I1(stageB_unaligned),
    .I2(n1030_9),
    .I3(DBusCachedPlugin_exceptionBus_valid_11) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s1.INIT=16'h0E00;
  LUT2 n9800_s2 (
    .F(n9800_6),
    .I0(MmuPlugin_dBusAccess_cmd_ready),
    .I1(n9465_8) 
);
defparam n9800_s2.INIT=4'h4;
  LUT3 n17774_s2 (
    .F(n17774_6),
    .I0(n17750_4),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(CsrPlugin_pipelineLiberator_pcValids_0_11) 
);
defparam n17774_s2.INIT=8'h80;
  LUT2 CsrPlugin_trapCause_0_s2 (
    .F(CsrPlugin_trapCause[0]),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
    .I1(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_0_s2.INIT=4'hB;
  LUT3 lastStageRegFileWrite_valid_s1 (
    .F(lastStageRegFileWrite_valid),
    .I0(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I1(HazardSimplePlugin_writeBackWrites_valid_4),
    .I2(_zz_5) 
);
defparam lastStageRegFileWrite_valid_s1.INIT=8'hF8;
  LUT3 n12470_s1 (
    .F(n12470_5),
    .I0(memory_to_writeBack_MEMORY_ENABLE),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_IS_DBUS_SHARING) 
);
defparam n12470_s1.INIT=8'hF8;
  LUT4 IBusCachedPlugin_cache_io_cpu_fill_valid_s1 (
    .F(IBusCachedPlugin_cache_io_cpu_fill_valid),
    .I0(IBusCachedPlugin_cache_io_cpu_fill_valid_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_cache_io_cpu_fill_valid_s1.INIT=16'h0100;
  LUT2 n9595_s4 (
    .F(n9595_11),
    .I0(MmuPlugin_ports_0_entryToReplace_value[0]),
    .I1(n28552_7) 
);
defparam n9595_s4.INIT=4'h6;
  LUT3 n9594_s3 (
    .F(n9594_9),
    .I0(MmuPlugin_ports_0_entryToReplace_value[0]),
    .I1(n28552_7),
    .I2(MmuPlugin_ports_0_entryToReplace_value[1]) 
);
defparam n9594_s3.INIT=8'h78;
  LUT2 n9936_s4 (
    .F(n9936_11),
    .I0(MmuPlugin_ports_1_entryToReplace_value[0]),
    .I1(n28557_5) 
);
defparam n9936_s4.INIT=4'h6;
  LUT3 n9935_s3 (
    .F(n9935_9),
    .I0(MmuPlugin_ports_1_entryToReplace_value[0]),
    .I1(n28557_5),
    .I2(MmuPlugin_ports_1_entryToReplace_value[1]) 
);
defparam n9935_s3.INIT=8'h78;
  LUT4 IBusCachedPlugin_fetchPc_pcReg_1_s2 (
    .F(IBusCachedPlugin_fetchPc_pcReg_1_6),
    .I0(IBusCachedPlugin_fetchPc_inc),
    .I1(IBusCachedPlugin_fetchPc_output_fire_6),
    .I2(when_Fetcher_l160_6),
    .I3(IBusCachedPlugin_fetchPc_booted) 
);
defparam IBusCachedPlugin_fetchPc_pcReg_1_s2.INIT=16'h8F00;
  LUT3 IBusCachedPlugin_injector_port_state_2_s3 (
    .F(IBusCachedPlugin_injector_port_state_2_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(n17859_26) 
);
defparam IBusCachedPlugin_injector_port_state_2_s3.INIT=8'h8F;
  LUT3 n20610_s9 (
    .F(n20610_8),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20610_s9.INIT=8'hCA;
  LUT2 n20610_s6 (
    .F(n20639_9),
    .I0(n20571_7),
    .I1(n20610_13) 
);
defparam n20610_s6.INIT=4'h4;
  LUT3 n20611_s6 (
    .F(n20611_8),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20611_s6.INIT=8'hCA;
  LUT3 n20612_s6 (
    .F(n20612_8),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20612_s6.INIT=8'hCA;
  LUT3 n20613_s6 (
    .F(n20613_8),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20613_s6.INIT=8'hCA;
  LUT3 n20614_s6 (
    .F(n20614_8),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20614_s6.INIT=8'hCA;
  LUT3 n20615_s6 (
    .F(n20615_8),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20615_s6.INIT=8'hCA;
  LUT3 n20616_s6 (
    .F(n20616_8),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20616_s6.INIT=8'hCA;
  LUT3 n20617_s6 (
    .F(n20617_8),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20617_s6.INIT=8'hCA;
  LUT3 n20618_s6 (
    .F(n20618_8),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20618_s6.INIT=8'hCA;
  LUT3 n20619_s6 (
    .F(n20619_8),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20619_s6.INIT=8'hCA;
  LUT3 n20620_s6 (
    .F(n20620_8),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20620_s6.INIT=8'hCA;
  LUT3 n20621_s6 (
    .F(n20621_8),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20621_s6.INIT=8'hCA;
  LUT3 n20622_s6 (
    .F(n20622_8),
    .I0(decode_to_execute_INSTRUCTION[19]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20622_s6.INIT=8'hCA;
  LUT3 n20623_s6 (
    .F(n20623_8),
    .I0(decode_to_execute_INSTRUCTION[18]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20623_s6.INIT=8'hCA;
  LUT3 n20624_s6 (
    .F(n20624_8),
    .I0(decode_to_execute_INSTRUCTION[17]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20624_s6.INIT=8'hCA;
  LUT3 n20625_s6 (
    .F(n20625_8),
    .I0(decode_to_execute_INSTRUCTION[16]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20625_s6.INIT=8'hCA;
  LUT3 n20626_s6 (
    .F(n20626_8),
    .I0(decode_to_execute_INSTRUCTION[15]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20626_s6.INIT=8'hCA;
  LUT3 n20627_s6 (
    .F(n20627_8),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20627_s6.INIT=8'hCA;
  LUT3 n20628_s6 (
    .F(n20628_8),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20628_s6.INIT=8'hCA;
  LUT3 n20629_s6 (
    .F(n20629_8),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20629_s6.INIT=8'hCA;
  LUT3 n20630_s6 (
    .F(n20630_8),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20630_s6.INIT=8'hCA;
  LUT3 n20631_s6 (
    .F(n20631_8),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20631_s6.INIT=8'hCA;
  LUT3 n20632_s6 (
    .F(n20632_8),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20632_s6.INIT=8'hCA;
  LUT3 n20633_s6 (
    .F(n20633_8),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20633_s6.INIT=8'hCA;
  LUT3 n20634_s6 (
    .F(n20634_8),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20634_s6.INIT=8'hCA;
  LUT3 n20635_s6 (
    .F(n20635_8),
    .I0(decode_to_execute_INSTRUCTION[6]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20635_s6.INIT=8'hCA;
  LUT3 n20636_s6 (
    .F(n20636_8),
    .I0(decode_to_execute_INSTRUCTION[5]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20636_s6.INIT=8'hCA;
  LUT3 n20637_s6 (
    .F(n20637_8),
    .I0(decode_to_execute_INSTRUCTION[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20637_s6.INIT=8'hCA;
  LUT3 n20638_s6 (
    .F(n20638_8),
    .I0(decode_to_execute_INSTRUCTION[3]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20638_s6.INIT=8'hCA;
  LUT3 n20639_s6 (
    .F(n20639_8),
    .I0(decode_to_execute_INSTRUCTION[2]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20639_s6.INIT=8'hCA;
  LUT2 _zz__zz_decode_IS_CSR_14_s4 (
    .F(_zz__zz_decode_IS_CSR_14_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz__zz_decode_IS_CSR_14_s4.INIT=4'h4;
  LUT2 _zz__zz_decode_IS_CSR_15_0_s4 (
    .F(_zz__zz_decode_IS_CSR_15_0_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz__zz_decode_IS_CSR_15_0_s4.INIT=4'h4;
  LUT3 _zz__zz_decode_IS_CSR_17_26_s4 (
    .F(_zz__zz_decode_IS_CSR_17_26_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]) 
);
defparam _zz__zz_decode_IS_CSR_17_26_s4.INIT=8'h01;
  LUT2 _zz__zz_decode_IS_CSR_56_s1 (
    .F(_zz__zz_decode_IS_CSR_56_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]) 
);
defparam _zz__zz_decode_IS_CSR_56_s1.INIT=4'h4;
  LUT4 _zz__zz_decode_IS_CSR_65_0_s3 (
    .F(_zz__zz_decode_IS_CSR_65_0_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz__zz_decode_IS_CSR_65_0_s3.INIT=16'h0B33;
  LUT3 _zz__zz_decode_IS_CSR_76_13_s3 (
    .F(_zz__zz_decode_IS_CSR_76_13_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz__zz_decode_IS_CSR_76_13_s3.INIT=8'hE0;
  LUT4 _zz__zz_decode_IS_CSR_82_s3 (
    .F(_zz__zz_decode_IS_CSR_82_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]) 
);
defparam _zz__zz_decode_IS_CSR_82_s3.INIT=16'hCDC0;
  LUT2 _zz__zz_decode_IS_CSR_108_0_s3 (
    .F(_zz__zz_decode_IS_CSR_108_0_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_108_0_s3.INIT=4'h4;
  LUT3 _zz__zz_decode_IS_CSR_130_0_s1 (
    .F(_zz__zz_decode_IS_CSR_130_0_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]) 
);
defparam _zz__zz_decode_IS_CSR_130_0_s1.INIT=8'h07;
  LUT4 _zz_writeBack_DBusCachedPlugin_rspShifted_2_7_s1 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_7_4),
    .I0(stageB_dataReadRsp_0[15]),
    .I1(stageB_dataReadRsp_0[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_7_s1.INIT=16'h0CFA;
  LUT4 _zz_writeBack_DBusCachedPlugin_rspShifted_2_6_s1 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_6_4),
    .I0(stageB_dataReadRsp_0[14]),
    .I1(stageB_dataReadRsp_0[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_6_s1.INIT=16'h03F5;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_5_s1 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_5_4),
    .I0(stageB_dataReadRsp_0[13]),
    .I1(dBus_rsp_regNext_payload_data[13]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_5_s1.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_4_s1 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_4_4),
    .I0(stageB_dataReadRsp_0[12]),
    .I1(dBus_rsp_regNext_payload_data[12]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_4_s1.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_3_s1 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_3_4),
    .I0(stageB_dataReadRsp_0[11]),
    .I1(dBus_rsp_regNext_payload_data[11]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_3_s1.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_2_s1 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_2_4),
    .I0(stageB_dataReadRsp_0[10]),
    .I1(dBus_rsp_regNext_payload_data[10]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_2_s1.INIT=8'h35;
  LUT4 decode_CSR_READ_OPCODE_s2 (
    .F(decode_CSR_READ_OPCODE_5),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]),
    .I3(decode_CSR_READ_OPCODE_6) 
);
defparam decode_CSR_READ_OPCODE_s2.INIT=16'h0100;
  LUT4 decode_RS2_31_s2 (
    .F(decode_RS2_31_5),
    .I0(_zz_decode_RS2_2[31]),
    .I1(decode_RS2_31_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_31_19) 
);
defparam decode_RS2_31_s2.INIT=16'h0A03;
  LUT4 decode_RS2_31_s3 (
    .F(decode_RS2_31_6),
    .I0(decode_RS2_31_21),
    .I1(decode_RS2_31_29),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_31_s3.INIT=16'hB080;
  LUT3 decode_RS2_30_s2 (
    .F(decode_RS2_30_5),
    .I0(_zz_decode_RS2_2[30]),
    .I1(decode_RS2_30_8),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_30_s2.INIT=8'h5C;
  LUT3 decode_RS2_29_s2 (
    .F(decode_RS2_29_5),
    .I0(_zz_decode_RS2_2[29]),
    .I1(decode_RS2_29_7),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_29_s2.INIT=8'h5C;
  LUT4 decode_RS2_29_s3 (
    .F(decode_RS2_29_6),
    .I0(_zz_decode_RS2_1_20_6),
    .I1(decode_RS2_29_18),
    .I2(_zz_decode_RS2_1_31_5),
    .I3(decode_RS2_29_9) 
);
defparam decode_RS2_29_s3.INIT=16'h0D00;
  LUT4 decode_RS2_28_s2 (
    .F(decode_RS2_28_5),
    .I0(_zz_decode_RS2_2[28]),
    .I1(decode_RS2_28_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_31_19) 
);
defparam decode_RS2_28_s2.INIT=16'h0503;
  LUT4 decode_RS2_28_s3 (
    .F(decode_RS2_28_6),
    .I0(decode_RS2_28_20),
    .I1(_zz_decode_RS2_1_20_6),
    .I2(decode_RS2_28_9),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_28_s3.INIT=16'h0B00;
  LUT4 decode_RS2_27_s2 (
    .F(decode_RS2_27_5),
    .I0(_zz_decode_RS2_2[27]),
    .I1(decode_RS2_27_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_31_19) 
);
defparam decode_RS2_27_s2.INIT=16'h0A0C;
  LUT4 decode_RS2_27_s3 (
    .F(decode_RS2_27_6),
    .I0(decode_RS2_27_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_27_4),
    .I2(n8302_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_27_s3.INIT=16'h3A00;
  LUT4 decode_RS2_26_s2 (
    .F(decode_RS2_26_5),
    .I0(decode_RS2_26_8),
    .I1(n13572_38),
    .I2(decode_RS2_26_9),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS2_26_s2.INIT=16'hD000;
  LUT4 decode_RS2_26_s3 (
    .F(decode_RS2_26_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_26_4),
    .I1(decode_to_execute_IS_CSR),
    .I2(decode_RS2_26_10),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS2_26_s3.INIT=16'hBBF0;
  LUT3 decode_RS2_26_s4 (
    .F(decode_RS2_26_7),
    .I0(_zz_decode_RS2_2[26]),
    .I1(decode_RS2_26_11),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_26_s4.INIT=8'h53;
  LUT4 decode_RS2_25_s2 (
    .F(decode_RS2_25_5),
    .I0(_zz_decode_RS2[25]),
    .I1(decode_RS2_25_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_25_s2.INIT=16'h0A0C;
  LUT3 decode_RS2_25_s3 (
    .F(decode_RS2_25_6),
    .I0(decode_RS2_25_9),
    .I1(decode_RS2_25_10),
    .I2(decode_RS2_30_21) 
);
defparam decode_RS2_25_s3.INIT=8'h40;
  LUT3 decode_RS2_24_s2 (
    .F(decode_RS2_24_5),
    .I0(_zz_decode_RS2_2[24]),
    .I1(decode_RS2_24_7),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_24_s2.INIT=8'h53;
  LUT3 decode_RS2_23_s2 (
    .F(decode_RS2_23_5),
    .I0(_zz_decode_RS2_2[23]),
    .I1(decode_RS2_23_6),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_23_s2.INIT=8'h53;
  LUT4 decode_RS2_22_s2 (
    .F(decode_RS2_22_5),
    .I0(decode_RS2_22_23),
    .I1(decode_RS2_22_8),
    .I2(decode_RS2_22_9),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_22_s2.INIT=16'hF400;
  LUT4 decode_RS2_22_s3 (
    .F(decode_RS2_22_6),
    .I0(_zz_decode_RS2[22]),
    .I1(decode_RS2_22_10),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_22_s3.INIT=16'h0A03;
  LUT3 decode_RS2_21_s2 (
    .F(decode_RS2_21_5),
    .I0(_zz_decode_RS2_2[21]),
    .I1(decode_RS2_21_7),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_21_s2.INIT=8'h5C;
  LUT4 decode_RS2_21_s3 (
    .F(decode_RS2_21_6),
    .I0(decode_RS2_21_8),
    .I1(decode_RS2_21_9),
    .I2(decode_RS2_21_10),
    .I3(decode_RS2_21_11) 
);
defparam decode_RS2_21_s3.INIT=16'h008F;
  LUT4 decode_RS2_20_s2 (
    .F(decode_RS2_20_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I1(decode_RS2_20_7),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_20_s2.INIT=16'hA300;
  LUT4 decode_RS2_20_s3 (
    .F(decode_RS2_20_6),
    .I0(decode_RS2_31_19),
    .I1(_zz_decode_RS2_2[20]),
    .I2(_zz_decode_RS2[20]),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_20_s3.INIT=16'h0777;
  LUT4 decode_RS2_19_s2 (
    .F(decode_RS2_19_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I1(decode_RS2_19_8),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_19_s2.INIT=16'h5C00;
  LUT4 decode_RS2_19_s3 (
    .F(decode_RS2_19_6),
    .I0(_zz_decode_RS2_2[19]),
    .I1(decode_RS2_31_19),
    .I2(_zz_decode_RS2[19]),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_19_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_19_s4 (
    .F(decode_RS2_19_7),
    .I0(decode_RS2_19_23),
    .I1(decode_RS2_19_10),
    .I2(_zz_decode_RS2_1_20_6),
    .I3(decode_RS2_19_11) 
);
defparam decode_RS2_19_s4.INIT=16'h00EF;
  LUT4 decode_RS2_18_s2 (
    .F(decode_RS2_18_5),
    .I0(_zz_decode_RS2_2[18]),
    .I1(decode_RS2_31_19),
    .I2(decode_RS2_18_7),
    .I3(decode_RS2_18_8) 
);
defparam decode_RS2_18_s2.INIT=16'h0007;
  LUT4 decode_RS2_18_s3 (
    .F(decode_RS2_18_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_18_4),
    .I1(n8302_7),
    .I2(decode_RS2_18_9),
    .I3(decode_RS2_18_10) 
);
defparam decode_RS2_18_s3.INIT=16'h0007;
  LUT4 decode_RS2_17_s2 (
    .F(decode_RS2_17_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I1(decode_RS2_17_8),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_17_s2.INIT=16'hA300;
  LUT4 decode_RS2_17_s3 (
    .F(decode_RS2_17_6),
    .I0(decode_RS2_31_19),
    .I1(_zz_decode_RS2_2[17]),
    .I2(_zz_decode_RS2[17]),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_17_s3.INIT=16'h0777;
  LUT4 decode_RS2_17_s4 (
    .F(decode_RS2_17_7),
    .I0(decode_RS2_17_9),
    .I1(decode_RS2_17_10),
    .I2(decode_RS2_17_11),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS2_17_s4.INIT=16'hEE0F;
  LUT4 decode_RS2_16_s2 (
    .F(decode_RS2_16_5),
    .I0(_zz_decode_RS2[16]),
    .I1(decode_RS2_16_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_16_s2.INIT=16'h0A03;
  LUT2 decode_RS2_16_s3 (
    .F(decode_RS2_16_6),
    .I0(decode_RS2_30_21),
    .I1(_zz_decode_RS2_1[16]) 
);
defparam decode_RS2_16_s3.INIT=4'h8;
  LUT4 decode_RS2_15_s2 (
    .F(decode_RS2_15_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I1(decode_RS2_15_8),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_15_s2.INIT=16'h5300;
  LUT4 decode_RS2_15_s3 (
    .F(decode_RS2_15_6),
    .I0(_zz_decode_RS2_2[15]),
    .I1(decode_RS2_31_19),
    .I2(_zz_decode_RS2[15]),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_15_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_15_s4 (
    .F(decode_RS2_15_7),
    .I0(decode_RS2_15_9),
    .I1(decode_RS2_15_10),
    .I2(decode_RS2_15_11),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS2_15_s4.INIT=16'hEE0F;
  LUT3 decode_RS2_14_s2 (
    .F(decode_RS2_14_5),
    .I0(_zz_decode_RS2_2[14]),
    .I1(decode_RS2_14_7),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_14_s2.INIT=8'h53;
  LUT3 decode_RS2_13_s2 (
    .F(decode_RS2_13_5),
    .I0(decode_RS2_13_6),
    .I1(_zz_decode_RS2_2_13_6),
    .I2(decode_RS2_13_7) 
);
defparam decode_RS2_13_s2.INIT=8'hD0;
  LUT4 decode_RS2_12_s2 (
    .F(decode_RS2_12_5),
    .I0(_zz_decode_RS2_2[12]),
    .I1(decode_RS2_31_19),
    .I2(decode_RS2_12_6),
    .I3(decode_RS2_12_7) 
);
defparam decode_RS2_12_s2.INIT=16'h000B;
  LUT4 decode_RS2_11_s2 (
    .F(decode_RS2_11_5),
    .I0(decode_RS2_25_8),
    .I1(_zz_decode_RS2[11]),
    .I2(decode_RS2_11_6),
    .I3(decode_RS2_11_7) 
);
defparam decode_RS2_11_s2.INIT=16'h0007;
  LUT2 decode_RS2_10_s2 (
    .F(decode_RS2_10_5),
    .I0(_zz_decode_RS2_2[10]),
    .I1(decode_RS2_31_19) 
);
defparam decode_RS2_10_s2.INIT=4'h4;
  LUT4 decode_RS2_10_s3 (
    .F(decode_RS2_10_6),
    .I0(decode_RS2_10_17),
    .I1(decode_RS2_20_11),
    .I2(_zz_decode_RS2[10]),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_10_s3.INIT=16'h7077;
  LUT4 decode_RS2_10_s4 (
    .F(decode_RS2_10_7),
    .I0(decode_RS2_10_9),
    .I1(decode_RS2_10_10),
    .I2(_zz_decode_RS2_1_20_6),
    .I3(decode_RS2_10_11) 
);
defparam decode_RS2_10_s4.INIT=16'h00EF;
  LUT4 decode_RS2_9_s2 (
    .F(decode_RS2_9_5),
    .I0(_zz_decode_RS2_2[9]),
    .I1(decode_RS2_31_19),
    .I2(decode_RS2_9_7),
    .I3(decode_RS2_9_8) 
);
defparam decode_RS2_9_s2.INIT=16'h000B;
  LUT4 decode_RS2_9_s3 (
    .F(decode_RS2_9_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_RS2_9_9),
    .I2(decode_RS2_9_17),
    .I3(decode_RS2_9_11) 
);
defparam decode_RS2_9_s3.INIT=16'h000B;
  LUT4 decode_RS2_8_s2 (
    .F(decode_RS2_8_5),
    .I0(decode_RS2_8_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_8_4),
    .I2(decode_to_execute_IS_CSR),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_8_s2.INIT=16'hC500;
  LUT4 decode_RS2_8_s3 (
    .F(decode_RS2_8_6),
    .I0(_zz_decode_RS2[8]),
    .I1(decode_RS2_8_8),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_8_s3.INIT=16'h050C;
  LUT4 decode_RS2_7_s2 (
    .F(decode_RS2_7_5),
    .I0(_zz_decode_RS2_2[7]),
    .I1(decode_RS2_7_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_31_19) 
);
defparam decode_RS2_7_s2.INIT=16'h0503;
  LUT4 decode_RS2_7_s3 (
    .F(decode_RS2_7_6),
    .I0(decode_RS2_7_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_7_4),
    .I2(decode_to_execute_IS_CSR),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_7_s3.INIT=16'hC500;
  LUT4 decode_RS2_6_s2 (
    .F(decode_RS2_6_5),
    .I0(_zz_decode_RS2[6]),
    .I1(decode_RS2_6_7),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_25_8) 
);
defparam decode_RS2_6_s2.INIT=16'h0503;
  LUT4 decode_RS2_6_s3 (
    .F(decode_RS2_6_6),
    .I0(decode_RS2_6_15),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_6_4),
    .I2(n8302_7),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_6_s3.INIT=16'hC500;
  LUT4 decode_RS2_5_s2 (
    .F(decode_RS2_5_5),
    .I0(_zz_decode_RS2_2[5]),
    .I1(decode_RS2_31_19),
    .I2(decode_RS2_5_7),
    .I3(decode_RS2_5_8) 
);
defparam decode_RS2_5_s2.INIT=16'h0007;
  LUT3 decode_RS2_4_s2 (
    .F(decode_RS2_4_5),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS2_4_6),
    .I2(decode_RS2_31_19) 
);
defparam decode_RS2_4_s2.INIT=8'h53;
  LUT4 decode_RS2_3_s2 (
    .F(decode_RS2_3_5),
    .I0(_zz_decode_RS2_2_3_5),
    .I1(decode_RS2_3_6),
    .I2(decode_RS2_3_7),
    .I3(decode_RS2_3_8) 
);
defparam decode_RS2_3_s2.INIT=16'h000B;
  LUT4 decode_RS2_2_s2 (
    .F(decode_RS2_2_5),
    .I0(_zz_decode_RS2_2[2]),
    .I1(decode_RS2_2_6),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_31_19) 
);
defparam decode_RS2_2_s2.INIT=16'h0503;
  LUT4 decode_RS2_1_s2 (
    .F(decode_RS2_1_5),
    .I0(decode_RS2_1_11),
    .I1(_zz_decode_RS2_2[1]),
    .I2(decode_RS2_25_8),
    .I3(decode_RS2_1_8) 
);
defparam decode_RS2_1_s2.INIT=16'h0C05;
  LUT2 decode_RS2_1_s3 (
    .F(decode_RS2_1_6),
    .I0(_zz_decode_RS2[1]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_1_s3.INIT=4'h8;
  LUT2 decode_RS2_0_s2 (
    .F(decode_RS2_0_5),
    .I0(_zz_decode_RS2[0]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_0_s2.INIT=4'h8;
  LUT4 decode_RS2_0_s3 (
    .F(decode_RS2_0_6),
    .I0(decode_RS2_0_10),
    .I1(_zz_decode_RS2_2[0]),
    .I2(decode_RS2_25_8),
    .I3(decode_RS2_1_8) 
);
defparam decode_RS2_0_s3.INIT=16'h0C05;
  LUT3 decode_RS1_31_s2 (
    .F(decode_RS1_31_5),
    .I0(decode_RS2_31_21),
    .I1(decode_RS2_31_11),
    .I2(decode_RS2_31_29) 
);
defparam decode_RS1_31_s2.INIT=8'h53;
  LUT2 decode_RS1_31_s4 (
    .F(decode_RS1_31_7),
    .I0(_zz_decode_RS2_2[31]),
    .I1(decode_RS1_31_10) 
);
defparam decode_RS1_31_s4.INIT=4'h8;
  LUT4 decode_RS1_31_s5 (
    .F(decode_RS1_31_8),
    .I0(decode_RS1_31_11),
    .I1(_zz_decode_RS2[31]),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_31_12) 
);
defparam decode_RS1_31_s5.INIT=16'h0007;
  LUT4 decode_RS1_30_s2 (
    .F(decode_RS1_30_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[30]),
    .I2(decode_RS1_30_6),
    .I3(decode_RS1_30_7) 
);
defparam decode_RS1_30_s2.INIT=16'h0007;
  LUT3 decode_RS1_29_s2 (
    .F(decode_RS1_29_5),
    .I0(decode_RS1_29_6),
    .I1(_zz_decode_RS2_2[29]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_29_s2.INIT=8'h3A;
  LUT4 decode_RS1_28_s3 (
    .F(decode_RS1_28_6),
    .I0(decode_RS1_28_7),
    .I1(_zz_decode_RS2_2[28]),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_28_s3.INIT=16'h0C05;
  LUT4 decode_RS1_27_s3 (
    .F(decode_RS1_27_6),
    .I0(decode_RS1_27_7),
    .I1(_zz_decode_RS2_2[27]),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_27_s3.INIT=16'h0C05;
  LUT3 decode_RS1_26_s2 (
    .F(decode_RS1_26_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[26]),
    .I2(decode_RS1_26_6) 
);
defparam decode_RS1_26_s2.INIT=8'h70;
  LUT4 decode_RS1_25_s2 (
    .F(decode_RS1_25_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[25]),
    .I2(decode_RS1_25_7),
    .I3(decode_RS1_25_8) 
);
defparam decode_RS1_25_s2.INIT=16'h000D;
  LUT3 decode_RS1_24_s2 (
    .F(decode_RS1_24_5),
    .I0(decode_RS1_24_6),
    .I1(_zz_decode_RS2_2[24]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_24_s2.INIT=8'h3A;
  LUT3 decode_RS1_23_s2 (
    .F(decode_RS1_23_5),
    .I0(decode_RS1_23_7),
    .I1(_zz_decode_RS2_2[23]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_23_s2.INIT=8'h3A;
  LUT4 decode_RS1_23_s3 (
    .F(decode_RS1_23_6),
    .I0(_zz_decode_RS2_1_23_4),
    .I1(_zz_decode_RS2_1_23_21),
    .I2(_zz_decode_RS2_1_23_19),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_23_s3.INIT=16'h3A00;
  LUT3 decode_RS1_22_s2 (
    .F(decode_RS1_22_5),
    .I0(decode_RS2_22_23),
    .I1(decode_RS2_22_8),
    .I2(decode_RS2_22_9) 
);
defparam decode_RS1_22_s2.INIT=8'h0B;
  LUT4 decode_RS1_22_s3 (
    .F(decode_RS1_22_6),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[22]),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_22_7) 
);
defparam decode_RS1_22_s3.INIT=16'h0D00;
  LUT2 decode_RS1_21_s3 (
    .F(decode_RS1_21_6),
    .I0(decode_RS2_21_11),
    .I1(decode_RS1_31_14) 
);
defparam decode_RS1_21_s3.INIT=4'h4;
  LUT2 decode_RS1_21_s4 (
    .F(decode_RS1_21_7),
    .I0(_zz_decode_RS2_2[21]),
    .I1(decode_RS1_31_10) 
);
defparam decode_RS1_21_s4.INIT=4'h8;
  LUT4 decode_RS1_21_s5 (
    .F(decode_RS1_21_8),
    .I0(decode_RS1_31_11),
    .I1(_zz_decode_RS2[21]),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_21_9) 
);
defparam decode_RS1_21_s5.INIT=16'h0007;
  LUT4 decode_RS1_20_s2 (
    .F(decode_RS1_20_5),
    .I0(_zz_RegFilePlugin_regFile_port0[20]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_20_s2.INIT=16'hCA00;
  LUT4 decode_RS1_20_s3 (
    .F(decode_RS1_20_6),
    .I0(_zz_decode_RS2_2[20]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2[20]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_20_s3.INIT=16'h0777;
  LUT4 decode_RS1_19_s2 (
    .F(decode_RS1_19_5),
    .I0(_zz_RegFilePlugin_regFile_port0[19]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_19_s2.INIT=16'h3500;
  LUT4 decode_RS1_19_s3 (
    .F(decode_RS1_19_6),
    .I0(_zz_decode_RS2_2[19]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2[19]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_19_s3.INIT=16'hB0BB;
  LUT3 decode_RS1_18_s2 (
    .F(decode_RS1_18_5),
    .I0(_zz_decode_RS2_2[18]),
    .I1(decode_RS1_18_6),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_18_s2.INIT=8'h5C;
  LUT4 decode_RS1_17_s2 (
    .F(decode_RS1_17_5),
    .I0(_zz_RegFilePlugin_regFile_port0[17]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_17_s2.INIT=16'h3500;
  LUT4 decode_RS1_17_s3 (
    .F(decode_RS1_17_6),
    .I0(_zz_decode_RS2_2[17]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2[17]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_17_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_16_s2 (
    .F(decode_RS1_16_5),
    .I0(_zz_RegFilePlugin_regFile_port0[16]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_16_s2.INIT=16'h3500;
  LUT4 decode_RS1_16_s3 (
    .F(decode_RS1_16_6),
    .I0(_zz_decode_RS2_2[16]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2[16]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_16_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_15_s2 (
    .F(decode_RS1_15_5),
    .I0(_zz_RegFilePlugin_regFile_port0[15]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_15_s2.INIT=16'hCA00;
  LUT4 decode_RS1_15_s3 (
    .F(decode_RS1_15_6),
    .I0(_zz_decode_RS2_2[15]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2[15]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_15_s3.INIT=16'h0777;
  LUT3 decode_RS1_14_s2 (
    .F(decode_RS1_14_5),
    .I0(_zz_decode_RS2_2[14]),
    .I1(decode_RS1_14_6),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_14_s2.INIT=8'h5C;
  LUT3 decode_RS1_13_s2 (
    .F(decode_RS1_13_5),
    .I0(decode_RS1_13_7),
    .I1(_zz_decode_RS2_2[13]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_13_s2.INIT=8'h3A;
  LUT4 decode_RS1_13_s3 (
    .F(decode_RS1_13_6),
    .I0(_zz_decode_RS2_1_13_4),
    .I1(decode_RS1_13_8),
    .I2(decode_RS1_31_14),
    .I3(_zz_decode_RS2_1_13_5) 
);
defparam decode_RS1_13_s3.INIT=16'h40E0;
  LUT4 decode_RS1_12_s2 (
    .F(decode_RS1_12_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[12]),
    .I2(decode_RS1_12_6),
    .I3(decode_RS1_12_7) 
);
defparam decode_RS1_12_s2.INIT=16'h0007;
  LUT4 decode_RS1_11_s2 (
    .F(decode_RS1_11_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[11]),
    .I2(decode_RS1_11_6),
    .I3(decode_RS1_11_7) 
);
defparam decode_RS1_11_s2.INIT=16'h000D;
  LUT4 decode_RS1_10_s2 (
    .F(decode_RS1_10_5),
    .I0(_zz_decode_RS2_2[10]),
    .I1(decode_RS1_31_10),
    .I2(decode_RS1_10_6),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_10_s2.INIT=16'h004F;
  LUT4 decode_RS1_9_s2 (
    .F(decode_RS1_9_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[9]),
    .I2(decode_RS1_9_6),
    .I3(decode_RS1_9_7) 
);
defparam decode_RS1_9_s2.INIT=16'h0007;
  LUT4 decode_RS1_8_s2 (
    .F(decode_RS1_8_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[8]),
    .I2(decode_RS1_8_7),
    .I3(decode_RS1_8_8) 
);
defparam decode_RS1_8_s2.INIT=16'h0007;
  LUT3 decode_RS1_8_s3 (
    .F(decode_RS1_8_6),
    .I0(decode_RS2_8_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_8_4),
    .I2(decode_to_execute_IS_CSR) 
);
defparam decode_RS1_8_s3.INIT=8'hC5;
  LUT4 decode_RS1_7_s2 (
    .F(decode_RS1_7_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[7]),
    .I2(decode_RS1_7_7),
    .I3(decode_RS1_7_8) 
);
defparam decode_RS1_7_s2.INIT=16'h0007;
  LUT3 decode_RS1_7_s3 (
    .F(decode_RS1_7_6),
    .I0(decode_RS2_7_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_7_4),
    .I2(decode_to_execute_IS_CSR) 
);
defparam decode_RS1_7_s3.INIT=8'h3A;
  LUT4 decode_RS1_6_s2 (
    .F(decode_RS1_6_5),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[6]),
    .I2(decode_RS1_6_7),
    .I3(decode_RS1_6_8) 
);
defparam decode_RS1_6_s2.INIT=16'h0007;
  LUT4 decode_RS1_5_s2 (
    .F(decode_RS1_5_5),
    .I0(_zz_decode_RS2_2[5]),
    .I1(decode_RS1_31_10),
    .I2(decode_RS1_5_6),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_5_s2.INIT=16'h004F;
  LUT3 decode_RS1_4_s2 (
    .F(decode_RS1_4_5),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS1_4_6),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_4_s2.INIT=8'h53;
  LUT4 decode_RS1_3_s2 (
    .F(decode_RS1_3_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_3_4),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS1_3_8) 
);
defparam decode_RS1_3_s2.INIT=16'h008F;
  LUT4 decode_RS1_3_s3 (
    .F(decode_RS1_3_6),
    .I0(decode_RS1_3_9),
    .I1(decode_RS1_3_10),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS1_3_s3.INIT=16'h5C00;
  LUT4 decode_RS1_3_s4 (
    .F(decode_RS1_3_7),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[3]),
    .I2(decode_RS1_3_11),
    .I3(decode_RS1_3_12) 
);
defparam decode_RS1_3_s4.INIT=16'h0007;
  LUT3 decode_RS1_2_s2 (
    .F(decode_RS1_2_5),
    .I0(_zz_decode_RS2_1_2_4),
    .I1(_zz_decode_RS2_1_2_5),
    .I2(decode_RS1_31_14) 
);
defparam decode_RS1_2_s2.INIT=8'h40;
  LUT4 decode_RS1_2_s3 (
    .F(decode_RS1_2_6),
    .I0(decode_RS1_2_7),
    .I1(_zz_decode_RS2_2[2]),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_2_s3.INIT=16'h030A;
  LUT4 decode_RS1_1_s2 (
    .F(decode_RS1_1_5),
    .I0(_zz_RegFilePlugin_regFile_port0[1]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_1_s2.INIT=16'h3500;
  LUT4 decode_RS1_1_s3 (
    .F(decode_RS1_1_6),
    .I0(_zz_decode_RS2_2[1]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2[1]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_1_s3.INIT=16'hB0BB;
  LUT3 decode_RS1_0_s2 (
    .F(decode_RS1_0_5),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS1_0_6),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_0_s2.INIT=8'h53;
  LUT4 n8302_s1 (
    .F(n8302_4),
    .I0(n8302_8),
    .I1(n8302_9),
    .I2(_zz_decode_RS2_1_4_4),
    .I3(decode_RS2_21_9) 
);
defparam n8302_s1.INIT=16'h0C0A;
  LUT4 n8302_s2 (
    .F(n8302_5),
    .I0(n8302_10),
    .I1(n8302_11),
    .I2(_zz_decode_RS2_1_4_4),
    .I3(n8302_12) 
);
defparam n8302_s2.INIT=16'hD010;
  LUT4 n8302_s3 (
    .F(n8302_6),
    .I0(n8302_13),
    .I1(n8302_14),
    .I2(n8302_15),
    .I3(n8302_37) 
);
defparam n8302_s3.INIT=16'h8000;
  LUT2 n8302_s4 (
    .F(n8302_7),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_IS_CSR) 
);
defparam n8302_s4.INIT=4'h8;
  LUT4 n8303_s1 (
    .F(n8303_4),
    .I0(n8303_7),
    .I1(n8303_34),
    .I2(_zz_decode_RS2_1_4_4),
    .I3(decode_RS2_21_9) 
);
defparam n8303_s1.INIT=16'h0C05;
  LUT4 n8303_s2 (
    .F(n8303_5),
    .I0(n8303_9),
    .I1(n8303_10),
    .I2(decode_to_execute_SRC2[4]),
    .I3(_zz_decode_RS2_1_4_4) 
);
defparam n8303_s2.INIT=16'h3500;
  LUT4 n8303_s3 (
    .F(n8303_6),
    .I0(execute_CsrPlugin_csr_769),
    .I1(n8303_11),
    .I2(n8303_12),
    .I3(n8303_13) 
);
defparam n8303_s3.INIT=16'h4000;
  LUT3 _zz_decode_RS2_1_31_s1 (
    .F(_zz_decode_RS2_1_31_4),
    .I0(MmuPlugin_satp_ppn[19]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[9]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_31_s1.INIT=8'h53;
  LUT2 _zz_decode_RS2_1_31_s2 (
    .F(_zz_decode_RS2_1_31_5),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9) 
);
defparam _zz_decode_RS2_1_31_s2.INIT=4'h4;
  LUT3 _zz_decode_RS2_1_30_s1 (
    .F(_zz_decode_RS2_1_30_4),
    .I0(MmuPlugin_satp_ppn[18]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[8]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_30_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_29_s1 (
    .F(_zz_decode_RS2_1_29_4),
    .I0(MmuPlugin_satp_ppn[17]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[7]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_29_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_28_s1 (
    .F(_zz_decode_RS2_1_28_4),
    .I0(MmuPlugin_satp_ppn[16]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[6]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_28_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_27_s1 (
    .F(_zz_decode_RS2_1_27_4),
    .I0(MmuPlugin_satp_ppn[15]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[5]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_27_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_26_s1 (
    .F(_zz_decode_RS2_1_26_4),
    .I0(MmuPlugin_satp_ppn[14]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[4]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_26_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_25_s1 (
    .F(_zz_decode_RS2_1_25_4),
    .I0(MmuPlugin_satp_ppn[13]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[3]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_25_s1.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_24_s1 (
    .F(_zz_decode_RS2_1_24_4),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(_zz_decode_RS2_1_24_5),
    .I2(_zz_decode_RS2_1_24_6),
    .I3(_zz_decode_RS2_1_8_5) 
);
defparam _zz_decode_RS2_1_24_s1.INIT=16'hD0DD;
  LUT4 _zz_decode_RS2_1_23_s1 (
    .F(_zz_decode_RS2_1_23_4),
    .I0(_zz_decode_RS2_1_23_7),
    .I1(_zz_decode_RS2_1_23_23),
    .I2(_zz_decode_RS2_1_23_9),
    .I3(_zz_decode_RS2_1_23_10) 
);
defparam _zz_decode_RS2_1_23_s1.INIT=16'h0007;
  LUT3 _zz_decode_RS2_1_22_s1 (
    .F(_zz_decode_RS2_1_22_4),
    .I0(MmuPlugin_satp_ppn[10]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[0]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_22_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_21_s1 (
    .F(_zz_decode_RS2_1_21_4),
    .I0(MmuPlugin_satp_ppn[9]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[9]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_21_s1.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_20_s1 (
    .F(_zz_decode_RS2_1_20_4),
    .I0(_zz_decode_RS2_1_20_8),
    .I1(_zz_decode_RS2_1_20_9),
    .I2(n13572_38),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_20_s1.INIT=16'h0503;
  LUT4 _zz_decode_RS2_1_20_s2 (
    .F(_zz_decode_RS2_1_20_5),
    .I0(_zz_decode_RS2_1_20_10),
    .I1(_zz_decode_RS2_1_20_11),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(n13572_38) 
);
defparam _zz_decode_RS2_1_20_s2.INIT=16'hCA00;
  LUT2 _zz_decode_RS2_1_20_s3 (
    .F(_zz_decode_RS2_1_20_6),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s3.INIT=4'h4;
  LUT4 _zz_decode_RS2_1_20_s4 (
    .F(_zz_decode_RS2_1_20_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_20_4),
    .I1(decode_to_execute_IS_CSR),
    .I2(_zz_decode_RS2_1_20_12),
    .I3(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s4.INIT=16'hBB0F;
  LUT3 _zz_decode_RS2_1_19_s1 (
    .F(_zz_decode_RS2_1_19_4),
    .I0(MmuPlugin_satp_ppn[7]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[7]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_19_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_18_s1 (
    .F(_zz_decode_RS2_1_18_4),
    .I0(MmuPlugin_satp_ppn[6]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[6]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_18_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_17_s1 (
    .F(_zz_decode_RS2_1_17_4),
    .I0(MmuPlugin_satp_ppn[5]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[5]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_17_s1.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_16_s1 (
    .F(_zz_decode_RS2_1_16_4),
    .I0(_zz_decode_RS2_1_16_8),
    .I1(_zz_decode_RS2_1_16_9),
    .I2(_zz_decode_RS2_1_16_10),
    .I3(n13572_38) 
);
defparam _zz_decode_RS2_1_16_s1.INIT=16'h008F;
  LUT4 _zz_decode_RS2_1_16_s2 (
    .F(_zz_decode_RS2_1_16_5),
    .I0(_zz_decode_RS2_1_16_11),
    .I1(_zz_decode_RS2_1_16_26),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(_zz_decode_RS2_1_16_13) 
);
defparam _zz_decode_RS2_1_16_s2.INIT=16'hEF00;
  LUT4 _zz_decode_RS2_1_16_s3 (
    .F(_zz_decode_RS2_1_16_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_16_4),
    .I1(n8302_7),
    .I2(_zz_decode_RS2_1_16_14),
    .I3(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_16_s3.INIT=16'hBBB0;
  LUT3 _zz_decode_RS2_1_15_s1 (
    .F(_zz_decode_RS2_1_15_4),
    .I0(MmuPlugin_satp_ppn[3]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[3]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_15_s1.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_14_s1 (
    .F(_zz_decode_RS2_1_14_4),
    .I0(_zz_decode_RS2_1_14_7),
    .I1(_zz_decode_RS2_1_14_8),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam _zz_decode_RS2_1_14_s1.INIT=16'h5300;
  LUT3 _zz_decode_RS2_1_14_s3 (
    .F(_zz_decode_RS2_1_14_6),
    .I0(MmuPlugin_satp_ppn[2]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[2]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_14_s3.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_13_s1 (
    .F(_zz_decode_RS2_1_13_4),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_decode_RS2_1_13_8),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam _zz_decode_RS2_1_13_s1.INIT=16'hEF00;
  LUT4 _zz_decode_RS2_1_13_s2 (
    .F(_zz_decode_RS2_1_13_5),
    .I0(_zz_decode_RS2_1_13_19),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_decode_RS2_1_13_10),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_13_s2.INIT=16'h0FBB;
  LUT4 _zz_decode_RS2_1_12_s1 (
    .F(_zz_decode_RS2_1_12_4),
    .I0(execute_SrcPlugin_addSub[12]),
    .I1(_zz_decode_RS2_1_12_7),
    .I2(_zz_decode_RS2_1_12_16),
    .I3(_zz_decode_RS2_1_12_26) 
);
defparam _zz_decode_RS2_1_12_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_1_12_s2 (
    .F(_zz_decode_RS2_1_12_5),
    .I0(decode_to_execute_SRC2[4]),
    .I1(_zz_decode_RS2_1_12_10),
    .I2(_zz_decode_RS2_1_23_23),
    .I3(_zz_decode_RS2_1_12_22) 
);
defparam _zz_decode_RS2_1_12_s2.INIT=16'h004F;
  LUT4 _zz_decode_RS2_1_11_s1 (
    .F(_zz_decode_RS2_1_11_4),
    .I0(_zz_decode_RS2_1_11_7),
    .I1(_zz_decode_RS2_1_11_8),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam _zz_decode_RS2_1_11_s1.INIT=16'hAC00;
  LUT4 _zz_decode_RS2_1_11_s2 (
    .F(_zz_decode_RS2_1_11_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_11_4),
    .I1(n8302_7),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_11_9) 
);
defparam _zz_decode_RS2_1_11_s2.INIT=16'hBBB0;
  LUT3 _zz_decode_RS2_1_11_s3 (
    .F(_zz_decode_RS2_1_11_6),
    .I0(MmuPlugin_shared_vpn_1[9]),
    .I1(MmuPlugin_shared_vpn_0[9]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_11_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_10_s1 (
    .F(_zz_decode_RS2_1_10_4),
    .I0(MmuPlugin_shared_vpn_1[8]),
    .I1(MmuPlugin_shared_vpn_0[8]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_10_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_9_s1 (
    .F(_zz_decode_RS2_1_9_4),
    .I0(MmuPlugin_shared_vpn_1[7]),
    .I1(MmuPlugin_shared_vpn_0[7]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_9_s1.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_8_s1 (
    .F(_zz_decode_RS2_1_8_4),
    .I0(_zz_decode_RS2_1_8_8),
    .I1(dataCache_1_io_cpu_execute_address_8_15),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_8_s1.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_1_8_s2 (
    .F(_zz_decode_RS2_1_8_5),
    .I0(_zz_decode_RS2_1_8_9),
    .I1(_zz_decode_RS2_1_8_10),
    .I2(_zz_decode_RS2_1_8_11),
    .I3(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s2.INIT=16'h007F;
  LUT4 _zz_decode_RS2_1_8_s3 (
    .F(_zz_decode_RS2_1_8_6),
    .I0(MmuPlugin_shared_vpn_1[6]),
    .I1(MmuPlugin_shared_vpn_0[6]),
    .I2(_zz_decode_RS2_1_31_6),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_8_s3.INIT=16'h5300;
  LUT4 _zz_decode_RS2_1_8_s4 (
    .F(_zz_decode_RS2_1_8_7),
    .I0(decode_RS2_8_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_8_4),
    .I2(decode_to_execute_IS_CSR),
    .I3(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s4.INIT=16'hC500;
  LUT4 _zz_decode_RS2_1_7_s1 (
    .F(_zz_decode_RS2_1_7_4),
    .I0(dataCache_1_io_cpu_execute_address_7_16),
    .I1(_zz_decode_RS2_1_31_5),
    .I2(_zz_decode_RS2_1_8_5),
    .I3(_zz_decode_RS2_1_7_5) 
);
defparam _zz_decode_RS2_1_7_s1.INIT=16'h0777;
  LUT3 _zz_decode_RS2_1_6_s1 (
    .F(_zz_decode_RS2_1_6_4),
    .I0(MmuPlugin_shared_vpn_1[4]),
    .I1(MmuPlugin_shared_vpn_0[4]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_6_s1.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_5_s1 (
    .F(_zz_decode_RS2_1_5_4),
    .I0(MmuPlugin_shared_vpn_1[3]),
    .I1(MmuPlugin_shared_vpn_0[3]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_5_s1.INIT=8'h53;
  LUT2 _zz_decode_RS2_1_4_s1 (
    .F(_zz_decode_RS2_1_4_4),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_4_s1.INIT=4'h8;
  LUT4 _zz_decode_RS2_1_4_s2 (
    .F(_zz_decode_RS2_1_4_5),
    .I0(_zz_decode_RS2_1_4_8),
    .I1(_zz_decode_RS2_1_4_9),
    .I2(decode_to_execute_SRC2[3]),
    .I3(_zz_decode_RS2_1_4_10) 
);
defparam _zz_decode_RS2_1_4_s2.INIT=16'h305F;
  LUT4 _zz_decode_RS2_1_4_s3 (
    .F(_zz_decode_RS2_1_4_6),
    .I0(_zz_decode_RS2_1_4_20),
    .I1(_zz_decode_RS2_1_23_23),
    .I2(_zz_decode_RS2_1_23_19),
    .I3(_zz_decode_RS2_1_4_12) 
);
defparam _zz_decode_RS2_1_4_s3.INIT=16'h000B;
  LUT4 _zz_decode_RS2_1_4_s4 (
    .F(_zz_decode_RS2_1_4_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_4_4),
    .I1(dataCache_1_io_cpu_execute_address_4_13),
    .I2(_zz_decode_RS2_1_31_5),
    .I3(_zz_decode_RS2_1_23_19) 
);
defparam _zz_decode_RS2_1_4_s4.INIT=16'h3500;
  LUT3 _zz_decode_RS2_1_3_s1 (
    .F(_zz_decode_RS2_1_3_4),
    .I0(MmuPlugin_shared_vpn_1[1]),
    .I1(MmuPlugin_shared_vpn_0[1]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_3_s1.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_2_s1 (
    .F(_zz_decode_RS2_1_2_4),
    .I0(_zz_decode_RS2_1_2_6),
    .I1(_zz_decode_RS2_1_2_15),
    .I2(_zz_decode_RS2_1_23_19),
    .I3(_zz_decode_RS2_1_4_4) 
);
defparam _zz_decode_RS2_1_2_s1.INIT=16'h0503;
  LUT4 _zz_decode_RS2_1_2_s2 (
    .F(_zz_decode_RS2_1_2_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_2_4),
    .I1(n8302_7),
    .I2(dataCache_1_io_cpu_execute_address_2_14),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_2_s2.INIT=16'hF0BB;
  LUT4 _zz_decode_RS2_2_31_s1 (
    .F(_zz_decode_RS2_2_31_4),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_7_8),
    .I2(_zz_decode_RS2_2_31_8),
    .I3(_zz_decode_RS2_2_31_18) 
);
defparam _zz_decode_RS2_2_31_s1.INIT=16'h3A00;
  LUT4 _zz_decode_RS2_2_31_s2 (
    .F(_zz_decode_RS2_2_31_5),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(dBus_rsp_regNext_payload_data[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_31_16) 
);
defparam _zz_decode_RS2_2_31_s2.INIT=16'hCA00;
  LUT3 _zz_decode_RS2_2_31_s4 (
    .F(_zz_decode_RS2_2_31_7),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_31_s4.INIT=8'h40;
  LUT4 _zz_decode_RS2_2_30_s1 (
    .F(_zz_decode_RS2_2_30_4),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(dBus_rsp_regNext_payload_data[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_31_16) 
);
defparam _zz_decode_RS2_2_30_s1.INIT=16'hCA00;
  LUT3 _zz_decode_RS2_2_29_s1 (
    .F(_zz_decode_RS2_2_29_4),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(dataCache_1_io_cpu_writeBack_data[29]),
    .I2(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_29_s1.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_29_s3 (
    .F(_zz_decode_RS2_2_29_6),
    .I0(writeBack_MulPlugin_result[61]),
    .I1(memory_to_writeBack_MUL_LOW[29]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_29_s3.INIT=16'h3500;
  LUT3 _zz_decode_RS2_2_28_s1 (
    .F(_zz_decode_RS2_2_28_4),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_28_s1.INIT=8'hE0;
  LUT4 _zz_decode_RS2_2_28_s2 (
    .F(_zz_decode_RS2_2_28_5),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(dataCache_1_io_cpu_writeBack_data[28]),
    .I2(_zz_decode_RS2_2_31_4),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_28_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_28_s3 (
    .F(_zz_decode_RS2_2_28_6),
    .I0(writeBack_MulPlugin_result[60]),
    .I1(memory_to_writeBack_MUL_LOW[28]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_28_s3.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_27_s1 (
    .F(_zz_decode_RS2_2_27_4),
    .I0(dataCache_1_io_cpu_writeBack_data[27]),
    .I1(_zz_decode_RS2_2_31_16),
    .I2(_zz_decode_RS2_2_31_4),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_27_s1.INIT=16'hF800;
  LUT4 _zz_decode_RS2_2_27_s2 (
    .F(_zz_decode_RS2_2_27_5),
    .I0(writeBack_MulPlugin_result[59]),
    .I1(memory_to_writeBack_MUL_LOW[27]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_27_s2.INIT=16'hCA00;
  LUT3 _zz_decode_RS2_2_26_s1 (
    .F(_zz_decode_RS2_2_26_4),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(dataCache_1_io_cpu_writeBack_data[26]),
    .I2(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_26_s1.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_26_s3 (
    .F(_zz_decode_RS2_2_26_6),
    .I0(writeBack_MulPlugin_result[58]),
    .I1(memory_to_writeBack_MUL_LOW[26]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_26_s3.INIT=16'h3500;
  LUT3 _zz_decode_RS2_2_24_s1 (
    .F(_zz_decode_RS2_2_24_4),
    .I0(dataCache_1_io_cpu_writeBack_data[24]),
    .I1(_zz_decode_RS2_2_31_16),
    .I2(_zz_decode_RS2_2_31_7) 
);
defparam _zz_decode_RS2_2_24_s1.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_24_s3 (
    .F(_zz_decode_RS2_2_24_6),
    .I0(writeBack_MulPlugin_result[56]),
    .I1(memory_to_writeBack_MUL_LOW[24]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_24_s3.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_15_s1 (
    .F(_zz_decode_RS2_2_15_4),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_7_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_15_12) 
);
defparam _zz_decode_RS2_2_15_s1.INIT=16'hC500;
  LUT4 _zz_decode_RS2_2_13_s1 (
    .F(_zz_decode_RS2_2_13_4),
    .I0(memory_to_writeBack_MEMORY_ENABLE),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(memory_to_writeBack_IS_MUL),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_13_s1.INIT=16'h0ECC;
  LUT4 _zz_decode_RS2_2_13_s2 (
    .F(_zz_decode_RS2_2_13_5),
    .I0(writeBack_MulPlugin_result[45]),
    .I1(memory_to_writeBack_MUL_LOW[13]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_13_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_13_s3 (
    .F(_zz_decode_RS2_2_13_6),
    .I0(_zz_decode_RS2_2_13_9),
    .I1(_zz_decode_RS2_2_15_4),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_13_s3.INIT=16'h1000;
  LUT4 _zz_decode_RS2_2_7_s2 (
    .F(_zz_decode_RS2_2_7_5),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(_zz_decode_RS2_2_7_10),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_7_s2.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_2_6_s2 (
    .F(_zz_decode_RS2_2_6_5),
    .I0(writeBack_MulPlugin_result[38]),
    .I1(memory_to_writeBack_MUL_LOW[6]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_6_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_5_s1 (
    .F(_zz_decode_RS2_2_5_4),
    .I0(_zz_decode_RS2_2_5_6),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_7_8) 
);
defparam _zz_decode_RS2_2_5_s1.INIT=16'hC500;
  LUT4 _zz_decode_RS2_2_5_s2 (
    .F(_zz_decode_RS2_2_5_5),
    .I0(writeBack_MulPlugin_result[37]),
    .I1(memory_to_writeBack_MUL_LOW[5]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_5_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_4_s2 (
    .F(_zz_decode_RS2_2_4_5),
    .I0(writeBack_MulPlugin_result[36]),
    .I1(memory_to_writeBack_MUL_LOW[4]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_4_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_3_s1 (
    .F(_zz_decode_RS2_2_3_4),
    .I0(writeBack_MulPlugin_result[35]),
    .I1(memory_to_writeBack_MUL_LOW[3]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_3_s1.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_3_s2 (
    .F(_zz_decode_RS2_2_3_5),
    .I0(_zz_writeBack_DBusCachedPlugin_rspShifted_3_8),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[3]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_7_8) 
);
defparam _zz_decode_RS2_2_3_s2.INIT=16'hC500;
  LUT4 _zz_decode_RS2_2_2_s1 (
    .F(_zz_decode_RS2_2_2_4),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(_zz_decode_RS2_2_2_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_2_s1.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_2_1_s2 (
    .F(_zz_decode_RS2_2_1_5),
    .I0(writeBack_MulPlugin_result[33]),
    .I1(memory_to_writeBack_MUL_LOW[1]),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_31_12) 
);
defparam _zz_decode_RS2_2_1_s2.INIT=16'hCA00;
  LUT3 n9657_s1 (
    .F(n9657_4),
    .I0(MmuPlugin_status_sum),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_allowUser),
    .I2(_zz_CsrPlugin_privilege[0]) 
);
defparam n9657_s1.INIT=8'hBC;
  LUT3 n9998_s1 (
    .F(n9998_4),
    .I0(MmuPlugin_status_sum),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_allowUser),
    .I2(_zz_CsrPlugin_privilege[0]) 
);
defparam n9998_s1.INIT=8'hBC;
  LUT3 _zz_MmuPlugin_shared_refills_1_s2 (
    .F(_zz_MmuPlugin_shared_refills_1_5),
    .I0(execute_to_memory_MEMORY_ENABLE),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_IS_DBUS_SHARING) 
);
defparam _zz_MmuPlugin_shared_refills_1_s2.INIT=8'h07;
  LUT4 _zz_MmuPlugin_shared_refills_2_1_s1 (
    .F(_zz_MmuPlugin_shared_refills_2_1_4),
    .I0(MmuPlugin_ports_0_dirty),
    .I1(MmuPlugin_ports_0_requireMmuLockup),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(n9660_7) 
);
defparam _zz_MmuPlugin_shared_refills_2_1_s1.INIT=16'h4000;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s1 (
    .F(IBusCachedPlugin_fetchPc_output_fire_4),
    .I0(n20571_7),
    .I1(n20610_13),
    .I2(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s1.INIT=8'h40;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s2 (
    .F(IBusCachedPlugin_fetchPc_output_fire_5),
    .I0(IBusCachedPlugin_fetchPc_output_fire_8),
    .I1(IBusCachedPlugin_fetchPc_output_fire_9),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s2.INIT=8'h07;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s3 (
    .F(IBusCachedPlugin_fetchPc_output_fire_6),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_7),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s3.INIT=16'h4000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s4 (
    .F(IBusCachedPlugin_fetchPc_output_fire_7),
    .I0(n20571_7),
    .I1(IBusCachedPlugin_fetchPc_output_fire_11),
    .I2(memory_arbitration_isValid_11),
    .I3(IBusCachedPlugin_fetchPc_output_fire_12) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s4.INIT=16'h4F00;
  LUT3 n10472_s2 (
    .F(n10472_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid),
    .I2(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam n10472_s2.INIT=8'h07;
  LUT3 n10472_s3 (
    .F(n10472_6),
    .I0(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I1(n10472_8),
    .I2(execute_arbitration_isValid_12) 
);
defparam n10472_s3.INIT=8'h40;
  LUT4 n10472_s4 (
    .F(n10472_7),
    .I0(n10472_15),
    .I1(execute_BranchPlugin_branchAdder[1]),
    .I2(n10472_10),
    .I3(n10472_17) 
);
defparam n10472_s4.INIT=16'h0C05;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_31_4),
    .I0(n1030_6),
    .I1(when_DataCache_l1129),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s1.INIT=16'hD000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_31_5),
    .I0(IBusCachedPlugin_decodePc_pcReg[31]),
    .I1(execute_BranchPlugin_branchAdder[31]),
    .I2(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I3(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s2.INIT=16'h3500;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_31_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_7),
    .I1(n10472_6),
    .I2(IBusCachedPlugin_fetchPc_pc_31_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s3.INIT=8'h07;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_30_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_6),
    .I2(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s1.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_30_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_7),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s2.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_29_4),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(memory_to_writeBack_PC[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s1.INIT=16'h000D;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_29_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_8),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s2.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_28_4),
    .I0(IBusCachedPlugin_fetchPc_pc_28_7),
    .I1(IBusCachedPlugin_fetchPc_pc_28_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_28_5),
    .I0(IBusCachedPlugin_fetchPc_pc_28_10),
    .I1(execute_arbitration_isValid_12),
    .I2(memory_to_writeBack_PC[28]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s2.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_28_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_28_14),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_27_4),
    .I0(IBusCachedPlugin_fetchPc_pc_27_7),
    .I1(IBusCachedPlugin_fetchPc_pc_27_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_27_5),
    .I0(memory_to_writeBack_PC[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_4),
    .I2(IBusCachedPlugin_fetchPc_pc_27_9),
    .I3(execute_arbitration_isValid_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s2.INIT=16'h0BBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_27_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_27_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_26_4),
    .I0(IBusCachedPlugin_fetchPc_pc_26_7),
    .I1(IBusCachedPlugin_fetchPc_pc_26_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_26_5),
    .I0(IBusCachedPlugin_fetchPc_pc_26_9),
    .I1(execute_arbitration_isValid_12),
    .I2(memory_to_writeBack_PC[26]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s2.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_26_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_fetchPc_pc_26_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_25_4),
    .I0(IBusCachedPlugin_fetchPc_pc_25_7),
    .I1(IBusCachedPlugin_fetchPc_pc_25_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_25_5),
    .I0(memory_to_writeBack_PC[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_4),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9),
    .I3(execute_arbitration_isValid_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s2.INIT=16'h0BBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_25_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_25_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_24_4),
    .I0(IBusCachedPlugin_fetchPc_pc_24_7),
    .I1(IBusCachedPlugin_fetchPc_pc_24_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_24_5),
    .I0(IBusCachedPlugin_fetchPc_pc_24_9),
    .I1(execute_arbitration_isValid_12),
    .I2(memory_to_writeBack_PC[24]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s2.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_24_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_24_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_23_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_23_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_23_5),
    .I0(IBusCachedPlugin_fetchPc_pc_23_8),
    .I1(IBusCachedPlugin_fetchPc_pc_23_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_23_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_23_10),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_22_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_22_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_22_5),
    .I0(IBusCachedPlugin_fetchPc_pc_22_8),
    .I1(IBusCachedPlugin_fetchPc_pc_22_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_22_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_fetchPc_pc_22_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_21_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_fetchPc_pc_21_6),
    .I2(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s1.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_21_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_21_7),
    .I3(IBusCachedPlugin_fetchPc_pc_21_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s2.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_20_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_6),
    .I3(IBusCachedPlugin_fetchPc_pc_20_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s1.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_20_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_20_13),
    .I2(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s2.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_19_4),
    .I0(IBusCachedPlugin_fetchPc_pc_19_7),
    .I1(IBusCachedPlugin_fetchPc_pc_19_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_19_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_19_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_19_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[19]),
    .I1(IBusCachedPlugin_fetchPc_pc_19_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_18_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_18_13),
    .I2(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s1.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_18_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_18_7),
    .I3(IBusCachedPlugin_fetchPc_pc_18_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s2.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_17_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_6),
    .I3(IBusCachedPlugin_fetchPc_pc_17_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s1.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_17_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_8),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s2.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_16_4),
    .I0(IBusCachedPlugin_fetchPc_pc_16_7),
    .I1(IBusCachedPlugin_fetchPc_pc_16_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_16_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_16_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_16_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_16_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_15_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_15_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_15_5),
    .I0(IBusCachedPlugin_fetchPc_pc_15_8),
    .I1(IBusCachedPlugin_fetchPc_pc_15_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_15_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[15]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_15_10),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_14_4),
    .I0(IBusCachedPlugin_fetchPc_pc_14_7),
    .I1(IBusCachedPlugin_fetchPc_pc_14_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_14_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_14_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_14_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_10),
    .I2(n10472_5),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_13_4),
    .I0(IBusCachedPlugin_fetchPc_pc_13_7),
    .I1(IBusCachedPlugin_fetchPc_pc_13_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_13_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_13_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_13_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[13]),
    .I1(IBusCachedPlugin_fetchPc_pc_13_10),
    .I2(n10472_5),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_12_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_12_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_12_5),
    .I0(IBusCachedPlugin_fetchPc_pc_12_8),
    .I1(IBusCachedPlugin_fetchPc_pc_12_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_12_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_12_10),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_11_4),
    .I0(IBusCachedPlugin_fetchPc_pc_11_7),
    .I1(IBusCachedPlugin_fetchPc_pc_11_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_11_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_11_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_11_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_11_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_10_4),
    .I0(IBusCachedPlugin_fetchPc_pc_10_7),
    .I1(IBusCachedPlugin_fetchPc_pc_10_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_10_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_10_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_10_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_fetchPc_pc_10_10),
    .I2(n10472_5),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_9_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_9_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_9_5),
    .I0(IBusCachedPlugin_fetchPc_pc_9_8),
    .I1(IBusCachedPlugin_fetchPc_pc_9_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_9_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_9_10),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_8_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_8_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_8_5),
    .I0(IBusCachedPlugin_fetchPc_pc_8_8),
    .I1(IBusCachedPlugin_fetchPc_pc_8_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_8_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_12),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_7_4),
    .I0(IBusCachedPlugin_fetchPc_pc_7_7),
    .I1(IBusCachedPlugin_fetchPc_pc_7_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_7_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_7_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_7_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_7_12),
    .I2(n10472_5),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_6_4),
    .I0(IBusCachedPlugin_fetchPc_pc_6_7),
    .I1(IBusCachedPlugin_fetchPc_pc_6_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_6_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_6_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_6_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_fetchPc_pc_6_10),
    .I2(n10472_5),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_5_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_5_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_5_5),
    .I0(IBusCachedPlugin_fetchPc_pc_5_8),
    .I1(IBusCachedPlugin_fetchPc_pc_5_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_5_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_5_10),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_4_4),
    .I0(IBusCachedPlugin_fetchPc_pc_4_7),
    .I1(IBusCachedPlugin_fetchPc_pc_4_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_4_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[4]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_4_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_4_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_4_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[4]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s3.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_3_4),
    .I0(IBusCachedPlugin_fetchPc_pc_3_7),
    .I1(IBusCachedPlugin_fetchPc_pc_3_8),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s1.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_3_5),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_3_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s2.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_3_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pc_3_10),
    .I2(n10472_5),
    .I3(n10472_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_2_4),
    .I0(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I1(IBusCachedPlugin_decodePc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_16),
    .I3(IBusCachedPlugin_fetchPc_pc_2_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s1.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_2_5),
    .I0(IBusCachedPlugin_fetchPc_pc_2_8),
    .I1(IBusCachedPlugin_fetchPc_pc_2_9),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_2_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s3.INIT=16'h3CAA;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s2 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_8),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_9),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_10),
    .I3(n17847_6) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s2.INIT=16'h00EF;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s3 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I1(execute_CsrPlugin_csr_384),
    .I2(_zz_decode_RS2_1_8_10),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_12) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s3.INIT=16'h0700;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s4 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_7),
    .I0(n17402_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid),
    .I2(decode_to_execute_PC_31_6),
    .I3(IBusCachedPlugin_decompressor_input_valid) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s4.INIT=16'h7030;
  LUT4 IBusCachedPlugin_decompressor_input_valid_s1 (
    .F(IBusCachedPlugin_decompressor_input_valid_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .I1(decodeStage_mmuRsp_exception),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_decompressor_input_valid_s1.INIT=16'h1000;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s2 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_5),
    .I0(n19776_7),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8),
    .I2(n19765_7),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s2.INIT=16'h0D00;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s2 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s2.INIT=16'h0503;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s3 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_6),
    .I0(n19777_8),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8),
    .I2(n19765_7),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_7) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s3.INIT=16'h0E00;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s1 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_4),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_7),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_6) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s1.INIT=8'h07;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s2 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s2.INIT=16'h0503;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s1 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_4),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_7),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_7) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s1.INIT=8'h07;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s2 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_5),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_8),
    .I1(n19787_7),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_12),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s2.INIT=16'h0100;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s3 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s3.INIT=16'h0503;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s1 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_4),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_7),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_7) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s1.INIT=8'h07;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s2 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_5),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8),
    .I1(n19782_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s2.INIT=8'hB0;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s1 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_5),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_6),
    .I2(n2326_6),
    .I3(stageB_lrSc_reserved_6) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s1.INIT=16'hCA00;
  LUT3 dataCache_1_io_cpu_execute_address_11_s12 (
    .F(dataCache_1_io_cpu_execute_address_11_15),
    .I0(_zz_execute_SrcPlugin_addSub[11]),
    .I1(decode_to_execute_SRC1[11]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_11_s12.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_10_s12 (
    .F(dataCache_1_io_cpu_execute_address_10_15),
    .I0(_zz_execute_SrcPlugin_addSub[10]),
    .I1(decode_to_execute_SRC1[10]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_10_s12.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_9_s12 (
    .F(dataCache_1_io_cpu_execute_address_9_15),
    .I0(_zz_execute_SrcPlugin_addSub[9]),
    .I1(decode_to_execute_SRC1[9]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_9_s12.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_8_s12 (
    .F(dataCache_1_io_cpu_execute_address_8_15),
    .I0(_zz_execute_SrcPlugin_addSub[8]),
    .I1(decode_to_execute_SRC1[8]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_8_s12.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_7_s12 (
    .F(dataCache_1_io_cpu_execute_address_7_15),
    .I0(_zz_execute_SrcPlugin_addSub[7]),
    .I1(decode_to_execute_SRC1[7]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_7_s12.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_7_s13 (
    .F(dataCache_1_io_cpu_execute_address_7_16),
    .I0(MmuPlugin_shared_vpn_1[5]),
    .I1(MmuPlugin_shared_vpn_0[5]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam dataCache_1_io_cpu_execute_address_7_s13.INIT=8'h53;
  LUT3 dataCache_1_io_cpu_execute_address_6_s12 (
    .F(dataCache_1_io_cpu_execute_address_6_15),
    .I0(_zz_execute_SrcPlugin_addSub[6]),
    .I1(decode_to_execute_SRC1[6]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_6_s12.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_5_s10 (
    .F(dataCache_1_io_cpu_execute_address_5_13),
    .I0(_zz_execute_SrcPlugin_addSub[5]),
    .I1(decode_to_execute_SRC1[5]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_5_s10.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_4_s10 (
    .F(dataCache_1_io_cpu_execute_address_4_13),
    .I0(MmuPlugin_shared_vpn_1[2]),
    .I1(MmuPlugin_shared_vpn_0[2]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam dataCache_1_io_cpu_execute_address_4_s10.INIT=8'h53;
  LUT3 dataCache_1_io_cpu_execute_address_4_s11 (
    .F(dataCache_1_io_cpu_execute_address_4_14),
    .I0(_zz_execute_SrcPlugin_addSub[4]),
    .I1(decode_to_execute_SRC1[4]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_4_s11.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_3_s10 (
    .F(dataCache_1_io_cpu_execute_address_3_13),
    .I0(_zz_execute_SrcPlugin_addSub[3]),
    .I1(decode_to_execute_SRC1[3]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_3_s10.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_2_s10 (
    .F(dataCache_1_io_cpu_execute_address_2_13),
    .I0(_zz_execute_SrcPlugin_addSub[2]),
    .I1(decode_to_execute_SRC1[2]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam dataCache_1_io_cpu_execute_address_2_s10.INIT=8'h35;
  LUT3 dataCache_1_io_cpu_execute_address_2_s11 (
    .F(dataCache_1_io_cpu_execute_address_2_14),
    .I0(MmuPlugin_shared_vpn_1[0]),
    .I1(MmuPlugin_shared_vpn_0[0]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam dataCache_1_io_cpu_execute_address_2_s11.INIT=8'h53;
  LUT4 when_DBusCachedPlugin_l544_s1 (
    .F(when_DBusCachedPlugin_l544_4),
    .I0(when_DBusCachedPlugin_l544_7),
    .I1(n2326_6),
    .I2(when_DBusCachedPlugin_l544_8),
    .I3(when_DBusCachedPlugin_l544_9) 
);
defparam when_DBusCachedPlugin_l544_s1.INIT=16'h0007;
  LUT4 when_DBusCachedPlugin_l544_s2 (
    .F(when_DBusCachedPlugin_l544_5),
    .I0(stageB_mmuRsp_isPaging),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(stageB_mmuRsp_exception),
    .I3(when_DBusCachedPlugin_l544_10) 
);
defparam when_DBusCachedPlugin_l544_s2.INIT=16'hB0BB;
  LUT3 when_DBusCachedPlugin_l544_s3 (
    .F(when_DBusCachedPlugin_l544_6),
    .I0(stageB_mmuRsp_refilling),
    .I1(stageB_unaligned),
    .I2(n12470_5) 
);
defparam when_DBusCachedPlugin_l544_s3.INIT=8'h10;
  LUT4 writeBack_DBusCachedPlugin_rspRf_0_s2 (
    .F(writeBack_DBusCachedPlugin_rspRf_0_5),
    .I0(dataCache_1_io_cpu_writeBack_data[24]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(writeBack_DBusCachedPlugin_rspRf_0_7) 
);
defparam writeBack_DBusCachedPlugin_rspRf_0_s2.INIT=16'hB080;
  LUT4 writeBack_DBusCachedPlugin_rspRf_0_s3 (
    .F(writeBack_DBusCachedPlugin_rspRf_0_6),
    .I0(dataCache_1_io_cpu_writeBack_data[16]),
    .I1(writeBack_DBusCachedPlugin_rspRf_0_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam writeBack_DBusCachedPlugin_rspRf_0_s3.INIT=16'h0A03;
  LUT2 MmuPlugin_dBusAccess_rsp_valid_s1 (
    .F(MmuPlugin_dBusAccess_rsp_valid_4),
    .I0(dataCache_1_io_cpu_writeBack_isWrite),
    .I1(memory_to_writeBack_IS_DBUS_SHARING) 
);
defparam MmuPlugin_dBusAccess_rsp_valid_s1.INIT=4'h4;
  LUT4 HazardSimplePlugin_writeBackWrites_valid_s1 (
    .F(HazardSimplePlugin_writeBackWrites_valid_4),
    .I0(when_DBusCachedPlugin_l544),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(IBusCachedPlugin_fetchPc_pc_31_4),
    .I3(writeBack_arbitration_isValid) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s1.INIT=16'h0100;
  LUT4 when_MulDivIterativePlugin_l126_s2 (
    .F(when_MulDivIterativePlugin_l126_5),
    .I0(memory_MulDivIterativePlugin_div_counter_value[2]),
    .I1(memory_MulDivIterativePlugin_div_counter_value[3]),
    .I2(memory_MulDivIterativePlugin_div_counter_value[4]),
    .I3(memory_MulDivIterativePlugin_div_counter_value[5]) 
);
defparam when_MulDivIterativePlugin_l126_s2.INIT=16'h0100;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_31_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_31_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_31_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s1.INIT=8'h80;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_4),
    .I0(CsrPlugin_mscratch[30]),
    .I1(execute_CsrPlugin_csr_832),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_30_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_30_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_29_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_29_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_29_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_29_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_4),
    .I0(CsrPlugin_mtval[28]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_28_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_28_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_4),
    .I0(CsrPlugin_sscratch[27]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_27_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_27_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_26_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_26_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_26_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_26_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_4),
    .I0(CsrPlugin_mepc[25]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_25_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_25_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_4),
    .I0(CsrPlugin_stval[24]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_24_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_24_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_4),
    .I0(execute_CsrPlugin_csr_261),
    .I1(CsrPlugin_stvec_base[21]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_23_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_23_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_22_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_22_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_22_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_22_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_21_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_21_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_21_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_21_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_4),
    .I0(CsrPlugin_mepc[20]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_20_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_20_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_19_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_19_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_19_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_19_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_4),
    .I0(n30284_4),
    .I1(MmuPlugin_status_sum),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_18_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_18_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s1.INIT=16'hB000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_17_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_17_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_17_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_17_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_4),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_ppn[16]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_16_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_16_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_4),
    .I0(CsrPlugin_medeleg_SPF),
    .I1(execute_CsrPlugin_csr_770),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_15_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_15_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_4),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[12]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_14_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_14_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_4),
    .I0(execute_CsrPlugin_csr_3201),
    .I1(clint_logic_io_time[45]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_13_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_13_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s1.INIT=16'h7000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_12_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_12_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_12_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s1.INIT=8'h80;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_11_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_11_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_11_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_11_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_4),
    .I0(CsrPlugin_stval[10]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_10_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_10_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_4),
    .I0(execute_CsrPlugin_csr_769),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_8_5),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_8_6),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_8_14) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s1.INIT=16'h4000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_4),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MTIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_7_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_7_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_4),
    .I0(execute_CsrPlugin_csr_3201),
    .I1(clint_logic_io_time[38]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_6_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_6_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_4),
    .I0(n30284_4),
    .I1(CsrPlugin_sstatus_SPIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_5_16),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_5_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s1.INIT=16'hB000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_4),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[2]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_4_5),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_4_6) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s1.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_3_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_3_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_3_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_3_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s1.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_4),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_2_5),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_2_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_2_7),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_2_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s1.INIT=16'h8000;
  LUT4 n28552_s1 (
    .F(n28552_4),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[2]),
    .I2(n28552_5),
    .I3(MmuPlugin_shared_dBusRspStaged_payload_data[0]) 
);
defparam n28552_s1.INIT=16'h1000;
  LUT3 n17750_s1 (
    .F(n17750_4),
    .I0(IBusCachedPlugin_fetchPc_output_fire_8),
    .I1(IBusCachedPlugin_fetchPc_output_fire_9),
    .I2(n20538_5) 
);
defparam n17750_s1.INIT=8'h07;
  LUT4 n17750_s2 (
    .F(n17750_5),
    .I0(n20571_7),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I2(n20610_13),
    .I3(n10472_6) 
);
defparam n17750_s2.INIT=16'h4000;
  LUT4 n17750_s3 (
    .F(n17750_6),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(n20571_7),
    .I2(n20571_8),
    .I3(n17750_7) 
);
defparam n17750_s3.INIT=16'hFE00;
  LUT2 n17753_s2 (
    .F(n17753_5),
    .I0(decode_to_execute_PC_31_6),
    .I1(memory_arbitration_isValid_11) 
);
defparam n17753_s2.INIT=4'h8;
  LUT4 n17753_s3 (
    .F(n17753_6),
    .I0(execute_to_memory_IS_DBUS_SHARING_8),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I3(execute_arbitration_isValid_12) 
);
defparam n17753_s3.INIT=16'h1000;
  LUT4 n28569_s3 (
    .F(n28569_6),
    .I0(CsrPlugin_mideleg_SS),
    .I1(CsrPlugin_sie_SSIE),
    .I2(CsrPlugin_sip_SSIP),
    .I3(n28569_14) 
);
defparam n28569_s3.INIT=16'h00BF;
  LUT4 n29855_s2 (
    .F(n29855_5),
    .I0(n29855_9),
    .I1(n29855_10),
    .I2(n29855_11),
    .I3(CsrPlugin_hadException) 
);
defparam n29855_s2.INIT=16'h0B00;
  LUT2 n29855_s3 (
    .F(n29855_6),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(_zz_CsrPlugin_privilege[0]) 
);
defparam n29855_s3.INIT=4'h8;
  LUT2 n29855_s4 (
    .F(n29855_7),
    .I0(CsrPlugin_interrupt_targetPrivilege[1]),
    .I1(CsrPlugin_hadException) 
);
defparam n29855_s4.INIT=4'h1;
  LUT4 n29855_s5 (
    .F(n29855_8),
    .I0(CsrPlugin_interrupt_valid),
    .I1(CsrPlugin_pipelineLiberator_pcValids_2),
    .I2(_zz_decode_RS2_1_8_9),
    .I3(CsrPlugin_hadException) 
);
defparam n29855_s5.INIT=16'h007F;
  LUT3 n17838_s1 (
    .F(n17838_4),
    .I0(CsrPlugin_sstatus_SIE_9),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(n29855_8) 
);
defparam n17838_s1.INIT=8'h35;
  LUT2 n17838_s2 (
    .F(n17838_5),
    .I0(memory_to_writeBack_INSTRUCTION[28]),
    .I1(n17838_6) 
);
defparam n17838_s2.INIT=4'h8;
  LUT4 n17839_s1 (
    .F(n17839_4),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(n29855_5),
    .I2(n29855_8),
    .I3(_zz_CsrPlugin_privilege[0]) 
);
defparam n17839_s1.INIT=16'h00F8;
  LUT3 n17839_s2 (
    .F(n17839_5),
    .I0(CsrPlugin_sstatus_SPP[0]),
    .I1(CsrPlugin_mstatus_MPP[0]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam n17839_s2.INIT=8'h35;
  LUT2 n17843_s1 (
    .F(n17843_4),
    .I0(CsrPlugin_sip_SSIP),
    .I1(CsrPlugin_sie_SSIE) 
);
defparam n17843_s1.INIT=4'h8;
  LUT3 n17843_s2 (
    .F(n17843_5),
    .I0(CsrPlugin_sip_SEIP_INPUT),
    .I1(CsrPlugin_sip_SEIP_SOFT),
    .I2(CsrPlugin_sie_SEIE) 
);
defparam n17843_s2.INIT=8'hE0;
  LUT2 n17843_s3 (
    .F(n17843_6),
    .I0(CsrPlugin_sip_STIP),
    .I1(CsrPlugin_sie_STIE) 
);
defparam n17843_s3.INIT=4'h8;
  LUT3 n17881_s2 (
    .F(n17881_5),
    .I0(CsrPlugin_mstatus_MPP[1]),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(n29855_4) 
);
defparam n17881_s2.INIT=8'h35;
  LUT3 n17882_s1 (
    .F(n17882_4),
    .I0(_zz_CsrPlugin_privilege[0]),
    .I1(CsrPlugin_mstatus_MPP[0]),
    .I2(n29855_4) 
);
defparam n17882_s1.INIT=8'h53;
  LUT2 n30284_s1 (
    .F(n30284_4),
    .I0(execute_CsrPlugin_csr_256),
    .I1(execute_CsrPlugin_csr_768) 
);
defparam n30284_s1.INIT=4'h1;
  LUT2 n30284_s2 (
    .F(n30284_5),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30284_s2.INIT=4'h8;
  LUT2 n30270_s1 (
    .F(n30270_4),
    .I0(execute_CsrPlugin_csr_836),
    .I1(execute_CsrPlugin_csr_324) 
);
defparam n30270_s1.INIT=4'h1;
  LUT2 n30267_s1 (
    .F(n30267_4),
    .I0(execute_CsrPlugin_csr_772),
    .I1(execute_CsrPlugin_csr_260) 
);
defparam n30267_s1.INIT=4'h1;
  LUT3 n28658_s1 (
    .F(n28658_4),
    .I0(MmuPlugin_shared_state_1[0]),
    .I1(MmuPlugin_shared_state_1[1]),
    .I2(MmuPlugin_shared_state_1[2]) 
);
defparam n28658_s1.INIT=8'h01;
  LUT4 n18463_s1 (
    .F(n18463_4),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .I2(n18463_6),
    .I3(n18463_7) 
);
defparam n18463_s1.INIT=16'h1000;
  LUT4 n18463_s2 (
    .F(n18463_5),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_data[2]),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .I2(MmuPlugin_shared_dBusRspStaged_payload_error),
    .I3(MmuPlugin_shared_dBusRspStaged_payload_data[6]) 
);
defparam n18463_s2.INIT=16'h0D00;
  LUT3 n20101_s1 (
    .F(n20101_4),
    .I0(n20402_6),
    .I1(execute_RS1[31]),
    .I2(n20101_5) 
);
defparam n20101_s1.INIT=8'h0B;
  LUT4 n20102_s1 (
    .F(n20102_4),
    .I0(execute_RS1[29]),
    .I1(execute_RS1[25]),
    .I2(n20102_5),
    .I3(n20402_6) 
);
defparam n20102_s1.INIT=16'h10EF;
  LUT3 n20103_s1 (
    .F(n20103_4),
    .I0(n20402_6),
    .I1(execute_RS1[25]),
    .I2(n20102_5) 
);
defparam n20103_s1.INIT=8'h35;
  LUT4 n20104_s1 (
    .F(n20104_4),
    .I0(n20104_5),
    .I1(n20104_6),
    .I2(execute_RS1[28]),
    .I3(n20402_6) 
);
defparam n20104_s1.INIT=16'h7887;
  LUT4 n20105_s1 (
    .F(n20105_4),
    .I0(execute_RS1[25]),
    .I1(execute_RS1[26]),
    .I2(n20105_5),
    .I3(n20402_6) 
);
defparam n20105_s1.INIT=16'hEF00;
  LUT3 n20106_s1 (
    .F(n20106_4),
    .I0(n20105_5),
    .I1(execute_RS1[25]),
    .I2(n20402_6) 
);
defparam n20106_s1.INIT=8'hD0;
  LUT3 n20107_s1 (
    .F(n20107_4),
    .I0(execute_RS1[25]),
    .I1(n20402_6),
    .I2(n20105_5) 
);
defparam n20107_s1.INIT=8'h69;
  LUT4 n20109_s1 (
    .F(n20109_4),
    .I0(execute_RS1[22]),
    .I1(n20402_6),
    .I2(n20109_5),
    .I3(n20104_5) 
);
defparam n20109_s1.INIT=16'h5333;
  LUT3 n20111_s1 (
    .F(n20111_4),
    .I0(n20111_8),
    .I1(execute_RS1[20]),
    .I2(n20112_4) 
);
defparam n20111_s1.INIT=8'h07;
  LUT4 n20112_s1 (
    .F(n20112_4),
    .I0(execute_RS1[19]),
    .I1(n20112_5),
    .I2(n20112_10),
    .I3(n20402_6) 
);
defparam n20112_s1.INIT=16'hBF00;
  LUT4 n20114_s1 (
    .F(n20114_4),
    .I0(execute_RS1[16]),
    .I1(execute_RS1[17]),
    .I2(n20114_5),
    .I3(n20402_6) 
);
defparam n20114_s1.INIT=16'hEF00;
  LUT3 n20115_s1 (
    .F(n20115_4),
    .I0(n20114_5),
    .I1(execute_RS1[16]),
    .I2(n20402_6) 
);
defparam n20115_s1.INIT=8'hD0;
  LUT3 n20116_s1 (
    .F(n20116_4),
    .I0(execute_RS1[16]),
    .I1(n20402_6),
    .I2(n20114_5) 
);
defparam n20116_s1.INIT=8'h69;
  LUT4 n20117_s1 (
    .F(n20117_4),
    .I0(execute_RS1[13]),
    .I1(execute_RS1[14]),
    .I2(n20111_8),
    .I3(n20402_6) 
);
defparam n20117_s1.INIT=16'hEF00;
  LUT3 n20118_s1 (
    .F(n20118_4),
    .I0(n20402_6),
    .I1(execute_RS1[13]),
    .I2(n20111_8) 
);
defparam n20118_s1.INIT=8'h35;
  LUT4 n20120_s1 (
    .F(n20120_4),
    .I0(execute_RS1[10]),
    .I1(execute_RS1[11]),
    .I2(n20120_5),
    .I3(n20402_6) 
);
defparam n20120_s1.INIT=16'hEF00;
  LUT3 n20121_s1 (
    .F(n20121_4),
    .I0(n20120_5),
    .I1(execute_RS1[10]),
    .I2(n20402_6) 
);
defparam n20121_s1.INIT=8'hD0;
  LUT3 n20122_s1 (
    .F(n20122_4),
    .I0(execute_RS1[10]),
    .I1(n20402_6),
    .I2(n20112_5) 
);
defparam n20122_s1.INIT=8'h69;
  LUT4 n20123_s1 (
    .F(n20123_4),
    .I0(execute_RS1[7]),
    .I1(execute_RS1[8]),
    .I2(n20123_5),
    .I3(n20402_6) 
);
defparam n20123_s1.INIT=16'hEF00;
  LUT3 n20124_s1 (
    .F(n20124_4),
    .I0(n20402_6),
    .I1(execute_RS1[7]),
    .I2(n20123_5) 
);
defparam n20124_s1.INIT=8'h35;
  LUT3 n20127_s1 (
    .F(n20127_4),
    .I0(n20127_5),
    .I1(execute_RS1[4]),
    .I2(n20402_6) 
);
defparam n20127_s1.INIT=8'hD0;
  LUT4 n20129_s1 (
    .F(n20129_4),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[0]),
    .I2(execute_RS1[2]),
    .I3(n20402_6) 
);
defparam n20129_s1.INIT=16'hFE00;
  LUT3 n20130_s1 (
    .F(n20130_4),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[1]),
    .I2(n20402_6) 
);
defparam n20130_s1.INIT=8'hE0;
  LUT2 n20402_s1 (
    .F(n20402_4),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n20402_s1.INIT=4'h8;
  LUT4 n20402_s2 (
    .F(n20402_5),
    .I0(n20402_7),
    .I1(n20402_8),
    .I2(n20402_14),
    .I3(n20402_10) 
);
defparam n20402_s2.INIT=16'h8000;
  LUT3 n20402_s3 (
    .F(n20402_6),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED),
    .I2(decode_to_execute_IS_DIV) 
);
defparam n20402_s3.INIT=8'h80;
  LUT3 n20538_s2 (
    .F(n20538_5),
    .I0(decodeStage_mmuRsp_isPaging),
    .I1(decodeStage_hit_valid),
    .I2(n20571_9) 
);
defparam n20538_s2.INIT=8'hE0;
  LUT4 n20606_s3 (
    .F(n20606_6),
    .I0(decode_to_execute_ENV_CTRL[2]),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(decode_to_execute_ENV_CTRL[1]),
    .I3(execute_arbitration_isValid) 
);
defparam n20606_s3.INIT=16'h4000;
  LUT2 n20606_s4 (
    .F(n20606_7),
    .I0(stageB_unaligned),
    .I1(stageB_mmuRsp_isPaging) 
);
defparam n20606_s4.INIT=4'h4;
  LUT4 n20608_s2 (
    .F(n20608_5),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(n20606_6),
    .I2(memory_to_writeBack_MEMORY_WR),
    .I3(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20608_s2.INIT=16'hF0BB;
  LUT3 n20609_s3 (
    .F(n20609_6),
    .I0(decodeStage_mmuRsp_isPaging),
    .I1(decodeStage_hit_valid),
    .I2(n20571_9) 
);
defparam n20609_s3.INIT=8'h40;
  LUT3 n20609_s4 (
    .F(n20609_7),
    .I0(n20609_8),
    .I1(dataCache_1_io_cpu_writeBack_unalignedAccess),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20609_s4.INIT=8'h3A;
  LUT4 n20640_s2 (
    .F(n20640_5),
    .I0(n20641_8),
    .I1(decode_to_execute_INSTRUCTION[0]),
    .I2(n20571_7),
    .I3(n20571_8) 
);
defparam n20640_s2.INIT=16'h3335;
  LUT3 n29554_s2 (
    .F(n29554_5),
    .I0(n29554_10),
    .I1(CsrPlugin_mideleg_SE),
    .I2(n29554_8) 
);
defparam n29554_s2.INIT=8'h07;
  LUT2 n20738_s1 (
    .F(n20738_4),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE) 
);
defparam n20738_s1.INIT=4'h8;
  LUT4 n20738_s2 (
    .F(n20738_5),
    .I0(n28569_6),
    .I1(n20738_6),
    .I2(n28569_16),
    .I3(n28569_12) 
);
defparam n20738_s2.INIT=16'hC0CD;
  LUT2 n20739_s1 (
    .F(n20739_4),
    .I0(CsrPlugin_mip_MTIP),
    .I1(CsrPlugin_mie_MTIE) 
);
defparam n20739_s1.INIT=4'h8;
  LUT4 n20739_s2 (
    .F(n20739_5),
    .I0(n28569_14),
    .I1(n28569_16),
    .I2(n20739_7),
    .I3(n20739_8) 
);
defparam n20739_s2.INIT=16'h30EC;
  LUT2 n20740_s1 (
    .F(n20740_4),
    .I0(n28569_3),
    .I1(n29554_14) 
);
defparam n20740_s1.INIT=4'h1;
  LUT3 n21860_s1 (
    .F(n21860_4),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(decode_to_execute_SRC1[1]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n21860_s1.INIT=8'h35;
  LUT2 n22180_s3 (
    .F(n22180_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(n22180_8) 
);
defparam n22180_s3.INIT=4'h4;
  LUT3 n22183_s3 (
    .F(n22183_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]) 
);
defparam n22183_s3.INIT=8'h01;
  LUT2 n22195_s7 (
    .F(n22195_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]) 
);
defparam n22195_s7.INIT=4'h1;
  LUT4 n22195_s8 (
    .F(n22195_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(n22195_12),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I3(_zz__zz_decode_IS_CSR_56_4) 
);
defparam n22195_s8.INIT=16'h4000;
  LUT4 n22220_s7 (
    .F(n22220_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]) 
);
defparam n22220_s7.INIT=16'h0100;
  LUT4 n22225_s4 (
    .F(n22225_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(n22195_10),
    .I3(n22225_8) 
);
defparam n22225_s4.INIT=16'h4000;
  LUT3 n22242_s5 (
    .F(n22242_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]) 
);
defparam n22242_s5.INIT=8'h10;
  LUT4 n22259_s5 (
    .F(n22259_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(n22195_10),
    .I3(n22225_8) 
);
defparam n22259_s5.INIT=16'h4000;
  LUT4 n22266_s6 (
    .F(n22266_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(n22195_10),
    .I3(n22225_8) 
);
defparam n22266_s6.INIT=16'h8000;
  LUT2 n22282_s4 (
    .F(n22282_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]) 
);
defparam n22282_s4.INIT=4'h1;
  LUT4 n22282_s5 (
    .F(n22282_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I2(n22282_9),
    .I3(n22225_7) 
);
defparam n22282_s5.INIT=16'h1000;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_7_s4 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_7_8),
    .I0(dataCache_1_io_cpu_writeBack_data[23]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_7_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_7_s4.INIT=8'h5C;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_6_s4 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_6_8),
    .I0(dataCache_1_io_cpu_writeBack_data[22]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_6_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_6_s4.INIT=8'h5C;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_4_s4 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_4_8),
    .I0(dataCache_1_io_cpu_writeBack_data[20]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_4_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_4_s4.INIT=8'h5C;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_3_s4 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_3_8),
    .I0(dataCache_1_io_cpu_writeBack_data[19]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_3_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_3_s4.INIT=8'h5C;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_s4 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_8),
    .I0(dataCache_1_io_cpu_writeBack_data[18]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_2_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_s4.INIT=8'h5C;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_1_s4 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_1_8),
    .I0(dataCache_1_io_cpu_writeBack_data[17]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_1_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_1_s4.INIT=8'h5C;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_1_s5 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_1_9),
    .I0(dataCache_1_io_cpu_writeBack_data[25]),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted_1_11),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_1_s5.INIT=8'h5C;
  LUT4 _zz_decode_SRC1_31_s7 (
    .F(_zz_decode_SRC1_31_12),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[31]),
    .I2(decode_RS1_31_8),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_31_s7.INIT=16'h8F00;
  LUT2 _zz_decode_SRC1_31_s8 (
    .F(_zz_decode_SRC1_31_13),
    .I0(_zz_decode_SRC1_30_9),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]) 
);
defparam _zz_decode_SRC1_31_s8.INIT=4'h4;
  LUT4 _zz_decode_SRC1_30_s5 (
    .F(_zz_decode_SRC1_30_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_decode_SRC1_30_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]) 
);
defparam _zz_decode_SRC1_30_s5.INIT=16'h0FBB;
  LUT4 _zz_decode_SRC1_30_s6 (
    .F(_zz_decode_SRC1_30_10),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_30_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_30_s6.INIT=16'hBBF0;
  LUT4 _zz_decode_SRC1_29_s5 (
    .F(_zz_decode_SRC1_29_9),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_29_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_29_s5.INIT=16'hBBF0;
  LUT4 _zz_decode_SRC1_24_s5 (
    .F(_zz_decode_SRC1_24_9),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_24_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_24_s5.INIT=16'hEE0F;
  LUT4 _zz_decode_SRC1_21_s5 (
    .F(_zz_decode_SRC1_21_9),
    .I0(decode_RS1_31_10),
    .I1(_zz_decode_RS2_2[21]),
    .I2(decode_RS1_21_8),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_21_s5.INIT=16'h8F00;
  LUT2 _zz_decode_SRC1_21_s6 (
    .F(_zz_decode_SRC1_21_10),
    .I0(_zz_decode_SRC1_30_9),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]) 
);
defparam _zz_decode_SRC1_21_s6.INIT=4'h4;
  LUT4 _zz_decode_SRC1_18_s5 (
    .F(_zz_decode_SRC1_18_9),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_18_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_18_s5.INIT=16'hBBF0;
  LUT4 _zz_decode_SRC1_14_s5 (
    .F(_zz_decode_SRC1_14_9),
    .I0(_zz_decode_RS2_1_14_4),
    .I1(decode_RS2_14_8),
    .I2(decode_RS1_14_5),
    .I3(decode_RS1_31_14) 
);
defparam _zz_decode_SRC1_14_s5.INIT=16'hEEF0;
  LUT4 _zz_decode_SRC1_12_s5 (
    .F(_zz_decode_SRC1_12_9),
    .I0(decode_RS1_31_14),
    .I1(decode_RS1_12_5),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_12_s5.INIT=16'hEE0F;
  LUT4 _zz_decode_SRC1_2_s7 (
    .F(_zz_decode_SRC1_2_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(_zz_decode_SRC1_2_14),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]) 
);
defparam _zz_decode_SRC1_2_s7.INIT=16'h50FC;
  LUT4 _zz_decode_SRC1_2_s8 (
    .F(_zz_decode_SRC1_2_13),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc),
    .I2(_zz_decode_SRC1_2_12),
    .I3(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_2_s8.INIT=16'h0CF5;
  LUT3 _zz_decode_SRC1_1_s7 (
    .F(_zz_decode_SRC1_1_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc),
    .I2(_zz_decode_SRC1_30_9) 
);
defparam _zz_decode_SRC1_1_s7.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_31_s4 (
    .F(_zz_decode_SRC2_4_31_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[31]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_31_s4.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_30_s5 (
    .F(_zz_decode_SRC2_4_30_9),
    .I0(decode_RS2_30_21),
    .I1(decode_RS2_30_5),
    .I2(_zz_decode_SRC2_4_30_10),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_30_s5.INIT=16'hBB0F;
  LUT4 _zz_decode_SRC2_4_29_s4 (
    .F(_zz_decode_SRC2_4_29_8),
    .I0(decode_RS2_30_21),
    .I1(decode_RS2_29_5),
    .I2(_zz_decode_SRC2_4_29_9),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_29_s4.INIT=16'hBB0F;
  LUT3 _zz_decode_SRC2_4_28_s4 (
    .F(_zz_decode_SRC2_4_28_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[28]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_28_s4.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_27_s4 (
    .F(_zz_decode_SRC2_4_27_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[27]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_27_s4.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_26_s4 (
    .F(_zz_decode_SRC2_4_26_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[26]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_26_s4.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_25_s4 (
    .F(_zz_decode_SRC2_4_25_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[25]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_25_s4.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_24_s5 (
    .F(_zz_decode_SRC2_4_24_9),
    .I0(_zz_decode_SRC2_4_31_11),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(IBusCachedPlugin_decodePc_pcReg[24]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_24_s5.INIT=16'h0FBB;
  LUT4 _zz_decode_SRC2_4_23_s5 (
    .F(_zz_decode_SRC2_4_23_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[23]),
    .I2(_zz_decode_SRC2_4_31_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_23_s5.INIT=16'h0305;
  LUT4 _zz_decode_SRC2_4_23_s6 (
    .F(_zz_decode_SRC2_4_23_10),
    .I0(_zz_decode_RS2_1_23_4),
    .I1(_zz_decode_RS2_1_23_19),
    .I2(_zz_decode_SRC2_4_30_12),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_23_4) 
);
defparam _zz_decode_SRC2_4_23_s6.INIT=16'hD010;
  LUT3 _zz_decode_SRC2_4_22_s4 (
    .F(_zz_decode_SRC2_4_22_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[22]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_22_s4.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_21_s4 (
    .F(_zz_decode_SRC2_4_21_8),
    .I0(decode_RS2_30_21),
    .I1(decode_RS2_21_5),
    .I2(_zz_decode_SRC2_4_21_9),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_21_s4.INIT=16'hBB0F;
  LUT3 _zz_decode_SRC2_4_20_s4 (
    .F(_zz_decode_SRC2_4_20_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[20]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_20_s4.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_19_s4 (
    .F(_zz_decode_SRC2_4_19_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[19]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_19_s4.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_18_s4 (
    .F(_zz_decode_SRC2_4_18_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_18_s4.INIT=8'h01;
  LUT4 _zz_decode_SRC2_4_18_s5 (
    .F(_zz_decode_SRC2_4_18_9),
    .I0(decode_RS2_18_5),
    .I1(_zz_decode_SRC2_4_23_12),
    .I2(IBusCachedPlugin_decodePc_pcReg[18]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_18_s5.INIT=16'h7077;
  LUT3 _zz_decode_SRC2_4_17_s4 (
    .F(_zz_decode_SRC2_4_17_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[17]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_17_s4.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_16_s4 (
    .F(_zz_decode_SRC2_4_16_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[16]),
    .I2(_zz_decode_SRC2_4_31_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_16_s4.INIT=16'hC3F5;
  LUT3 _zz_decode_SRC2_4_15_s4 (
    .F(_zz_decode_SRC2_4_15_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[15]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_15_s4.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_14_s4 (
    .F(_zz_decode_SRC2_4_14_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_14_s4.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_14_s5 (
    .F(_zz_decode_SRC2_4_14_9),
    .I0(decode_RS2_14_8),
    .I1(_zz_decode_RS2_1_14_4),
    .I2(decode_RS2_14_5),
    .I3(decode_RS2_30_21) 
);
defparam _zz_decode_SRC2_4_14_s5.INIT=16'hEEF0;
  LUT4 _zz_decode_SRC2_4_13_s5 (
    .F(_zz_decode_SRC2_4_13_9),
    .I0(decode_RS2_13_5),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(_zz__zz_decode_IS_CSR_14_7),
    .I3(_zz_decode_SRC2_4_4_12) 
);
defparam _zz_decode_SRC2_4_13_s5.INIT=16'hA33F;
  LUT2 _zz_decode_SRC2_4_13_s6 (
    .F(_zz_decode_SRC2_4_13_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(IBusCachedPlugin_decodePc_pcReg[13]) 
);
defparam _zz_decode_SRC2_4_13_s6.INIT=4'h8;
  LUT4 _zz_decode_SRC2_4_12_s4 (
    .F(_zz_decode_SRC2_4_12_8),
    .I0(decode_RS2_12_5),
    .I1(_zz_decode_SRC2_4_23_12),
    .I2(IBusCachedPlugin_decodePc_pcReg[12]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_12_s4.INIT=16'hB0BB;
  LUT4 _zz_decode_SRC2_4_11_s4 (
    .F(_zz_decode_SRC2_4_11_8),
    .I0(decode_RS2_11_6),
    .I1(_zz_decode_SRC2_4_11_9),
    .I2(IBusCachedPlugin_decodePc_pcReg[11]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_11_s4.INIT=16'hB0BB;
  LUT4 _zz_decode_SRC2_4_10_s4 (
    .F(_zz_decode_SRC2_4_10_8),
    .I0(decode_RS2_10_5),
    .I1(decode_RS2_30_21),
    .I2(decode_RS2_10_6),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_10_s4.INIT=16'hEF00;
  LUT4 _zz_decode_SRC2_4_10_s5 (
    .F(_zz_decode_SRC2_4_10_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I1(_zz_decode_SRC2_4_31_11),
    .I2(IBusCachedPlugin_decodePc_pcReg[10]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_10_s5.INIT=16'hF0EE;
  LUT2 _zz_decode_SRC2_4_9_s4 (
    .F(_zz_decode_SRC2_4_9_8),
    .I0(decode_RS2_9_5),
    .I1(_zz_decode_SRC2_4_23_12) 
);
defparam _zz_decode_SRC2_4_9_s4.INIT=4'h4;
  LUT4 _zz_decode_SRC2_4_9_s5 (
    .F(_zz_decode_SRC2_4_9_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I1(_zz_decode_SRC2_4_31_11),
    .I2(IBusCachedPlugin_decodePc_pcReg[9]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_9_s5.INIT=16'hF0EE;
  LUT4 _zz_decode_SRC2_4_8_s4 (
    .F(_zz_decode_SRC2_4_8_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I1(IBusCachedPlugin_decodePc_pcReg[8]),
    .I2(_zz_decode_SRC2_4_31_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_8_s4.INIT=16'hC3F5;
  LUT4 _zz_decode_SRC2_4_7_s4 (
    .F(_zz_decode_SRC2_4_7_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(IBusCachedPlugin_decodePc_pcReg[7]),
    .I2(_zz_decode_SRC2_4_31_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_7_s4.INIT=16'hC3F5;
  LUT4 _zz_decode_SRC2_4_6_s4 (
    .F(_zz_decode_SRC2_4_6_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(IBusCachedPlugin_decodePc_pcReg[6]),
    .I2(_zz_decode_SRC2_4_31_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_6_s4.INIT=16'hC3F5;
  LUT4 _zz_decode_SRC2_4_5_s4 (
    .F(_zz_decode_SRC2_4_5_8),
    .I0(decode_RS2_5_5),
    .I1(decode_RS2_30_21),
    .I2(_zz_decode_SRC2_4_5_9),
    .I3(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_5_s4.INIT=16'hD00F;
  LUT4 _zz_decode_SRC2_4_4_s6 (
    .F(_zz_decode_SRC2_4_4_10),
    .I0(IBusCachedPlugin_decodePc_pcReg[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]),
    .I2(_zz_decode_SRC2_4_4_12),
    .I3(_zz__zz_decode_IS_CSR_14_7) 
);
defparam _zz_decode_SRC2_4_4_s6.INIT=16'h03F5;
  LUT4 _zz_decode_SRC2_4_3_s5 (
    .F(_zz_decode_SRC2_4_3_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]),
    .I2(_zz_decode_SRC2_4_4_12),
    .I3(_zz__zz_decode_IS_CSR_14_7) 
);
defparam _zz_decode_SRC2_4_3_s5.INIT=16'h0CFA;
  LUT4 _zz_decode_SRC2_4_3_s6 (
    .F(_zz_decode_SRC2_4_3_10),
    .I0(decode_RS1_3_5),
    .I1(decode_RS1_3_6),
    .I2(_zz_decode_SRC2_4_3_11),
    .I3(decode_RS2_30_21) 
);
defparam _zz_decode_SRC2_4_3_s6.INIT=16'h10F0;
  LUT4 _zz_decode_SRC2_4_2_s6 (
    .F(_zz_decode_SRC2_4_2_10),
    .I0(_zz__zz_decode_IS_CSR_14_7),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I2(_zz_decode_SRC2_4_2_13),
    .I3(_zz_decode_SRC2_4_4_12) 
);
defparam _zz_decode_SRC2_4_2_s6.INIT=16'hBBF0;
  LUT4 _zz_decode_SRC2_4_1_s5 (
    .F(_zz_decode_SRC2_4_1_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[1]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]),
    .I2(_zz_decode_SRC2_4_4_12),
    .I3(_zz__zz_decode_IS_CSR_14_7) 
);
defparam _zz_decode_SRC2_4_1_s5.INIT=16'h03F5;
  LUT3 _zz_decode_SRC2_4_0_s5 (
    .F(_zz_decode_SRC2_4_0_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[0]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_decode_SRC2_4_0_10) 
);
defparam _zz_decode_SRC2_4_0_s5.INIT=8'hB0;
  LUT2 _zz__zz_decode_IS_CSR_5_s2 (
    .F(_zz__zz_decode_IS_CSR_5_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]) 
);
defparam _zz__zz_decode_IS_CSR_5_s2.INIT=4'h1;
  LUT2 _zz__zz_decode_IS_CSR_10_31_s2 (
    .F(_zz__zz_decode_IS_CSR_10_31_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]) 
);
defparam _zz__zz_decode_IS_CSR_10_31_s2.INIT=4'h1;
  LUT4 _zz__zz_decode_IS_CSR_17_25_s2 (
    .F(_zz__zz_decode_IS_CSR_17_25_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]) 
);
defparam _zz__zz_decode_IS_CSR_17_25_s2.INIT=16'hF100;
  LUT4 _zz__zz_decode_IS_CSR_149_s2 (
    .F(_zz__zz_decode_IS_CSR_149_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam _zz__zz_decode_IS_CSR_149_s2.INIT=16'h1000;
  LUT3 IBusCachedPlugin_decompressor_isRvc_s4 (
    .F(IBusCachedPlugin_decompressor_isRvc_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_isRvc_s4.INIT=8'h53;
  LUT3 IBusCachedPlugin_decompressor_isRvc_s5 (
    .F(IBusCachedPlugin_decompressor_isRvc_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_isRvc_s5.INIT=8'h53;
  LUT2 IBusCachedPlugin_decompressor_isRvc_s6 (
    .F(IBusCachedPlugin_decompressor_isRvc_10),
    .I0(IBusCachedPlugin_decompressor_bufferData[1]),
    .I1(IBusCachedPlugin_decompressor_bufferData[0]) 
);
defparam IBusCachedPlugin_decompressor_isRvc_s6.INIT=4'h8;
  LUT4 IBusCachedPlugin_decompressor_isRvc_s7 (
    .F(IBusCachedPlugin_decompressor_isRvc_11),
    .I0(IBusCachedPlugin_decompressor_bufferValid),
    .I1(IBusCachedPlugin_decompressor_bufferValidLatch),
    .I2(decodeStage_mmuRsp_allowExecute),
    .I3(IBusCachedPlugin_decompressor_input_valid_4) 
);
defparam IBusCachedPlugin_decompressor_isRvc_s7.INIT=16'h5333;
  LUT2 MmuPlugin_ports_1_requireMmuLockupCalc_s5 (
    .F(MmuPlugin_ports_1_requireMmuLockupCalc_8),
    .I0(CsrPlugin_mstatus_MPP[1]),
    .I1(CsrPlugin_mstatus_MPP[0]) 
);
defparam MmuPlugin_ports_1_requireMmuLockupCalc_s5.INIT=4'h8;
  LUT4 decode_to_execute_PC_31_s3 (
    .F(decode_to_execute_PC_31_7),
    .I0(_zz_decode_RS2_1_8_11),
    .I1(decode_to_execute_PC_31_8),
    .I2(decode_to_execute_PC_31_9),
    .I3(execute_arbitration_isValid) 
);
defparam decode_to_execute_PC_31_s3.INIT=16'h1F00;
  LUT4 n21763_s2 (
    .F(n21763_5),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I3(n21763_6) 
);
defparam n21763_s2.INIT=16'h0100;
  LUT3 MmuPlugin_ports_0_cache_0_valid_s4 (
    .F(MmuPlugin_ports_0_cache_0_valid_9),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_PC_31_6),
    .I2(execute_arbitration_isValid_12) 
);
defparam MmuPlugin_ports_0_cache_0_valid_s4.INIT=8'h80;
  LUT4 MmuPlugin_ports_0_cache_0_valid_s5 (
    .F(MmuPlugin_ports_0_cache_0_valid_10),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28553_3),
    .I3(MmuPlugin_ports_0_cache_0_valid_13) 
);
defparam MmuPlugin_ports_0_cache_0_valid_s5.INIT=16'h0007;
  LUT4 MmuPlugin_ports_0_cache_1_valid_s4 (
    .F(MmuPlugin_ports_0_cache_1_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28554_3),
    .I3(MmuPlugin_ports_0_cache_1_valid_12) 
);
defparam MmuPlugin_ports_0_cache_1_valid_s4.INIT=16'h0007;
  LUT4 MmuPlugin_ports_0_cache_2_valid_s4 (
    .F(MmuPlugin_ports_0_cache_2_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28555_3),
    .I3(MmuPlugin_ports_0_cache_2_valid_12) 
);
defparam MmuPlugin_ports_0_cache_2_valid_s4.INIT=16'h0007;
  LUT4 MmuPlugin_ports_0_cache_3_valid_s4 (
    .F(MmuPlugin_ports_0_cache_3_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28556_3),
    .I3(MmuPlugin_ports_0_cache_3_valid_12) 
);
defparam MmuPlugin_ports_0_cache_3_valid_s4.INIT=16'h0007;
  LUT4 MmuPlugin_ports_1_cache_0_valid_s4 (
    .F(MmuPlugin_ports_1_cache_0_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28558_3),
    .I3(MmuPlugin_ports_1_cache_0_valid_12) 
);
defparam MmuPlugin_ports_1_cache_0_valid_s4.INIT=16'h0007;
  LUT4 MmuPlugin_ports_1_cache_1_valid_s4 (
    .F(MmuPlugin_ports_1_cache_1_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28559_3),
    .I3(MmuPlugin_ports_1_cache_1_valid_12) 
);
defparam MmuPlugin_ports_1_cache_1_valid_s4.INIT=16'h0007;
  LUT4 MmuPlugin_ports_1_cache_2_valid_s4 (
    .F(MmuPlugin_ports_1_cache_2_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28560_3),
    .I3(MmuPlugin_ports_1_cache_2_valid_12) 
);
defparam MmuPlugin_ports_1_cache_2_valid_s4.INIT=16'h0007;
  LUT4 MmuPlugin_ports_1_cache_3_valid_s4 (
    .F(MmuPlugin_ports_1_cache_3_valid_9),
    .I0(n30284_5),
    .I1(execute_CsrPlugin_csr_384),
    .I2(n28561_3),
    .I3(MmuPlugin_ports_1_cache_3_valid_12) 
);
defparam MmuPlugin_ports_1_cache_3_valid_s4.INIT=16'h0007;
  LUT3 IBusCachedPlugin_decodePc_pcReg_31_s4 (
    .F(IBusCachedPlugin_decodePc_pcReg_31_9),
    .I0(n17847_6),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
defparam IBusCachedPlugin_decodePc_pcReg_31_s4.INIT=8'h10;
  LUT4 IBusCachedPlugin_decompressor_throw2BytesReg_s4 (
    .F(IBusCachedPlugin_decompressor_throw2BytesReg_9),
    .I0(IBusCachedPlugin_decompressor_bufferValid),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(IBusCachedPlugin_decompressor_throw2Bytes) 
);
defparam IBusCachedPlugin_decompressor_throw2BytesReg_s4.INIT=16'h4000;
  LUT4 CsrPlugin_sstatus_SIE_s4 (
    .F(CsrPlugin_sstatus_SIE_9),
    .I0(n29855_9),
    .I1(n29855_10),
    .I2(CsrPlugin_sstatus_SIE_10),
    .I3(n29855_7) 
);
defparam CsrPlugin_sstatus_SIE_s4.INIT=16'h004F;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[7]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[6]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[5]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[4]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[3]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[2]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s8.INIT=8'h53;
  LUT3 _zz_execute_BranchPlugin_branch_src2_6_11_s8 (
    .F(_zz_execute_BranchPlugin_branch_src2_6_11_12),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam _zz_execute_BranchPlugin_branch_src2_6_11_s8.INIT=8'h35;
  LUT4 n17247_s18 (
    .F(n17247_22),
    .I0(n17240_4),
    .I1(n28552_4),
    .I2(MmuPlugin_shared_state_1[2]),
    .I3(MmuPlugin_shared_dBusRspStaged_payload_redo) 
);
defparam n17247_s18.INIT=16'h0F77;
  LUT4 n17249_s14 (
    .F(n17249_18),
    .I0(n28552_4),
    .I1(MmuPlugin_shared_state_1[2]),
    .I2(MmuPlugin_shared_dBusRspStaged_payload_redo),
    .I3(n17240_4) 
);
defparam n17249_s14.INIT=16'h053F;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_s1 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_4),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(n19772_7),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_s1.INIT=16'h0D00;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_s2 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_5),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_15_13) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_15_s2.INIT=8'h10;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_s1 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_4),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_6),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_s1.INIT=8'h10;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_s2 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_5),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_16_13) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_16_s2.INIT=8'h10;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_s1 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_4),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_5),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_s1.INIT=8'h10;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_s2 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_5),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_17_13) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_17_s2.INIT=8'h10;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s1 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_7),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I3(IBusCachedPlugin_decompressor_isRvc) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s1.INIT=16'hFE00;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s2 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_5),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_5),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s2.INIT=8'h10;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s3 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(n19772_7),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_18_13) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s3.INIT=8'h10;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_s1 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_4),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_6),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_7),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_s1.INIT=16'hFE00;
  LUT3 n20390_s4 (
    .F(n20390_8),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[1]),
    .I2(execute_RS2[0]) 
);
defparam n20390_s4.INIT=8'h01;
  LUT4 n20388_s4 (
    .F(n20388_8),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[3]),
    .I2(n20390_8),
    .I3(n20402_4) 
);
defparam n20388_s4.INIT=16'h1000;
  LUT3 n20386_s4 (
    .F(n20386_8),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[5]),
    .I2(n20388_8) 
);
defparam n20386_s4.INIT=8'h10;
  LUT3 n20382_s4 (
    .F(n20382_8),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[9]),
    .I2(n20384_10) 
);
defparam n20382_s4.INIT=8'h10;
  LUT2 n20380_s4 (
    .F(n20380_8),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[11]) 
);
defparam n20380_s4.INIT=4'h1;
  LUT3 n20377_s4 (
    .F(n20377_8),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[14]),
    .I2(n20379_10) 
);
defparam n20377_s4.INIT=8'h10;
  LUT2 n20373_s4 (
    .F(n20373_8),
    .I0(n20373_9),
    .I1(n20373_10) 
);
defparam n20373_s4.INIT=4'h8;
  LUT4 n20368_s4 (
    .F(n20368_8),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[24]),
    .I2(n20370_9),
    .I3(n20373_8) 
);
defparam n20368_s4.INIT=16'h1000;
  LUT3 n20367_s4 (
    .F(n20367_8),
    .I0(n20367_9),
    .I1(n20402_14),
    .I2(n20373_10) 
);
defparam n20367_s4.INIT=8'h80;
  LUT3 n20365_s4 (
    .F(n20365_8),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[26]),
    .I2(n20367_8) 
);
defparam n20365_s4.INIT=8'h10;
  LUT3 n20364_s4 (
    .F(n20364_8),
    .I0(execute_RS2[28]),
    .I1(execute_RS2[27]),
    .I2(execute_RS2[26]) 
);
defparam n20364_s4.INIT=8'h01;
  LUT4 n20363_s4 (
    .F(n20363_8),
    .I0(execute_RS2[29]),
    .I1(execute_RS2[28]),
    .I2(execute_RS2[27]),
    .I3(execute_RS2[26]) 
);
defparam n20363_s4.INIT=16'h0001;
  LUT2 n20362_s3 (
    .F(n20362_6),
    .I0(decode_to_execute_IS_RS1_SIGNED),
    .I1(execute_RS2[31]) 
);
defparam n20362_s3.INIT=4'h4;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_1_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_1_9),
    .I0(memory_MulDivIterativePlugin_rs1[1]),
    .I1(memory_MulDivIterativePlugin_accumulator[1]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_1_s4.INIT=8'h35;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_2_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_2_9),
    .I0(memory_MulDivIterativePlugin_rs1[1]),
    .I1(memory_MulDivIterativePlugin_rs1[0]),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_2_11),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_2_s4.INIT=16'h0FEE;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_2_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_2_10),
    .I0(memory_MulDivIterativePlugin_rs1[2]),
    .I1(memory_MulDivIterativePlugin_accumulator[2]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_2_s5.INIT=8'h35;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_3_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_3_9),
    .I0(memory_MulDivIterativePlugin_rs1[3]),
    .I1(memory_MulDivIterativePlugin_accumulator[3]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_3_s4.INIT=8'h35;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_4_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_4_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_2_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_2_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_3_9),
    .I3(memory_MulDivIterativePlugin_div_needRevert) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_4_s4.INIT=16'h2000;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_4_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_4_10),
    .I0(memory_MulDivIterativePlugin_rs1[4]),
    .I1(memory_MulDivIterativePlugin_accumulator[4]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_4_s5.INIT=8'h35;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_5_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_5_9),
    .I0(memory_MulDivIterativePlugin_rs1[5]),
    .I1(memory_MulDivIterativePlugin_accumulator[5]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_5_s4.INIT=8'h35;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_6_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_6_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_4_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_5_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_4_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_6_s4.INIT=8'h80;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_6_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_6_10),
    .I0(memory_MulDivIterativePlugin_rs1[6]),
    .I1(memory_MulDivIterativePlugin_accumulator[6]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_6_s5.INIT=8'h35;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_7_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_7_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_4_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_5_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_6_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_4_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_7_s4.INIT=16'h8000;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_7_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_7_10),
    .I0(memory_MulDivIterativePlugin_accumulator[7]),
    .I1(memory_MulDivIterativePlugin_rs1[7]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_7_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_8_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_8_9),
    .I0(memory_MulDivIterativePlugin_accumulator[8]),
    .I1(memory_MulDivIterativePlugin_rs1[8]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_8_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_9_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_9_9),
    .I0(memory_MulDivIterativePlugin_accumulator[9]),
    .I1(memory_MulDivIterativePlugin_rs1[9]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_9_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_10_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I0(memory_MulDivIterativePlugin_accumulator[10]),
    .I1(memory_MulDivIterativePlugin_rs1[10]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_10_s4.INIT=16'hA5C3;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_11_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_11_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_13) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_11_s4.INIT=4'h4;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_11_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_11_10),
    .I0(memory_MulDivIterativePlugin_accumulator[11]),
    .I1(memory_MulDivIterativePlugin_rs1[11]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_11_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_12_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_12_9),
    .I0(memory_MulDivIterativePlugin_accumulator[12]),
    .I1(memory_MulDivIterativePlugin_rs1[12]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_12_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_13_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_13_9),
    .I0(memory_MulDivIterativePlugin_accumulator[13]),
    .I1(memory_MulDivIterativePlugin_rs1[13]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_13_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_13_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_13_10),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_6_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_10_11),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_14_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_13_s5.INIT=16'h2000;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_14_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_14_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_12_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_14_s4.INIT=4'h1;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_14_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_14_10),
    .I0(memory_MulDivIterativePlugin_accumulator[14]),
    .I1(memory_MulDivIterativePlugin_rs1[14]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_14_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_15_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_15_10),
    .I0(memory_MulDivIterativePlugin_accumulator[15]),
    .I1(memory_MulDivIterativePlugin_rs1[15]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_15_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_16_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_16_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_13_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_14_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_15_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_16_s4.INIT=8'h01;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_16_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_16_10),
    .I0(memory_MulDivIterativePlugin_accumulator[16]),
    .I1(memory_MulDivIterativePlugin_rs1[16]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_16_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_17_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_17_10),
    .I0(memory_MulDivIterativePlugin_accumulator[17]),
    .I1(memory_MulDivIterativePlugin_rs1[17]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_17_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_18_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_18_10),
    .I0(memory_MulDivIterativePlugin_accumulator[18]),
    .I1(memory_MulDivIterativePlugin_rs1[18]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_18_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_19_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_19_9),
    .I0(memory_MulDivIterativePlugin_accumulator[19]),
    .I1(memory_MulDivIterativePlugin_rs1[19]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_19_s4.INIT=16'hA5C3;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_20_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_20_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_18_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_19_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_20_s4.INIT=4'h1;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_20_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_20_10),
    .I0(memory_MulDivIterativePlugin_accumulator[20]),
    .I1(memory_MulDivIterativePlugin_rs1[20]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_20_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_21_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_21_10),
    .I0(memory_MulDivIterativePlugin_accumulator[21]),
    .I1(memory_MulDivIterativePlugin_rs1[21]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_21_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_22_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I0(memory_MulDivIterativePlugin_rs1[22]),
    .I1(memory_MulDivIterativePlugin_accumulator[22]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_22_s4.INIT=8'h35;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_22_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_22_10),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_13_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_11) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_22_s5.INIT=4'h8;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_23_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_23_9),
    .I0(memory_MulDivIterativePlugin_rs1[23]),
    .I1(memory_MulDivIterativePlugin_accumulator[23]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_23_s4.INIT=8'h35;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_24_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_24_9),
    .I0(memory_MulDivIterativePlugin_accumulator[24]),
    .I1(memory_MulDivIterativePlugin_rs1[24]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_24_s4.INIT=16'hA5C3;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_25_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_25_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_23_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_24_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_25_s4.INIT=8'h08;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_25_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_25_10),
    .I0(memory_MulDivIterativePlugin_accumulator[25]),
    .I1(memory_MulDivIterativePlugin_rs1[25]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_25_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_26_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_26_10),
    .I0(memory_MulDivIterativePlugin_accumulator[26]),
    .I1(memory_MulDivIterativePlugin_rs1[26]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_26_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_27_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_27_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_31_7),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_26_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_26_11) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_27_s4.INIT=16'h1000;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_27_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_27_10),
    .I0(memory_MulDivIterativePlugin_accumulator[27]),
    .I1(memory_MulDivIterativePlugin_rs1[27]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_27_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_28_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_28_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_31_7),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_26_11),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_28_11) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_28_s4.INIT=16'h4000;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_28_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_28_10),
    .I0(memory_MulDivIterativePlugin_accumulator[28]),
    .I1(memory_MulDivIterativePlugin_rs1[28]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_28_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_29_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_29_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_23_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_29_13) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_29_s4.INIT=8'h80;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_29_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_29_10),
    .I0(memory_MulDivIterativePlugin_accumulator[29]),
    .I1(memory_MulDivIterativePlugin_rs1[29]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_29_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_30_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_30_9),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_31_7),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_29_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_29_13) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_30_s4.INIT=8'h10;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_30_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_30_10),
    .I0(memory_MulDivIterativePlugin_accumulator[30]),
    .I1(memory_MulDivIterativePlugin_rs1[30]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_30_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_31_s3 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_31_7),
    .I0(memory_MulDivIterativePlugin_div_needRevert),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_23_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_31_s3.INIT=8'h7E;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_31_s4 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_31_8),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_29_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_29_13),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_30_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_31_s4.INIT=8'h04;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_31_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_31_9),
    .I0(memory_MulDivIterativePlugin_rs1[31]),
    .I1(memory_MulDivIterativePlugin_accumulator[31]),
    .I2(memory_MulDivIterativePlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_31_s5.INIT=16'hC3A5;
  LUT3 IBusCachedPlugin_decodePc_pcReg_0_s6 (
    .F(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I0(IBusCachedPlugin_decodePc_pcReg_0_13),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_14),
    .I2(execute_arbitration_isValid) 
);
defparam IBusCachedPlugin_decodePc_pcReg_0_s6.INIT=8'hD0;
  LUT4 _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s8 (
    .F(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_13),
    .I0(CsrPlugin_sepc[0]),
    .I1(CsrPlugin_mepc[0]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(n17838_5) 
);
defparam _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s8.INIT=16'hCA00;
  LUT3 _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s9 (
    .F(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_14),
    .I0(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I1(n10472_8),
    .I2(execute_arbitration_isValid_12) 
);
defparam _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s9.INIT=8'hB0;
  LUT4 _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s10 (
    .F(_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_15),
    .I0(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I1(IBusCachedPlugin_fetchPc_pc_31_4),
    .I2(n10472_8),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam _zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s10.INIT=16'h00FE;
  LUT4 n19787_s3 (
    .F(n19787_7),
    .I0(n19787_10),
    .I1(n19787_11),
    .I2(n19787_12),
    .I3(n19787_13) 
);
defparam n19787_s3.INIT=16'h0007;
  LUT3 n19787_s4 (
    .F(n19787_8),
    .I0(n19787_14),
    .I1(n19787_15),
    .I2(n19787_16) 
);
defparam n19787_s4.INIT=8'hE0;
  LUT3 n19787_s5 (
    .F(n19787_9),
    .I0(IBusCachedPlugin_decompressor_isRvc_8),
    .I1(IBusCachedPlugin_decompressor_bufferData[0]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s5.INIT=8'h5C;
  LUT3 n19785_s3 (
    .F(n19785_7),
    .I0(n19785_9),
    .I1(IBusCachedPlugin_decompressor_bufferData[2]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19785_s3.INIT=8'hA3;
  LUT4 n19785_s4 (
    .F(n19785_8),
    .I0(n19785_10),
    .I1(n19781_13),
    .I2(n19782_7),
    .I3(n19784_8) 
);
defparam n19785_s4.INIT=16'h0B00;
  LUT3 n19784_s3 (
    .F(n19784_7),
    .I0(IBusCachedPlugin_decompressor_bufferData[3]),
    .I1(n19784_9),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19784_s3.INIT=8'hC5;
  LUT4 n19784_s4 (
    .F(n19784_8),
    .I0(n19784_10),
    .I1(n19784_11),
    .I2(n19784_12),
    .I3(n19784_13) 
);
defparam n19784_s4.INIT=16'h00FB;
  LUT3 n19783_s3 (
    .F(n19783_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_7),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I2(n19783_11) 
);
defparam n19783_s3.INIT=8'h20;
  LUT3 n19783_s4 (
    .F(n19783_8),
    .I0(n19783_12),
    .I1(n19783_13),
    .I2(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n19783_s4.INIT=8'hD0;
  LUT3 n19783_s6 (
    .F(n19783_10),
    .I0(n19773_7),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(n19772_7) 
);
defparam n19783_s6.INIT=8'h0D;
  LUT3 n19782_s3 (
    .F(n19782_7),
    .I0(n19782_11),
    .I1(n19782_12),
    .I2(n19782_13) 
);
defparam n19782_s3.INIT=8'h10;
  LUT4 n19782_s4 (
    .F(n19782_8),
    .I0(n19782_14),
    .I1(n19782_15),
    .I2(n19782_16),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19782_s4.INIT=16'hEE0F;
  LUT4 n19782_s5 (
    .F(n19782_9),
    .I0(n19782_17),
    .I1(n19757_8),
    .I2(n19781_9),
    .I3(n19782_18) 
);
defparam n19782_s5.INIT=16'h7000;
  LUT3 n19782_s6 (
    .F(n19782_10),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(n19772_7) 
);
defparam n19782_s6.INIT=8'h0D;
  LUT3 n19781_s5 (
    .F(n19781_9),
    .I0(n19782_12),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(n19784_8) 
);
defparam n19781_s5.INIT=8'hE0;
  LUT3 n19780_s3 (
    .F(n19780_7),
    .I0(n19780_11),
    .I1(n19780_12),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_7) 
);
defparam n19780_s3.INIT=8'h0B;
  LUT4 n19780_s4 (
    .F(n19780_8),
    .I0(n19780_23),
    .I1(n19780_14),
    .I2(n19785_7),
    .I3(n19780_15) 
);
defparam n19780_s4.INIT=16'h00F1;
  LUT3 n19780_s5 (
    .F(n19780_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I1(n19780_16),
    .I2(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n19780_s5.INIT=8'hE0;
  LUT3 n19780_s6 (
    .F(n19780_10),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_7),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(n19772_7) 
);
defparam n19780_s6.INIT=8'h0D;
  LUT3 n19779_s3 (
    .F(n19779_7),
    .I0(n19787_7),
    .I1(n19779_11),
    .I2(n19780_14) 
);
defparam n19779_s3.INIT=8'h01;
  LUT4 n19779_s4 (
    .F(n19779_8),
    .I0(n19780_11),
    .I1(n19780_12),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_7) 
);
defparam n19779_s4.INIT=16'h00BF;
  LUT4 n19778_s3 (
    .F(n19778_7),
    .I0(n19778_16),
    .I1(n19778_14),
    .I2(n19787_7),
    .I3(n19779_11) 
);
defparam n19778_s3.INIT=16'h000D;
  LUT3 n19778_s4 (
    .F(n19778_8),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I1(n19778_16),
    .I2(n19773_7) 
);
defparam n19778_s4.INIT=8'hB0;
  LUT4 n19778_s5 (
    .F(n19778_9),
    .I0(n19780_11),
    .I1(n19780_12),
    .I2(n19778_12),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_6) 
);
defparam n19778_s5.INIT=16'h00BF;
  LUT3 n19777_s3 (
    .F(n19777_7),
    .I0(n19782_12),
    .I1(n19782_18),
    .I2(n19780_12) 
);
defparam n19777_s3.INIT=8'h80;
  LUT3 n19777_s4 (
    .F(n19777_8),
    .I0(n19777_10),
    .I1(IBusCachedPlugin_decompressor_bufferData[10]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19777_s4.INIT=8'hA3;
  LUT3 n19776_s3 (
    .F(n19776_7),
    .I0(IBusCachedPlugin_decompressor_isRvc_11),
    .I1(IBusCachedPlugin_decompressor_bufferData[11]),
    .I2(n19776_8) 
);
defparam n19776_s3.INIT=8'h0E;
  LUT4 n19775_s3 (
    .F(n19775_7),
    .I0(n19785_7),
    .I1(n19782_7),
    .I2(n19775_10),
    .I3(n19757_8) 
);
defparam n19775_s3.INIT=16'hB0BB;
  LUT4 n19775_s4 (
    .F(n19775_8),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I1(n19775_11),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4),
    .I3(n19775_12) 
);
defparam n19775_s4.INIT=16'hE000;
  LUT4 n19774_s3 (
    .F(n19774_7),
    .I0(n19763_8),
    .I1(n19777_8),
    .I2(n19776_7),
    .I3(n19757_8) 
);
defparam n19774_s3.INIT=16'hD000;
  LUT4 n19774_s4 (
    .F(n19774_8),
    .I0(n19784_7),
    .I1(n19782_7),
    .I2(n19787_16),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4) 
);
defparam n19774_s4.INIT=16'hBBB0;
  LUT4 n19774_s5 (
    .F(n19774_9),
    .I0(IBusCachedPlugin_decompressor_isRvc_8),
    .I1(n19784_12),
    .I2(n19774_10),
    .I3(n19774_11) 
);
defparam n19774_s5.INIT=16'h007F;
  LUT3 n19773_s3 (
    .F(n19773_7),
    .I0(IBusCachedPlugin_decompressor_bufferData[4]),
    .I1(n19773_10),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19773_s3.INIT=8'hC5;
  LUT4 n19773_s4 (
    .F(n19773_8),
    .I0(n19773_13),
    .I1(n19782_17),
    .I2(n19757_8),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4) 
);
defparam n19773_s4.INIT=16'h4F00;
  LUT3 n19773_s5 (
    .F(n19773_9),
    .I0(n19787_14),
    .I1(IBusCachedPlugin_decompressor_isRvc),
    .I2(n19772_7) 
);
defparam n19773_s5.INIT=8'h0E;
  LUT4 n19767_s3 (
    .F(n19767_7),
    .I0(n19757_8),
    .I1(n19775_12),
    .I2(n19767_10),
    .I3(n19785_7) 
);
defparam n19767_s3.INIT=16'h00BF;
  LUT3 n19767_s5 (
    .F(n19767_9),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19767_11),
    .I2(n19772_7) 
);
defparam n19767_s5.INIT=8'h0B;
  LUT3 n19766_s4 (
    .F(n19766_8),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19766_10),
    .I2(n19765_7) 
);
defparam n19766_s4.INIT=8'h0E;
  LUT3 n19765_s3 (
    .F(n19765_7),
    .I0(n19775_11),
    .I1(n19782_13),
    .I2(n19765_10) 
);
defparam n19765_s3.INIT=8'h40;
  LUT4 n19765_s4 (
    .F(n19765_8),
    .I0(n19767_10),
    .I1(n19765_11),
    .I2(n19773_7),
    .I3(n19757_8) 
);
defparam n19765_s4.INIT=16'h0F07;
  LUT4 n19765_s5 (
    .F(n19765_9),
    .I0(n19787_7),
    .I1(n19780_14),
    .I2(n19763_8),
    .I3(n19765_12) 
);
defparam n19765_s5.INIT=16'h00F1;
  LUT4 n19764_s5 (
    .F(n19764_9),
    .I0(n19764_10),
    .I1(n19765_7),
    .I2(n19764_11),
    .I3(n19764_12) 
);
defparam n19764_s5.INIT=16'h0001;
  LUT4 n19763_s3 (
    .F(n19763_7),
    .I0(n19763_11),
    .I1(n19763_12),
    .I2(n19763_13),
    .I3(n19763_14) 
);
defparam n19763_s3.INIT=16'h0100;
  LUT3 n19763_s4 (
    .F(n19763_8),
    .I0(IBusCachedPlugin_decompressor_bufferData[6]),
    .I1(n19763_15),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19763_s4.INIT=8'hC5;
  LUT4 n19763_s5 (
    .F(n19763_9),
    .I0(n19780_14),
    .I1(n19763_16),
    .I2(n19776_7),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9) 
);
defparam n19763_s5.INIT=16'h4F03;
  LUT3 n19763_s6 (
    .F(n19763_10),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19763_17),
    .I2(n19772_7) 
);
defparam n19763_s6.INIT=8'h0B;
  LUT3 n19762_s3 (
    .F(n19762_7),
    .I0(n19781_9),
    .I1(n19763_11),
    .I2(n19785_7) 
);
defparam n19762_s3.INIT=8'h0D;
  LUT3 n19762_s4 (
    .F(n19762_8),
    .I0(n19780_23),
    .I1(n19774_9),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17) 
);
defparam n19762_s4.INIT=8'h0B;
  LUT4 n19762_s5 (
    .F(n19762_9),
    .I0(n19762_11),
    .I1(n19762_12),
    .I2(n19765_7),
    .I3(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n19762_s5.INIT=16'h0D00;
  LUT3 n19762_s6 (
    .F(n19762_10),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19762_13),
    .I2(n19772_7) 
);
defparam n19762_s6.INIT=8'h0B;
  LUT4 n19761_s3 (
    .F(n19761_7),
    .I0(n19787_7),
    .I1(n19761_10),
    .I2(n19784_8),
    .I3(n19761_11) 
);
defparam n19761_s3.INIT=16'h00EF;
  LUT4 n19761_s4 (
    .F(n19761_8),
    .I0(n19763_11),
    .I1(n19778_16),
    .I2(n19779_11),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8) 
);
defparam n19761_s4.INIT=16'h00FE;
  LUT3 n19761_s5 (
    .F(n19761_9),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19761_12),
    .I2(n19772_7) 
);
defparam n19761_s5.INIT=8'h0B;
  LUT4 n19760_s3 (
    .F(n19760_7),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_12),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(n19763_11),
    .I3(n19784_7) 
);
defparam n19760_s3.INIT=16'h00F8;
  LUT4 n19760_s4 (
    .F(n19760_8),
    .I0(n19780_23),
    .I1(n19760_10),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_7),
    .I3(n19760_11) 
);
defparam n19760_s4.INIT=16'h00F1;
  LUT3 n19760_s5 (
    .F(n19760_9),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19760_12),
    .I2(n19772_7) 
);
defparam n19760_s5.INIT=8'h0B;
  LUT4 n19759_s4 (
    .F(n19759_8),
    .I0(n19773_7),
    .I1(n19763_11),
    .I2(n19763_16),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_6) 
);
defparam n19759_s4.INIT=16'hBBB0;
  LUT3 n19759_s5 (
    .F(n19759_9),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(n19759_10),
    .I2(n19772_7) 
);
defparam n19759_s5.INIT=8'h0B;
  LUT3 n19758_s3 (
    .F(n19758_7),
    .I0(n19763_12),
    .I1(n19787_14),
    .I2(n19756_11) 
);
defparam n19758_s3.INIT=8'hE0;
  LUT4 n19758_s4 (
    .F(n19758_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19758_s4.INIT=16'h0A0C;
  LUT4 n19758_s5 (
    .F(n19758_9),
    .I0(n19757_8),
    .I1(n19758_12),
    .I2(n19763_16),
    .I3(n19777_8) 
);
defparam n19758_s5.INIT=16'h77F0;
  LUT4 n19757_s3 (
    .F(n19757_7),
    .I0(n19773_13),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17),
    .I2(n19776_7),
    .I3(n19777_8) 
);
defparam n19757_s3.INIT=16'h305F;
  LUT2 n19757_s4 (
    .F(n19757_8),
    .I0(n19757_10),
    .I1(n19757_11) 
);
defparam n19757_s4.INIT=4'h1;
  LUT4 n19757_s5 (
    .F(n19757_9),
    .I0(n19763_12),
    .I1(n19787_14),
    .I2(n19756_11),
    .I3(n19757_12) 
);
defparam n19757_s5.INIT=16'h1F00;
  LUT4 n19756_s3 (
    .F(n19756_7),
    .I0(n19777_8),
    .I1(n19776_7),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I3(n19757_11) 
);
defparam n19756_s3.INIT=16'h0007;
  LUT4 n19756_s5 (
    .F(n19756_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19756_s5.INIT=16'h0A0C;
  LUT4 n20571_s3 (
    .F(n20571_7),
    .I0(n20571_10),
    .I1(n20571_11),
    .I2(n20571_12),
    .I3(n8302_7) 
);
defparam n20571_s3.INIT=16'h4F00;
  LUT3 n20571_s4 (
    .F(n20571_8),
    .I0(n20571_13),
    .I1(n20571_14),
    .I2(execute_arbitration_isValid) 
);
defparam n20571_s4.INIT=8'hE0;
  LUT4 n20571_s5 (
    .F(n20571_9),
    .I0(n20571_15),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid) 
);
defparam n20571_s5.INIT=16'h0100;
  LUT3 n17847_s2 (
    .F(n17847_6),
    .I0(IBusCachedPlugin_injector_port_state[2]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_valid) 
);
defparam n17847_s2.INIT=8'h0B;
  LUT4 n17402_s3 (
    .F(n17402_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(n17402_10),
    .I3(IBusCachedPlugin_decompressor_bufferValid) 
);
defparam n17402_s3.INIT=16'h7770;
  LUT3 n17405_s4 (
    .F(n17405_8),
    .I0(n17405_11),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[17]) 
);
defparam n17405_s4.INIT=8'h40;
  LUT4 n17780_s2 (
    .F(n17780_6),
    .I0(CsrPlugin_hadException),
    .I1(CsrPlugin_interrupt_valid),
    .I2(CsrPlugin_pipelineLiberator_pcValids_2),
    .I3(_zz_decode_RS2_1_8_9) 
);
defparam n17780_s2.INIT=16'h4000;
  LUT3 memory_MulDivIterativePlugin_div_counter_valueNext_3_s2 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext_3_6),
    .I0(memory_MulDivIterativePlugin_div_counter_value[1]),
    .I1(memory_MulDivIterativePlugin_div_counter_value[2]),
    .I2(memory_MulDivIterativePlugin_div_counter_valueNext_1_8) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_3_s2.INIT=8'h80;
  LUT4 memory_MulDivIterativePlugin_div_counter_valueNext_5_s2 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext_5_6),
    .I0(memory_MulDivIterativePlugin_div_counter_valueNext_1_8),
    .I1(memory_MulDivIterativePlugin_div_counter_valueNext_5_7),
    .I2(memory_MulDivIterativePlugin_div_counter_value[3]),
    .I3(memory_MulDivIterativePlugin_div_counter_value[5]) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_5_s2.INIT=16'h28DF;
  LUT3 IBusCachedPlugin_cache_io_cpu_fill_valid_s2 (
    .F(IBusCachedPlugin_cache_io_cpu_fill_valid_6),
    .I0(decodeStage_mmuRsp_allowExecute),
    .I1(decodeStage_mmuRsp_exception),
    .I2(decodeStage_mmuRsp_isPaging) 
);
defparam IBusCachedPlugin_cache_io_cpu_fill_valid_s2.INIT=8'hD0;
  LUT2 decode_CSR_READ_OPCODE_s3 (
    .F(decode_CSR_READ_OPCODE_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]) 
);
defparam decode_CSR_READ_OPCODE_s3.INIT=4'h1;
  LUT3 decode_RS2_31_s4 (
    .F(decode_RS2_31_7),
    .I0(decode_RS2_31_27),
    .I1(_zz_decode_RS2[31]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_31_s4.INIT=8'h3A;
  LUT4 decode_RS2_31_s8 (
    .F(decode_RS2_31_11),
    .I0(decode_RS2_31_15),
    .I1(n8303_34),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_31_4),
    .I3(n8302_7) 
);
defparam decode_RS2_31_s8.INIT=16'h0FEE;
  LUT3 decode_RS2_30_s5 (
    .F(decode_RS2_30_8),
    .I0(decode_RS2_30_23),
    .I1(_zz_decode_RS2[30]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_30_s5.INIT=8'h3A;
  LUT4 decode_RS2_30_s7 (
    .F(decode_RS2_30_10),
    .I0(decode_RS2_30_14),
    .I1(decode_RS2_30_15),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_30_4),
    .I3(decode_to_execute_IS_CSR) 
);
defparam decode_RS2_30_s7.INIT=16'hF0BB;
  LUT3 decode_RS2_29_s4 (
    .F(decode_RS2_29_7),
    .I0(decode_RS2_29_16),
    .I1(_zz_decode_RS2[29]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_29_s4.INIT=8'h3A;
  LUT4 decode_RS2_29_s6 (
    .F(decode_RS2_29_9),
    .I0(decode_to_execute_IS_CSR),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_29_4),
    .I2(decode_RS2_29_12),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS2_29_s6.INIT=16'h770F;
  LUT3 decode_RS2_28_s4 (
    .F(decode_RS2_28_7),
    .I0(decode_RS2_28_18),
    .I1(_zz_decode_RS2[28]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_28_s4.INIT=8'hC5;
  LUT4 decode_RS2_28_s6 (
    .F(decode_RS2_28_9),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_28_4),
    .I1(decode_to_execute_IS_CSR),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS2_28_12) 
);
defparam decode_RS2_28_s6.INIT=16'h004F;
  LUT3 decode_RS2_27_s4 (
    .F(decode_RS2_27_7),
    .I0(decode_RS2_27_20),
    .I1(_zz_decode_RS2[27]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_27_s4.INIT=8'hC5;
  LUT3 decode_RS2_27_s5 (
    .F(decode_RS2_27_8),
    .I0(_zz_decode_RS2_1_23_23),
    .I1(_zz_decode_RS2_1_4_5),
    .I2(decode_RS2_27_18) 
);
defparam decode_RS2_27_s5.INIT=8'hD0;
  LUT4 decode_RS2_26_s5 (
    .F(decode_RS2_26_8),
    .I0(decode_RS2_26_12),
    .I1(decode_RS2_26_13),
    .I2(decode_RS2_26_14),
    .I3(decode_RS2_26_15) 
);
defparam decode_RS2_26_s5.INIT=16'h0FBB;
  LUT4 decode_RS2_26_s6 (
    .F(decode_RS2_26_9),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_RS2_26_16),
    .I2(decode_RS2_26_17),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_26_s6.INIT=16'h0FBB;
  LUT2 decode_RS2_26_s7 (
    .F(decode_RS2_26_10),
    .I0(_zz_decode_RS2_1_31_9),
    .I1(decode_RS2_26_16) 
);
defparam decode_RS2_26_s7.INIT=4'h4;
  LUT3 decode_RS2_26_s8 (
    .F(decode_RS2_26_11),
    .I0(decode_RS2_26_31),
    .I1(_zz_decode_RS2[26]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_26_s8.INIT=8'hC5;
  LUT3 decode_RS2_25_s4 (
    .F(decode_RS2_25_7),
    .I0(decode_RS2_25_31),
    .I1(_zz_decode_RS2_2[25]),
    .I2(decode_RS2_1_8) 
);
defparam decode_RS2_25_s4.INIT=8'hC5;
  LUT4 decode_RS2_25_s5 (
    .F(decode_RS2_25_8),
    .I0(n13733_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS2_25_s5.INIT=16'h4000;
  LUT4 decode_RS2_25_s6 (
    .F(decode_RS2_25_9),
    .I0(decode_RS2_25_12),
    .I1(decode_RS2_25_13),
    .I2(decode_RS2_21_9),
    .I3(decode_RS2_31_29) 
);
defparam decode_RS2_25_s6.INIT=16'hCA00;
  LUT4 decode_RS2_25_s7 (
    .F(decode_RS2_25_10),
    .I0(decode_RS2_25_29),
    .I1(_zz_decode_RS2_1_4_4),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_25_4),
    .I3(n8302_7) 
);
defparam decode_RS2_25_s7.INIT=16'h0F77;
  LUT3 decode_RS2_24_s4 (
    .F(decode_RS2_24_7),
    .I0(decode_RS2_24_22),
    .I1(_zz_decode_RS2[24]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_24_s4.INIT=8'hC5;
  LUT4 decode_RS2_24_s5 (
    .F(decode_RS2_24_8),
    .I0(decode_RS2_24_10),
    .I1(n13572_38),
    .I2(decode_to_execute_IS_CSR),
    .I3(decode_RS2_24_11) 
);
defparam decode_RS2_24_s5.INIT=16'h0D00;
  LUT3 decode_RS2_23_s3 (
    .F(decode_RS2_23_6),
    .I0(decode_RS2_23_10),
    .I1(_zz_decode_RS2[23]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_23_s3.INIT=8'hC5;
  LUT4 decode_RS2_22_s5 (
    .F(decode_RS2_22_8),
    .I0(decode_RS2_22_12),
    .I1(decode_RS2_22_13),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS2_22_s5.INIT=16'h5300;
  LUT4 decode_RS2_22_s6 (
    .F(decode_RS2_22_9),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_22_4),
    .I1(decode_to_execute_IS_CSR),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS2_22_14) 
);
defparam decode_RS2_22_s6.INIT=16'h004F;
  LUT3 decode_RS2_22_s7 (
    .F(decode_RS2_22_10),
    .I0(decode_RS2_22_21),
    .I1(_zz_decode_RS2_2[22]),
    .I2(decode_RS2_1_8) 
);
defparam decode_RS2_22_s7.INIT=8'h3A;
  LUT3 decode_RS2_21_s4 (
    .F(decode_RS2_21_7),
    .I0(decode_RS2_21_28),
    .I1(_zz_decode_RS2[21]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_21_s4.INIT=8'h3A;
  LUT4 decode_RS2_21_s5 (
    .F(decode_RS2_21_8),
    .I0(decode_RS2_21_13),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_RS2_21_14) 
);
defparam decode_RS2_21_s5.INIT=16'h30AF;
  LUT2 decode_RS2_21_s6 (
    .F(decode_RS2_21_9),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_21_s6.INIT=4'h8;
  LUT4 decode_RS2_21_s7 (
    .F(decode_RS2_21_10),
    .I0(decode_RS2_21_9),
    .I1(decode_RS2_21_15),
    .I2(_zz_decode_RS2_1_4_4),
    .I3(decode_RS2_21_26) 
);
defparam decode_RS2_21_s7.INIT=16'h0B00;
  LUT4 decode_RS2_21_s8 (
    .F(decode_RS2_21_11),
    .I0(decode_RS2_21_17),
    .I1(_zz_decode_RS2_1_4_4),
    .I2(n8302_7),
    .I3(decode_RS2_21_26) 
);
defparam decode_RS2_21_s8.INIT=16'hF400;
  LUT3 decode_RS2_20_s4 (
    .F(decode_RS2_20_7),
    .I0(RegFilePlugin_regFile_104),
    .I1(RegFilePlugin_regFile_136),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_20_s4.INIT=8'h35;
  LUT2 decode_RS2_20_s5 (
    .F(decode_RS2_20_8),
    .I0(n13705_3),
    .I1(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_20_s5.INIT=4'h4;
  LUT3 decode_RS2_19_s5 (
    .F(decode_RS2_19_8),
    .I0(RegFilePlugin_regFile_103),
    .I1(RegFilePlugin_regFile_135),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_19_s5.INIT=8'h35;
  LUT4 decode_RS2_19_s7 (
    .F(decode_RS2_19_10),
    .I0(_zz_decode_RS2_1_12_10),
    .I1(decode_RS2_19_13),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_19_s7.INIT=16'h3A33;
  LUT4 decode_RS2_19_s8 (
    .F(decode_RS2_19_11),
    .I0(decode_to_execute_IS_CSR),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_19_4),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS2_19_14) 
);
defparam decode_RS2_19_s8.INIT=16'h008F;
  LUT2 decode_RS2_18_s4 (
    .F(decode_RS2_18_7),
    .I0(_zz_decode_RS2[18]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_18_s4.INIT=4'h8;
  LUT4 decode_RS2_18_s5 (
    .F(decode_RS2_18_8),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I1(decode_RS2_18_11),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_18_s5.INIT=16'hA300;
  LUT3 decode_RS2_18_s6 (
    .F(decode_RS2_18_9),
    .I0(_zz_decode_RS2_1_31_9),
    .I1(decode_RS2_18_12),
    .I2(execute_arbitration_isValid) 
);
defparam decode_RS2_18_s6.INIT=8'h0E;
  LUT4 decode_RS2_18_s7 (
    .F(decode_RS2_18_10),
    .I0(n13572_38),
    .I1(_zz_decode_RS2_1_13_10),
    .I2(decode_RS2_18_13),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS2_18_s7.INIT=16'hF400;
  LUT3 decode_RS2_17_s5 (
    .F(decode_RS2_17_8),
    .I0(RegFilePlugin_regFile_101),
    .I1(RegFilePlugin_regFile_133),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_17_s5.INIT=8'h35;
  LUT4 decode_RS2_17_s6 (
    .F(decode_RS2_17_9),
    .I0(decode_RS2_31_15),
    .I1(decode_to_execute_SRC2[4]),
    .I2(decode_RS2_17_12),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_17_s6.INIT=16'hF800;
  LUT4 decode_RS2_17_s7 (
    .F(decode_RS2_17_10),
    .I0(decode_RS2_17_13),
    .I1(_zz_decode_RS2_1_14_7),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_17_s7.INIT=16'h0C05;
  LUT4 decode_RS2_17_s8 (
    .F(decode_RS2_17_11),
    .I0(decode_RS2_17_13),
    .I1(_zz_decode_RS2_1_8_5),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_17_4),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS2_17_s8.INIT=16'hB0BB;
  LUT3 decode_RS2_16_s4 (
    .F(decode_RS2_16_7),
    .I0(decode_RS2_16_11),
    .I1(_zz_decode_RS2_2[16]),
    .I2(decode_RS2_1_8) 
);
defparam decode_RS2_16_s4.INIT=8'h3A;
  LUT3 decode_RS2_15_s5 (
    .F(decode_RS2_15_8),
    .I0(RegFilePlugin_regFile_99),
    .I1(RegFilePlugin_regFile_131),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_15_s5.INIT=8'hCA;
  LUT4 decode_RS2_15_s6 (
    .F(decode_RS2_15_9),
    .I0(decode_RS2_15_12),
    .I1(_zz_decode_RS2_1_16_11),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_15_s6.INIT=16'h030A;
  LUT4 decode_RS2_15_s7 (
    .F(decode_RS2_15_10),
    .I0(_zz_decode_RS2_1_16_8),
    .I1(_zz_decode_RS2_1_16_9),
    .I2(_zz_decode_RS2_1_16_10),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_15_s7.INIT=16'h8F00;
  LUT4 decode_RS2_15_s8 (
    .F(decode_RS2_15_11),
    .I0(decode_RS2_15_12),
    .I1(_zz_decode_RS2_1_8_5),
    .I2(execute_arbitration_isValid),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_15_4) 
);
defparam decode_RS2_15_s8.INIT=16'h0777;
  LUT3 decode_RS2_14_s4 (
    .F(decode_RS2_14_7),
    .I0(decode_RS2_14_14),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_14_s4.INIT=8'hC5;
  LUT2 decode_RS2_14_s5 (
    .F(decode_RS2_14_8),
    .I0(decode_to_execute_IS_CSR),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_14_4) 
);
defparam decode_RS2_14_s5.INIT=4'h8;
  LUT3 decode_RS2_13_s3 (
    .F(decode_RS2_13_6),
    .I0(decode_RS2_25_8),
    .I1(decode_RS2_13_8),
    .I2(_zz_decode_RS2_2_13_4) 
);
defparam decode_RS2_13_s3.INIT=8'h10;
  LUT4 decode_RS2_13_s4 (
    .F(decode_RS2_13_7),
    .I0(_zz_decode_RS2_2_13_5),
    .I1(decode_RS2_31_19),
    .I2(decode_RS2_13_9),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_13_s4.INIT=16'h004F;
  LUT2 decode_RS2_12_s3 (
    .F(decode_RS2_12_6),
    .I0(_zz_decode_RS2[12]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_12_s3.INIT=4'h4;
  LUT4 decode_RS2_12_s4 (
    .F(decode_RS2_12_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I1(decode_RS2_12_8),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_12_s4.INIT=16'h5300;
  LUT2 decode_RS2_11_s3 (
    .F(decode_RS2_11_6),
    .I0(decode_RS2_31_19),
    .I1(_zz_decode_RS2_2[11]) 
);
defparam decode_RS2_11_s3.INIT=4'h8;
  LUT4 decode_RS2_11_s4 (
    .F(decode_RS2_11_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I1(decode_RS2_11_8),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_11_s4.INIT=16'hA300;
  LUT2 decode_RS2_10_s6 (
    .F(decode_RS2_10_9),
    .I0(decode_RS2_21_8),
    .I1(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_10_s6.INIT=4'h8;
  LUT4 decode_RS2_10_s7 (
    .F(decode_RS2_10_10),
    .I0(decode_RS2_10_13),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(decode_RS2_21_17) 
);
defparam decode_RS2_10_s7.INIT=16'h3202;
  LUT4 decode_RS2_10_s8 (
    .F(decode_RS2_10_11),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_10_4),
    .I1(decode_to_execute_IS_CSR),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS2_10_14) 
);
defparam decode_RS2_10_s8.INIT=16'h004F;
  LUT2 decode_RS2_9_s4 (
    .F(decode_RS2_9_7),
    .I0(_zz_decode_RS2[9]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_9_s4.INIT=4'h4;
  LUT4 decode_RS2_9_s5 (
    .F(decode_RS2_9_8),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I1(decode_RS2_9_12),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_9_s5.INIT=16'h5300;
  LUT4 decode_RS2_9_s6 (
    .F(decode_RS2_9_9),
    .I0(decode_RS2_9_13),
    .I1(decode_RS2_22_12),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam decode_RS2_9_s6.INIT=16'h3500;
  LUT4 decode_RS2_9_s8 (
    .F(decode_RS2_9_11),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_9_5),
    .I1(decode_to_execute_IS_CSR),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS2_9_14) 
);
defparam decode_RS2_9_s8.INIT=16'h004F;
  LUT3 decode_RS2_8_s4 (
    .F(decode_RS2_8_7),
    .I0(_zz_decode_RS2_1_23_7),
    .I1(decode_RS2_8_9),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_8_s4.INIT=8'h53;
  LUT3 decode_RS2_8_s5 (
    .F(decode_RS2_8_8),
    .I0(decode_RS2_8_13),
    .I1(_zz_decode_RS2_2[8]),
    .I2(decode_RS2_1_8) 
);
defparam decode_RS2_8_s5.INIT=8'h3A;
  LUT3 decode_RS2_7_s4 (
    .F(decode_RS2_7_7),
    .I0(decode_RS2_7_13),
    .I1(_zz_decode_RS2[7]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_7_s4.INIT=8'hC5;
  LUT3 decode_RS2_7_s5 (
    .F(decode_RS2_7_8),
    .I0(decode_RS2_24_10),
    .I1(decode_RS2_7_10),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_7_s5.INIT=8'hA3;
  LUT3 decode_RS2_6_s4 (
    .F(decode_RS2_6_7),
    .I0(decode_RS2_6_17),
    .I1(_zz_decode_RS2_2[6]),
    .I2(decode_RS2_1_8) 
);
defparam decode_RS2_6_s4.INIT=8'hC5;
  LUT2 decode_RS2_5_s4 (
    .F(decode_RS2_5_7),
    .I0(_zz_decode_RS2[5]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_5_s4.INIT=4'h8;
  LUT4 decode_RS2_5_s5 (
    .F(decode_RS2_5_8),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I1(decode_RS2_5_11),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_5_s5.INIT=16'hA300;
  LUT3 decode_RS2_5_s6 (
    .F(decode_RS2_5_9),
    .I0(decode_RS2_26_8),
    .I1(decode_RS2_5_12),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_5_s6.INIT=8'h5C;
  LUT4 decode_RS2_5_s7 (
    .F(decode_RS2_5_10),
    .I0(decode_RS2_5_13),
    .I1(_zz_decode_RS2_1_8_5),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_5_4),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS2_5_s7.INIT=16'hB0BB;
  LUT3 decode_RS2_4_s3 (
    .F(decode_RS2_4_6),
    .I0(decode_RS2_4_10),
    .I1(_zz_decode_RS2[4]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_4_s3.INIT=8'hC5;
  LUT4 decode_RS2_3_s3 (
    .F(decode_RS2_3_6),
    .I0(_zz_decode_RS2_2_28_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(_zz_decode_RS2_2_3_4),
    .I3(decode_RS2_31_19) 
);
defparam decode_RS2_3_s3.INIT=16'h0B00;
  LUT4 decode_RS2_3_s4 (
    .F(decode_RS2_3_7),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I1(decode_RS2_3_9),
    .I2(decode_RS2_20_8),
    .I3(decode_RS2_20_11) 
);
defparam decode_RS2_3_s4.INIT=16'h5300;
  LUT2 decode_RS2_3_s5 (
    .F(decode_RS2_3_8),
    .I0(_zz_decode_RS2[3]),
    .I1(decode_RS2_25_8) 
);
defparam decode_RS2_3_s5.INIT=4'h4;
  LUT3 decode_RS2_2_s3 (
    .F(decode_RS2_2_6),
    .I0(decode_RS2_2_12),
    .I1(_zz_decode_RS2[2]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_2_s3.INIT=8'hC5;
  LUT3 decode_RS2_1_s5 (
    .F(decode_RS2_1_8),
    .I0(n13718_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS2_1_s5.INIT=8'h40;
  LUT2 decode_RS1_31_s6 (
    .F(decode_RS1_31_9),
    .I0(n13742_3),
    .I1(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam decode_RS1_31_s6.INIT=4'h4;
  LUT4 decode_RS1_31_s7 (
    .F(decode_RS1_31_10),
    .I0(n13712_3),
    .I1(decode_RS1_31_11),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_REGFILE_WRITE_VALID) 
);
defparam decode_RS1_31_s7.INIT=16'h1000;
  LUT4 decode_RS1_31_s8 (
    .F(decode_RS1_31_11),
    .I0(n13727_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS1_31_s8.INIT=16'h4000;
  LUT4 decode_RS1_31_s9 (
    .F(decode_RS1_31_12),
    .I0(_zz_RegFilePlugin_regFile_port0[31]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_31_s9.INIT=16'hCA00;
  LUT2 decode_RS1_30_s3 (
    .F(decode_RS1_30_6),
    .I0(_zz_decode_RS2[30]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_30_s3.INIT=4'h8;
  LUT4 decode_RS1_30_s4 (
    .F(decode_RS1_30_7),
    .I0(_zz_RegFilePlugin_regFile_port0[30]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_30_s4.INIT=16'hCA00;
  LUT3 decode_RS1_29_s3 (
    .F(decode_RS1_29_6),
    .I0(_zz_decode_RS2[29]),
    .I1(decode_RS1_29_9),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_29_s3.INIT=8'h5C;
  LUT3 decode_RS1_28_s4 (
    .F(decode_RS1_28_7),
    .I0(_zz_decode_RS2[28]),
    .I1(decode_RS1_28_12),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_28_s4.INIT=8'h5C;
  LUT3 decode_RS1_27_s4 (
    .F(decode_RS1_27_7),
    .I0(_zz_decode_RS2[27]),
    .I1(decode_RS1_27_12),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_27_s4.INIT=8'h5C;
  LUT4 decode_RS1_26_s3 (
    .F(decode_RS1_26_6),
    .I0(decode_RS1_31_11),
    .I1(_zz_decode_RS2[26]),
    .I2(decode_RS1_26_9),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_26_s3.INIT=16'h0777;
  LUT2 decode_RS1_25_s4 (
    .F(decode_RS1_25_7),
    .I0(_zz_decode_RS2[25]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_25_s4.INIT=4'h4;
  LUT4 decode_RS1_25_s5 (
    .F(decode_RS1_25_8),
    .I0(_zz_RegFilePlugin_regFile_port0[25]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_25_s5.INIT=16'h3500;
  LUT3 decode_RS1_24_s3 (
    .F(decode_RS1_24_6),
    .I0(_zz_decode_RS2[24]),
    .I1(decode_RS1_24_9),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_24_s3.INIT=8'h53;
  LUT3 decode_RS1_23_s4 (
    .F(decode_RS1_23_7),
    .I0(_zz_decode_RS2[23]),
    .I1(decode_RS1_23_10),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_23_s4.INIT=8'h53;
  LUT3 decode_RS1_22_s4 (
    .F(decode_RS1_22_7),
    .I0(decode_RS1_31_11),
    .I1(_zz_decode_RS2[22]),
    .I2(decode_RS1_22_8) 
);
defparam decode_RS1_22_s4.INIT=8'h0D;
  LUT4 decode_RS1_21_s6 (
    .F(decode_RS1_21_9),
    .I0(_zz_RegFilePlugin_regFile_port0[21]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_21_s6.INIT=16'hCA00;
  LUT2 decode_RS1_20_s4 (
    .F(decode_RS1_20_7),
    .I0(n13699_3),
    .I1(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_20_s4.INIT=4'h4;
  LUT4 decode_RS1_20_s5 (
    .F(decode_RS1_20_8),
    .I0(n13712_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_20_s5.INIT=16'h00BF;
  LUT3 decode_RS1_18_s3 (
    .F(decode_RS1_18_6),
    .I0(decode_RS1_18_9),
    .I1(_zz_decode_RS2[18]),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_18_s3.INIT=8'h3A;
  LUT3 decode_RS1_14_s3 (
    .F(decode_RS1_14_6),
    .I0(decode_RS1_14_9),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_14_s3.INIT=8'h3A;
  LUT3 decode_RS1_13_s4 (
    .F(decode_RS1_13_7),
    .I0(_zz_decode_RS2[13]),
    .I1(decode_RS1_13_11),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_13_s4.INIT=8'h53;
  LUT4 decode_RS1_13_s5 (
    .F(decode_RS1_13_8),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_13_4),
    .I1(decode_to_execute_IS_CSR),
    .I2(_zz_decode_RS2_1_13_8),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS1_13_s5.INIT=16'hBBF0;
  LUT2 decode_RS1_12_s3 (
    .F(decode_RS1_12_6),
    .I0(_zz_decode_RS2[12]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_12_s3.INIT=4'h8;
  LUT4 decode_RS1_12_s4 (
    .F(decode_RS1_12_7),
    .I0(_zz_RegFilePlugin_regFile_port0[12]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_12_s4.INIT=16'hCA00;
  LUT2 decode_RS1_11_s3 (
    .F(decode_RS1_11_6),
    .I0(_zz_decode_RS2[11]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_11_s3.INIT=4'h4;
  LUT4 decode_RS1_11_s4 (
    .F(decode_RS1_11_7),
    .I0(_zz_RegFilePlugin_regFile_port0[11]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_11_s4.INIT=16'h3500;
  LUT4 decode_RS1_10_s3 (
    .F(decode_RS1_10_6),
    .I0(_zz_decode_RS2[10]),
    .I1(decode_RS1_31_11),
    .I2(decode_RS1_10_9),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_10_s3.INIT=16'h0BBB;
  LUT2 decode_RS1_9_s3 (
    .F(decode_RS1_9_6),
    .I0(_zz_decode_RS2[9]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_9_s3.INIT=4'h8;
  LUT4 decode_RS1_9_s4 (
    .F(decode_RS1_9_7),
    .I0(_zz_RegFilePlugin_regFile_port0[9]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_9_s4.INIT=16'hCA00;
  LUT2 decode_RS1_8_s4 (
    .F(decode_RS1_8_7),
    .I0(_zz_decode_RS2[8]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_8_s4.INIT=4'h8;
  LUT4 decode_RS1_8_s5 (
    .F(decode_RS1_8_8),
    .I0(_zz_RegFilePlugin_regFile_port0[8]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_8_s5.INIT=16'hCA00;
  LUT2 decode_RS1_7_s4 (
    .F(decode_RS1_7_7),
    .I0(_zz_decode_RS2[7]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_7_s4.INIT=4'h8;
  LUT4 decode_RS1_7_s5 (
    .F(decode_RS1_7_8),
    .I0(_zz_RegFilePlugin_regFile_port0[7]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_7_s5.INIT=16'hCA00;
  LUT2 decode_RS1_6_s4 (
    .F(decode_RS1_6_7),
    .I0(_zz_decode_RS2[6]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_6_s4.INIT=4'h8;
  LUT4 decode_RS1_6_s5 (
    .F(decode_RS1_6_8),
    .I0(_zz_RegFilePlugin_regFile_port0[6]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_6_s5.INIT=16'hCA00;
  LUT4 decode_RS1_5_s3 (
    .F(decode_RS1_5_6),
    .I0(_zz_decode_RS2[5]),
    .I1(decode_RS1_31_11),
    .I2(decode_RS1_5_9),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_5_s3.INIT=16'h0BBB;
  LUT3 decode_RS1_4_s3 (
    .F(decode_RS1_4_6),
    .I0(decode_RS1_4_9),
    .I1(_zz_decode_RS2[4]),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_4_s3.INIT=8'hC5;
  LUT2 decode_RS1_3_s5 (
    .F(decode_RS1_3_8),
    .I0(decode_RS1_3_13),
    .I1(_zz_decode_RS2_1_8_5) 
);
defparam decode_RS1_3_s5.INIT=4'h4;
  LUT3 decode_RS1_3_s6 (
    .F(decode_RS1_3_9),
    .I0(_zz_decode_RS2_1_12_10),
    .I1(decode_RS1_3_14),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam decode_RS1_3_s6.INIT=8'hAC;
  LUT4 decode_RS1_3_s7 (
    .F(decode_RS1_3_10),
    .I0(decode_RS1_3_15),
    .I1(decode_RS1_3_22),
    .I2(decode_RS1_3_13),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS1_3_s7.INIT=16'hBBF0;
  LUT2 decode_RS1_3_s8 (
    .F(decode_RS1_3_11),
    .I0(_zz_decode_RS2[3]),
    .I1(decode_RS1_31_11) 
);
defparam decode_RS1_3_s8.INIT=4'h8;
  LUT4 decode_RS1_3_s9 (
    .F(decode_RS1_3_12),
    .I0(_zz_RegFilePlugin_regFile_port0[3]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_3_s9.INIT=16'hCA00;
  LUT3 decode_RS1_2_s4 (
    .F(decode_RS1_2_7),
    .I0(_zz_decode_RS2[2]),
    .I1(decode_RS1_2_12),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_2_s4.INIT=8'h5C;
  LUT3 decode_RS1_0_s3 (
    .F(decode_RS1_0_6),
    .I0(decode_RS1_0_9),
    .I1(_zz_decode_RS2[0]),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_0_s3.INIT=8'hC5;
  LUT4 n8302_s5 (
    .F(n8302_8),
    .I0(n8302_17),
    .I1(n21860_4),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam n8302_s5.INIT=16'hC5FC;
  LUT4 n8302_s6 (
    .F(n8302_9),
    .I0(n31_3),
    .I1(decode_RS2_31_15),
    .I2(n8302_18),
    .I3(_zz_decode_RS2_1_16_9) 
);
defparam n8302_s6.INIT=16'h5333;
  LUT2 n8302_s7 (
    .F(n8302_10),
    .I0(decode_to_execute_SRC2[4]),
    .I1(n8302_19) 
);
defparam n8302_s7.INIT=4'h2;
  LUT4 n8302_s8 (
    .F(n8302_11),
    .I0(n8302_20),
    .I1(n8302_21),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam n8302_s8.INIT=16'h03F5;
  LUT2 n8302_s9 (
    .F(n8302_12),
    .I0(decode_to_execute_SRC2[4]),
    .I1(n8302_22) 
);
defparam n8302_s9.INIT=4'h2;
  LUT4 n8302_s10 (
    .F(n8302_13),
    .I0(execute_CsrPlugin_csr_3201),
    .I1(clint_logic_io_time[33]),
    .I2(n8302_23),
    .I3(n8302_24) 
);
defparam n8302_s10.INIT=16'h7000;
  LUT4 n8302_s11 (
    .F(n8302_14),
    .I0(n8302_25),
    .I1(n8302_26),
    .I2(n8302_27),
    .I3(n8302_28) 
);
defparam n8302_s11.INIT=16'h8000;
  LUT4 n8302_s12 (
    .F(n8302_15),
    .I0(CsrPlugin_medeleg_IAF),
    .I1(execute_CsrPlugin_csr_770),
    .I2(execute_CsrPlugin_csr_834),
    .I3(CsrPlugin_mcause_exceptionCode[1]) 
);
defparam n8302_s12.INIT=16'h0777;
  LUT4 n8303_s4 (
    .F(n8303_7),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(n8303_14),
    .I2(decode_to_execute_ALU_CTRL[1]),
    .I3(n8303_15) 
);
defparam n8303_s4.INIT=16'hF20D;
  LUT3 n8303_s6 (
    .F(n8303_9),
    .I0(n8303_17),
    .I1(n8303_18),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam n8303_s6.INIT=8'h3A;
  LUT3 n8303_s7 (
    .F(n8303_10),
    .I0(n8303_19),
    .I1(n8303_20),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam n8303_s7.INIT=8'hCA;
  LUT4 n8303_s8 (
    .F(n8303_11),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[0]),
    .I2(clint_logic_io_time[32]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam n8303_s8.INIT=16'h0777;
  LUT4 n8303_s9 (
    .F(n8303_12),
    .I0(n8303_21),
    .I1(n8303_22),
    .I2(n8303_23),
    .I3(n8303_24) 
);
defparam n8303_s9.INIT=16'h8000;
  LUT4 n8303_s10 (
    .F(n8303_13),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[0]),
    .I2(MmuPlugin_satp_ppn[0]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam n8303_s10.INIT=16'h0777;
  LUT3 _zz_decode_RS2_1_31_s3 (
    .F(_zz_decode_RS2_1_31_6),
    .I0(MmuPlugin_shared_state_1[1]),
    .I1(MmuPlugin_shared_state_1[2]),
    .I2(MmuPlugin_shared_state_1[0]) 
);
defparam _zz_decode_RS2_1_31_s3.INIT=8'h10;
  LUT3 _zz_decode_RS2_1_24_s2 (
    .F(_zz_decode_RS2_1_24_5),
    .I0(MmuPlugin_satp_ppn[12]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[2]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_24_s2.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_24_s3 (
    .F(_zz_decode_RS2_1_24_6),
    .I0(_zz_decode_RS2_1_24_7),
    .I1(execute_SrcPlugin_addSub[24]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_24_s3.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_23_s4 (
    .F(_zz_decode_RS2_1_23_7),
    .I0(decode_RS2_31_15),
    .I1(n8303_20),
    .I2(decode_to_execute_SRC2[4]),
    .I3(_zz_decode_RS2_1_23_12) 
);
defparam _zz_decode_RS2_1_23_s4.INIT=16'h5FC0;
  LUT4 _zz_decode_RS2_1_23_s6 (
    .F(_zz_decode_RS2_1_23_9),
    .I0(_zz_decode_RS2_1_23_13),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[4]),
    .I3(_zz_decode_RS2_1_4_4) 
);
defparam _zz_decode_RS2_1_23_s6.INIT=16'h3500;
  LUT4 _zz_decode_RS2_1_23_s7 (
    .F(_zz_decode_RS2_1_23_10),
    .I0(execute_SrcPlugin_addSub[23]),
    .I1(_zz_decode_RS2_1_12_7),
    .I2(_zz_decode_RS2_1_23_17),
    .I3(_zz_decode_RS2_1_12_26) 
);
defparam _zz_decode_RS2_1_23_s7.INIT=16'h0700;
  LUT3 _zz_decode_RS2_1_23_s8 (
    .F(_zz_decode_RS2_1_23_11),
    .I0(MmuPlugin_satp_ppn[11]),
    .I1(MmuPlugin_shared_pteBuffer_PPN1[1]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_23_s8.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_20_s5 (
    .F(_zz_decode_RS2_1_20_8),
    .I0(_zz_decode_RS2_1_20_13),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_20_s5.INIT=8'hCA;
  LUT4 _zz_decode_RS2_1_20_s6 (
    .F(_zz_decode_RS2_1_20_9),
    .I0(_zz_decode_RS2_1_20_14),
    .I1(_zz_decode_RS2_1_20_15),
    .I2(_zz_decode_RS2_1_20_16),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_20_s6.INIT=16'hF0EE;
  LUT4 _zz_decode_RS2_1_20_s7 (
    .F(_zz_decode_RS2_1_20_10),
    .I0(_zz_decode_RS2_1_20_17),
    .I1(execute_SrcPlugin_addSub[20]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_20_s7.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_20_s8 (
    .F(_zz_decode_RS2_1_20_11),
    .I0(_zz_decode_RS2_1_20_18),
    .I1(_zz_decode_RS2_1_20_19),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_20_s8.INIT=16'h33CA;
  LUT3 _zz_decode_RS2_1_20_s9 (
    .F(_zz_decode_RS2_1_20_12),
    .I0(_zz_decode_RS2_1_20_10),
    .I1(n21841_5),
    .I2(_zz_decode_RS2_1_31_9) 
);
defparam _zz_decode_RS2_1_20_s9.INIT=8'h35;
  LUT4 _zz_decode_RS2_1_16_s5 (
    .F(_zz_decode_RS2_1_16_8),
    .I0(_zz_decode_RS2_1_16_16),
    .I1(n20_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_16_17) 
);
defparam _zz_decode_RS2_1_16_s5.INIT=16'hFA03;
  LUT2 _zz_decode_RS2_1_16_s6 (
    .F(_zz_decode_RS2_1_16_9),
    .I0(decode_to_execute_SRC2[4]),
    .I1(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_16_s6.INIT=4'h1;
  LUT4 _zz_decode_RS2_1_16_s7 (
    .F(_zz_decode_RS2_1_16_10),
    .I0(_zz_decode_RS2_1_16_18),
    .I1(decode_RS2_31_15),
    .I2(_zz_decode_RS2_1_16_19),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_16_s7.INIT=16'hACCF;
  LUT4 _zz_decode_RS2_1_16_s8 (
    .F(_zz_decode_RS2_1_16_11),
    .I0(n8303_19),
    .I1(n8303_20),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_16_s8.INIT=16'h0305;
  LUT4 _zz_decode_RS2_1_16_s10 (
    .F(_zz_decode_RS2_1_16_13),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_decode_RS2_1_16_20),
    .I3(_zz_decode_RS2_1_20_6) 
);
defparam _zz_decode_RS2_1_16_s10.INIT=16'hEF00;
  LUT2 _zz_decode_RS2_1_16_s11 (
    .F(_zz_decode_RS2_1_16_14),
    .I0(_zz_decode_RS2_1_31_9),
    .I1(_zz_decode_RS2_1_16_20) 
);
defparam _zz_decode_RS2_1_16_s11.INIT=4'h4;
  LUT3 _zz_decode_RS2_1_16_s12 (
    .F(_zz_decode_RS2_1_16_15),
    .I0(MmuPlugin_satp_ppn[4]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[4]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_16_s12.INIT=8'h53;
  LUT4 _zz_decode_RS2_1_14_s4 (
    .F(_zz_decode_RS2_1_14_7),
    .I0(_zz_decode_RS2_1_14_10),
    .I1(_zz_decode_RS2_1_14_11),
    .I2(_zz_decode_RS2_1_14_12),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_14_s4.INIT=16'hF0EE;
  LUT3 _zz_decode_RS2_1_14_s5 (
    .F(_zz_decode_RS2_1_14_8),
    .I0(_zz_decode_RS2_1_14_9),
    .I1(decode_RS2_17_12),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_14_s5.INIT=8'hC5;
  LUT4 _zz_decode_RS2_1_14_s6 (
    .F(_zz_decode_RS2_1_14_9),
    .I0(_zz_decode_RS2_1_14_13),
    .I1(execute_SrcPlugin_addSub[14]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_14_s6.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_13_s5 (
    .F(_zz_decode_RS2_1_13_8),
    .I0(_zz_decode_RS2_1_13_12),
    .I1(execute_SrcPlugin_addSub[13]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_13_s5.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_1_13_s7 (
    .F(_zz_decode_RS2_1_13_10),
    .I0(_zz_decode_RS2_1_13_14),
    .I1(_zz_decode_RS2_1_13_21),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_13_s7.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_13_s8 (
    .F(_zz_decode_RS2_1_13_11),
    .I0(MmuPlugin_satp_ppn[1]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[1]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_13_s8.INIT=8'h53;
  LUT2 _zz_decode_RS2_1_12_s4 (
    .F(_zz_decode_RS2_1_12_7),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s4.INIT=4'h9;
  LUT3 _zz_decode_RS2_1_12_s7 (
    .F(_zz_decode_RS2_1_12_10),
    .I0(_zz_decode_RS2_1_20_16),
    .I1(_zz_decode_RS2_1_20_13),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_12_s7.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_12_s9 (
    .F(_zz_decode_RS2_1_12_12),
    .I0(MmuPlugin_satp_ppn[0]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[0]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam _zz_decode_RS2_1_12_s9.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_11_s4 (
    .F(_zz_decode_RS2_1_11_7),
    .I0(_zz_decode_RS2_1_20_8),
    .I1(decode_to_execute_SRC2[4]),
    .I2(_zz_decode_RS2_1_20_9) 
);
defparam _zz_decode_RS2_1_11_s4.INIT=8'hB8;
  LUT3 _zz_decode_RS2_1_11_s5 (
    .F(_zz_decode_RS2_1_11_8),
    .I0(_zz_decode_RS2_1_11_9),
    .I1(_zz_decode_RS2_1_20_11),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_11_s5.INIT=8'h35;
  LUT4 _zz_decode_RS2_1_11_s6 (
    .F(_zz_decode_RS2_1_11_9),
    .I0(_zz_decode_RS2_1_11_10),
    .I1(dataCache_1_io_cpu_execute_address_11_15),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_11_s6.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_1_8_s5 (
    .F(_zz_decode_RS2_1_8_8),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[8]),
    .I3(decode_to_execute_SRC1[8]) 
);
defparam _zz_decode_RS2_1_8_s5.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_1_8_s6 (
    .F(_zz_decode_RS2_1_8_9),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute) 
);
defparam _zz_decode_RS2_1_8_s6.INIT=8'h01;
  LUT2 _zz_decode_RS2_1_8_s7 (
    .F(_zz_decode_RS2_1_8_10),
    .I0(MmuPlugin_shared_state_1[2]),
    .I1(MmuPlugin_shared_state_1[0]) 
);
defparam _zz_decode_RS2_1_8_s7.INIT=4'h4;
  LUT2 _zz_decode_RS2_1_8_s8 (
    .F(_zz_decode_RS2_1_8_11),
    .I0(memory_arbitration_isValid),
    .I1(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s8.INIT=4'h1;
  LUT4 _zz_decode_RS2_1_7_s2 (
    .F(_zz_decode_RS2_1_7_5),
    .I0(_zz_decode_RS2_1_7_6),
    .I1(dataCache_1_io_cpu_execute_address_7_15),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_7_s2.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_1_4_s5 (
    .F(_zz_decode_RS2_1_4_8),
    .I0(decode_RS1_3_15),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_4_s5.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_4_s6 (
    .F(_zz_decode_RS2_1_4_9),
    .I0(_zz_decode_RS2_1_4_13),
    .I1(_zz_decode_RS2_1_4_14),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_4_s6.INIT=8'hCA;
  LUT4 _zz_decode_RS2_1_4_s7 (
    .F(_zz_decode_RS2_1_4_10),
    .I0(_zz_decode_RS2_1_4_15),
    .I1(_zz_decode_RS2_1_20_18),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_4_s7.INIT=16'h0CF5;
  LUT4 _zz_decode_RS2_1_4_s9 (
    .F(_zz_decode_RS2_1_4_12),
    .I0(_zz_decode_RS2_1_12_14),
    .I1(_zz_decode_RS2_1_4_16),
    .I2(_zz_decode_RS2_1_4_17),
    .I3(_zz_decode_RS2_1_12_26) 
);
defparam _zz_decode_RS2_1_4_s9.INIT=16'h0700;
  LUT3 _zz_decode_RS2_1_2_s3 (
    .F(_zz_decode_RS2_1_2_6),
    .I0(_zz_decode_RS2_1_13_13),
    .I1(_zz_decode_RS2_1_2_8),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_2_s3.INIT=8'hA3;
  LUT2 _zz_decode_RS2_2_31_s5 (
    .F(_zz_decode_RS2_2_31_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(memory_to_writeBack_INSTRUCTION[12]) 
);
defparam _zz_decode_RS2_2_31_s5.INIT=4'h1;
  LUT2 _zz_decode_RS2_2_31_s9 (
    .F(_zz_decode_RS2_2_31_12),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_31_s9.INIT=4'h8;
  LUT2 _zz_decode_RS2_2_29_s4 (
    .F(_zz_decode_RS2_2_29_7),
    .I0(memory_to_writeBack_INSTRUCTION[12]),
    .I1(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_29_s4.INIT=4'h1;
  LUT3 _zz_decode_RS2_2_8_s3 (
    .F(_zz_decode_RS2_2_8_6),
    .I0(dataCache_1_io_cpu_writeBack_data[24]),
    .I1(writeBack_DBusCachedPlugin_rspRf_0_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_8_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_2_5_s3 (
    .F(_zz_decode_RS2_2_5_6),
    .I0(dataCache_1_io_cpu_writeBack_data[21]),
    .I1(_zz_decode_RS2_2_5_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_5_s3.INIT=8'h5C;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s5 (
    .F(IBusCachedPlugin_fetchPc_output_fire_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(IBusCachedPlugin_fetchPc_output_fire_13),
    .I3(IBusCachedPlugin_fetchPc_output_fire_14) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s5.INIT=16'hFE00;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s6 (
    .F(IBusCachedPlugin_fetchPc_output_fire_9),
    .I0(IBusCachedPlugin_fetchPc_output_fire_15),
    .I1(IBusCachedPlugin_fetchPc_output_fire_16),
    .I2(IBusCachedPlugin_fetchPc_output_fire_53),
    .I3(IBusCachedPlugin_fetchPc_output_fire_18) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s6.INIT=16'h0D00;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s7 (
    .F(IBusCachedPlugin_fetchPc_output_fire_10),
    .I0(lineLoader_flushPending_11),
    .I1(_zz_when_InstructionCache_l342),
    .I2(lineLoader_flushCounter[6]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_19) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s7.INIT=16'h4000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s8 (
    .F(IBusCachedPlugin_fetchPc_output_fire_11),
    .I0(n20571_14),
    .I1(n20571_13),
    .I2(execute_arbitration_isValid),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s8.INIT=16'h001F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s9 (
    .F(IBusCachedPlugin_fetchPc_output_fire_12),
    .I0(IBusCachedPlugin_fetchPc_output_fire_20),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(IBusCachedPlugin_fetchPc_booted),
    .I3(execute_arbitration_isValid_10) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s9.INIT=16'h1000;
  LUT4 n10472_s5 (
    .F(n10472_8),
    .I0(execute_CsrPlugin_csr_384),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_RESCHEDULE_NEXT) 
);
defparam n10472_s5.INIT=16'h0777;
  LUT4 n10472_s7 (
    .F(n10472_10),
    .I0(n10472_8),
    .I1(IBusCachedPlugin_decodePc_pcReg[1]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I3(execute_arbitration_isValid_12) 
);
defparam n10472_s7.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_31_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_9),
    .I2(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(n10472_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s4.INIT=16'hC355;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_31_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_31_11),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s5.INIT=16'hAC00;
  LUT2 IBusCachedPlugin_fetchPc_pc_30_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_30_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pc_29_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s3.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_30_7),
    .I0(execute_arbitration_isValid_12),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(IBusCachedPlugin_fetchPc_pc_30_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s4.INIT=8'hD0;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_30_8),
    .I0(IBusCachedPlugin_fetchPc_pc_30_10),
    .I1(IBusCachedPlugin_fetchPc_pc_30_11),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s5.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_29_6),
    .I0(IBusCachedPlugin_decodePc_pcReg[29]),
    .I1(execute_BranchPlugin_branchAdder[29]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I3(execute_arbitration_isValid_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s3.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_29_7),
    .I0(IBusCachedPlugin_fetchPc_pc_29_9),
    .I1(IBusCachedPlugin_fetchPc_pc_29_10),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s4.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_29_8),
    .I0(IBusCachedPlugin_fetchPc_pc_29_11),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_12),
    .I3(IBusCachedPlugin_fetchPc_pc_29_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s5.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_28_7),
    .I0(CsrPlugin_sepc[28]),
    .I1(CsrPlugin_mepc[28]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_28_8),
    .I0(CsrPlugin_mtvec_base[26]),
    .I1(CsrPlugin_stvec_base[26]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s5.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_28_10),
    .I0(IBusCachedPlugin_decodePc_pcReg[28]),
    .I1(execute_BranchPlugin_branchAdder[28]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_27_7),
    .I0(CsrPlugin_sepc[27]),
    .I1(CsrPlugin_mepc[27]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_27_8),
    .I0(CsrPlugin_mtvec_base[25]),
    .I1(CsrPlugin_stvec_base[25]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s5.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_27_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[27]),
    .I1(execute_BranchPlugin_branchAdder[27]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s6.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_26_7),
    .I0(CsrPlugin_sepc[26]),
    .I1(CsrPlugin_mepc[26]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_26_8),
    .I0(CsrPlugin_mtvec_base[24]),
    .I1(CsrPlugin_stvec_base[24]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s5.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_26_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[26]),
    .I1(execute_BranchPlugin_branchAdder[26]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s6.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_26_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(IBusCachedPlugin_fetchPc_pc_23_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_25_7),
    .I0(CsrPlugin_sepc[25]),
    .I1(CsrPlugin_mepc[25]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_25_8),
    .I0(CsrPlugin_mtvec_base[23]),
    .I1(CsrPlugin_stvec_base[23]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s5.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_25_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[25]),
    .I1(execute_BranchPlugin_branchAdder[25]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s6.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_24_7),
    .I0(CsrPlugin_sepc[24]),
    .I1(CsrPlugin_mepc[24]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_24_8),
    .I0(CsrPlugin_mtvec_base[22]),
    .I1(CsrPlugin_stvec_base[22]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s5.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_24_9),
    .I0(IBusCachedPlugin_decodePc_pcReg[24]),
    .I1(execute_BranchPlugin_branchAdder[24]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s6.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_23_7),
    .I0(execute_BranchPlugin_branchAdder[23]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[23]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_23_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_23_8),
    .I0(CsrPlugin_sepc[23]),
    .I1(CsrPlugin_mepc[23]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_23_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_23_9),
    .I0(CsrPlugin_mtvec_base[21]),
    .I1(CsrPlugin_stvec_base[21]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s6.INIT=8'hAC;
  LUT2 IBusCachedPlugin_fetchPc_pc_23_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_23_10),
    .I0(IBusCachedPlugin_fetchPc_pc_29_12),
    .I1(IBusCachedPlugin_fetchPc_pc_29_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s7.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_22_7),
    .I0(execute_BranchPlugin_branchAdder[22]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[22]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_22_8),
    .I0(CsrPlugin_sepc[22]),
    .I1(CsrPlugin_mepc[22]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_22_9),
    .I0(CsrPlugin_mtvec_base[20]),
    .I1(CsrPlugin_stvec_base[20]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s6.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_22_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_22_11),
    .I3(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_21_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_22_11),
    .I2(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s3.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_21_7),
    .I0(execute_arbitration_isValid_12),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(IBusCachedPlugin_fetchPc_pc_21_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s4.INIT=8'hD0;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_21_8),
    .I0(IBusCachedPlugin_fetchPc_pc_21_10),
    .I1(IBusCachedPlugin_fetchPc_pc_21_11),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s5.INIT=16'hA300;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_20_6),
    .I0(execute_arbitration_isValid_12),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(IBusCachedPlugin_fetchPc_pc_20_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s3.INIT=8'hD0;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_20_7),
    .I0(IBusCachedPlugin_fetchPc_pc_20_10),
    .I1(IBusCachedPlugin_fetchPc_pc_20_11),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s4.INIT=16'hA300;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_19_7),
    .I0(CsrPlugin_sepc[19]),
    .I1(CsrPlugin_mepc[19]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_19_8),
    .I0(CsrPlugin_mtvec_base[17]),
    .I1(CsrPlugin_stvec_base[17]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_19_9),
    .I0(execute_BranchPlugin_branchAdder[19]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[19]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_19_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s7.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_18_7),
    .I0(execute_arbitration_isValid_12),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(IBusCachedPlugin_fetchPc_pc_18_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s4.INIT=8'hD0;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_18_8),
    .I0(IBusCachedPlugin_fetchPc_pc_18_10),
    .I1(IBusCachedPlugin_fetchPc_pc_18_11),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s5.INIT=16'hA300;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_17_6),
    .I0(execute_arbitration_isValid_12),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(IBusCachedPlugin_fetchPc_pc_17_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s3.INIT=8'hD0;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_17_7),
    .I0(IBusCachedPlugin_fetchPc_pc_17_10),
    .I1(IBusCachedPlugin_fetchPc_pc_17_11),
    .I2(n17838_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s4.INIT=16'hA300;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_17_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s5.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_16_7),
    .I0(CsrPlugin_sepc[16]),
    .I1(CsrPlugin_mepc[16]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_16_8),
    .I0(CsrPlugin_mtvec_base[14]),
    .I1(CsrPlugin_stvec_base[14]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_16_9),
    .I0(execute_BranchPlugin_branchAdder[16]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[16]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s6.INIT=16'h0F77;
  LUT2 IBusCachedPlugin_fetchPc_pc_16_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_16_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I1(IBusCachedPlugin_fetchPc_pc_15_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s7.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_15_7),
    .I0(execute_BranchPlugin_branchAdder[15]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[15]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_15_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_15_8),
    .I0(CsrPlugin_sepc[15]),
    .I1(CsrPlugin_mepc[15]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_15_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_15_9),
    .I0(CsrPlugin_mtvec_base[13]),
    .I1(CsrPlugin_stvec_base[13]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s6.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_15_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(IBusCachedPlugin_fetchPc_pc_12_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_14_7),
    .I0(CsrPlugin_sepc[14]),
    .I1(CsrPlugin_mepc[14]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_14_8),
    .I0(CsrPlugin_mtvec_base[12]),
    .I1(CsrPlugin_stvec_base[12]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_14_9),
    .I0(execute_BranchPlugin_branchAdder[14]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[14]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s6.INIT=16'h0F77;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_14_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_12_10),
    .I3(IBusCachedPlugin_fetchPc_pcReg[14]) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s7.INIT=16'h7F80;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_13_7),
    .I0(CsrPlugin_sepc[13]),
    .I1(CsrPlugin_mepc[13]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_13_8),
    .I0(CsrPlugin_mtvec_base[11]),
    .I1(CsrPlugin_stvec_base[11]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_13_9),
    .I0(execute_BranchPlugin_branchAdder[13]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[13]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_13_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_12_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[13]) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s7.INIT=8'h78;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_12_7),
    .I0(execute_BranchPlugin_branchAdder[12]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[12]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_12_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_12_8),
    .I0(CsrPlugin_sepc[12]),
    .I1(CsrPlugin_mepc[12]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_12_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_12_9),
    .I0(CsrPlugin_mtvec_base[10]),
    .I1(CsrPlugin_stvec_base[10]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s6.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_12_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I3(IBusCachedPlugin_fetchPc_pc_9_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_11_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_11_7),
    .I0(CsrPlugin_sepc[11]),
    .I1(CsrPlugin_mepc[11]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_11_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_11_8),
    .I0(CsrPlugin_mtvec_base[9]),
    .I1(CsrPlugin_stvec_base[9]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_11_9),
    .I0(execute_BranchPlugin_branchAdder[11]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[11]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s6.INIT=16'h0F77;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_11_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_10_7),
    .I0(CsrPlugin_sepc[10]),
    .I1(CsrPlugin_mepc[10]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_10_8),
    .I0(CsrPlugin_mtvec_base[8]),
    .I1(CsrPlugin_stvec_base[8]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_10_9),
    .I0(execute_BranchPlugin_branchAdder[10]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[10]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_10_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I1(IBusCachedPlugin_fetchPc_pc_9_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s7.INIT=8'h78;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_9_7),
    .I0(execute_BranchPlugin_branchAdder[9]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[9]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_9_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_9_8),
    .I0(CsrPlugin_sepc[9]),
    .I1(CsrPlugin_mepc[9]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_9_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_9_9),
    .I0(CsrPlugin_mtvec_base[7]),
    .I1(CsrPlugin_stvec_base[7]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s6.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_9_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_5_10),
    .I3(IBusCachedPlugin_fetchPc_pc_9_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s7.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_8_7),
    .I0(execute_BranchPlugin_branchAdder[8]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[8]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_8_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_8_8),
    .I0(CsrPlugin_sepc[8]),
    .I1(CsrPlugin_mepc[8]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_8_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_8_9),
    .I0(CsrPlugin_mtvec_base[6]),
    .I1(CsrPlugin_stvec_base[6]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s6.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_7_7),
    .I0(CsrPlugin_sepc[7]),
    .I1(CsrPlugin_mepc[7]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_7_8),
    .I0(CsrPlugin_mtvec_base[5]),
    .I1(CsrPlugin_stvec_base[5]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_7_9),
    .I0(execute_BranchPlugin_branchAdder[7]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[7]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_6_7),
    .I0(CsrPlugin_sepc[6]),
    .I1(CsrPlugin_mepc[6]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_6_8),
    .I0(CsrPlugin_mtvec_base[4]),
    .I1(CsrPlugin_stvec_base[4]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_6_9),
    .I0(execute_BranchPlugin_branchAdder[6]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[6]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_6_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[6]) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s7.INIT=8'h78;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_5_7),
    .I0(execute_BranchPlugin_branchAdder[5]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[5]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_5_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_5_8),
    .I0(CsrPlugin_sepc[5]),
    .I1(CsrPlugin_mepc[5]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_5_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_5_9),
    .I0(CsrPlugin_mtvec_base[3]),
    .I1(CsrPlugin_stvec_base[3]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s6.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_5_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[4]) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_4_7),
    .I0(CsrPlugin_sepc[4]),
    .I1(CsrPlugin_mepc[4]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_4_8),
    .I0(CsrPlugin_mtvec_base[2]),
    .I1(CsrPlugin_stvec_base[2]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_4_9),
    .I0(execute_BranchPlugin_branchAdder[4]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[4]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_4_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s7.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_3_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_3_7),
    .I0(CsrPlugin_sepc[3]),
    .I1(CsrPlugin_mepc[3]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_3_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_3_8),
    .I0(CsrPlugin_mtvec_base[1]),
    .I1(CsrPlugin_stvec_base[1]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s5.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_3_9),
    .I0(execute_BranchPlugin_branchAdder[3]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[3]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s6.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_3_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_3_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s7.INIT=8'h78;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_2_7),
    .I0(execute_BranchPlugin_branchAdder[2]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_12),
    .I2(memory_to_writeBack_PC[2]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s4.INIT=16'h0F77;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_2_8),
    .I0(CsrPlugin_sepc[2]),
    .I1(CsrPlugin_mepc[2]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_2_9),
    .I0(CsrPlugin_mtvec_base[0]),
    .I1(CsrPlugin_stvec_base[0]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s6.INIT=8'hAC;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s5 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_8),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_13),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_24),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_15),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s5.INIT=16'h0E00;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s6 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_16),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_17),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_18) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s6.INIT=16'h00F1;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s7 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_10),
    .I0(n28658_4),
    .I1(_zz__zz_decode_IS_CSR_127),
    .I2(MmuPlugin_shared_portSortedOh[1]),
    .I3(CsrPlugin_interrupt_valid) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s7.INIT=16'h00BF;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s9 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_12),
    .I0(decode_to_execute_RESCHEDULE_NEXT),
    .I1(execute_arbitration_isValid),
    .I2(n17838_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_19) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s9.INIT=16'h0700;
  LUT2 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s3 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s3.INIT=4'h2;
  LUT2 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s4 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_7),
    .I0(IBusCachedPlugin_decompressor_isRvc_11),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s4.INIT=4'h8;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s5 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_8),
    .I0(n19783_13),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_9),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_10),
    .I3(n19787_13) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s5.INIT=16'hBBB0;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s4 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_7),
    .I0(n19757_10),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_7),
    .I2(n19774_9),
    .I3(n19787_15) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s4.INIT=16'hBBB0;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s3 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_6),
    .I0(IBusCachedPlugin_decompressor_bufferData[9]),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_7),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s3.INIT=8'hC5;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s4 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_7),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_10),
    .I1(IBusCachedPlugin_decompressor_bufferData[8]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s4.INIT=8'hA3;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s5 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_8),
    .I0(n19763_8),
    .I1(n19782_13),
    .I2(n19782_12),
    .I3(n19782_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s5.INIT=16'h0007;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s4 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_7),
    .I0(IBusCachedPlugin_decompressor_bufferData[7]),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_11),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s4.INIT=8'hC5;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s5 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8),
    .I0(IBusCachedPlugin_decompressor_bufferData[5]),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_12),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s5.INIT=8'hC5;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s6 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s6.INIT=16'hA0C0;
  LUT2 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s7 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_10),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s7.INIT=4'h2;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s2 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_5),
    .I0(dataCache_1_io_cpu_writeBack_exclusiveOk),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(stageB_request_isLrsc),
    .I3(memCmdSent) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s2.INIT=16'h00BF;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s3 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_6),
    .I0(stageB_dataColisions[0]),
    .I1(stageB_request_isAmo),
    .I2(stageA_dataColisions_0_6) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s3.INIT=8'h70;
  LUT4 when_DBusCachedPlugin_l544_s4 (
    .F(when_DBusCachedPlugin_l544_7),
    .I0(stageB_amo_internal_resultRegValid),
    .I1(stageB_request_isAmo),
    .I2(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .I3(dataCache_1_io_cpu_writeBack_isWrite) 
);
defparam when_DBusCachedPlugin_l544_s4.INIT=16'hB0BB;
  LUT4 when_DBusCachedPlugin_l544_s5 (
    .F(when_DBusCachedPlugin_l544_8),
    .I0(dBus_rsp_regNext_valid),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .I2(dataCache_1_io_cpu_writeBack_isWrite),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam when_DBusCachedPlugin_l544_s5.INIT=16'hCA00;
  LUT2 when_DBusCachedPlugin_l544_s6 (
    .F(when_DBusCachedPlugin_l544_9),
    .I0(dataCache_1_io_cpu_writeBack_exclusiveOk),
    .I1(stageB_request_isLrsc) 
);
defparam when_DBusCachedPlugin_l544_s6.INIT=4'h4;
  LUT4 when_DBusCachedPlugin_l544_s7 (
    .F(when_DBusCachedPlugin_l544_10),
    .I0(stageB_request_isAmo),
    .I1(stageB_mmuRsp_allowRead),
    .I2(dataCache_1_io_cpu_writeBack_isWrite),
    .I3(stageB_mmuRsp_allowWrite) 
);
defparam when_DBusCachedPlugin_l544_s7.INIT=16'hDC0C;
  LUT3 writeBack_DBusCachedPlugin_rspRf_0_s4 (
    .F(writeBack_DBusCachedPlugin_rspRf_0_7),
    .I0(stageB_dataReadRsp_0[8]),
    .I1(dBus_rsp_regNext_payload_data[8]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam writeBack_DBusCachedPlugin_rspRf_0_s4.INIT=8'hCA;
  LUT3 writeBack_DBusCachedPlugin_rspRf_0_s5 (
    .F(writeBack_DBusCachedPlugin_rspRf_0_8),
    .I0(stageB_dataReadRsp_0[0]),
    .I1(dBus_rsp_regNext_payload_data[0]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam writeBack_DBusCachedPlugin_rspRf_0_s5.INIT=8'h35;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[31]),
    .I2(clint_logic_io_time[63]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_31_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_31_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_31_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_31_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s3.INIT=16'h8000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_7),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_mode),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_31_12) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s4.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_5),
    .I0(MmuPlugin_satp_asid[8]),
    .I1(execute_CsrPlugin_csr_384),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_30_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s2.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_6),
    .I0(execute_CsrPlugin_csr_261),
    .I1(CsrPlugin_stvec_base[28]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_30_8),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_30_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s3.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_5),
    .I0(CsrPlugin_sepc[29]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_6),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[27]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_29_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_29_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s3.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_7),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_asid[7]),
    .I2(clint_logic_io_time[61]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_8),
    .I0(CsrPlugin_stval[29]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(clint_logic_io_time[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_5),
    .I0(CsrPlugin_sepc[28]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_384),
    .I3(MmuPlugin_satp_asid[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_28_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_28_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_28_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_28_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_5),
    .I0(CsrPlugin_sepc[27]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_384),
    .I3(MmuPlugin_satp_asid[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_27_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_27_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_27_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_27_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_5),
    .I0(CsrPlugin_sepc[26]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_6),
    .I0(CsrPlugin_stval[26]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_26_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_26_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s3.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_7),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[26]),
    .I2(CsrPlugin_stvec_base[24]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[26]),
    .I2(CsrPlugin_mtvec_base[24]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_5),
    .I0(CsrPlugin_sepc[25]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_25_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_25_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_25_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_25_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_5),
    .I0(CsrPlugin_sepc[24]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_24_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_24_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_24_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_24_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_5),
    .I0(CsrPlugin_sscratch[23]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_23_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_23_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_23_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_23_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_5),
    .I0(CsrPlugin_stval[22]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_6),
    .I0(execute_CsrPlugin_csr_3201),
    .I1(clint_logic_io_time[54]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_22_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_22_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s3.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_7),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[22]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_8),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[22]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_5),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[21]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_6),
    .I0(CsrPlugin_mepc[21]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_21_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_21_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s3.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_7),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[21]),
    .I2(CsrPlugin_mtvec_base[19]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_8),
    .I0(clint_logic_io_time[21]),
    .I1(execute_CsrPlugin_csr_3073),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_5),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[20]),
    .I2(clint_logic_io_time[52]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_20_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_20_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_20_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_20_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_5),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_ppn[19]),
    .I2(n30284_4),
    .I3(MmuPlugin_status_mxr) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s2.INIT=16'h7077;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_19_9),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_19_10),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_19_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s3.INIT=8'h80;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_7),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[19]),
    .I2(clint_logic_io_time[51]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[19]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_5),
    .I0(execute_CsrPlugin_csr_3201),
    .I1(clint_logic_io_time[50]),
    .I2(execute_CsrPlugin_csr_769),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_18_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s2.INIT=16'h0700;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_18_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_18_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_18_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_18_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_5),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[15]),
    .I2(n30284_4),
    .I3(MmuPlugin_status_mprv) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s2.INIT=16'h7077;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_17_9),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_17_10),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_17_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s3.INIT=8'h80;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_7),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[17]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[17]),
    .I2(CsrPlugin_stvec_base[15]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_5),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[16]),
    .I2(CsrPlugin_stvec_base[14]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_16_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_16_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_16_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_16_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s3.INIT=16'h8000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_5),
    .I0(CsrPlugin_mtval[15]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_15_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s2.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_15_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_15_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_15_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_15_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_5),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[14]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_14_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_14_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_14_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_14_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s3.INIT=16'h8000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_5),
    .I0(CsrPlugin_stval[13]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_13_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s2.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_13_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_13_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_13_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_13_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_5),
    .I0(CsrPlugin_mtvec_base[10]),
    .I1(execute_CsrPlugin_csr_773),
    .I2(MmuPlugin_satp_ppn[12]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_6),
    .I0(CsrPlugin_stval[12]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_769),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_12_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s3.INIT=16'h0700;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_12_9),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_12_10),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_12_11),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_12_12) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s4.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[11]),
    .I2(CsrPlugin_mip_MEIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_6),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MPP[0]),
    .I2(execute_CsrPlugin_csr_320),
    .I3(CsrPlugin_sscratch[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s3.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_11_9),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_11_10),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_11_11),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_11_12) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s4.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[11]),
    .I2(CsrPlugin_stvec_base[9]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_5),
    .I0(CsrPlugin_sepc[10]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(clint_logic_io_time[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_10_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_10_8),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_10_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_10_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_5),
    .I0(n30267_4),
    .I1(CsrPlugin_sie_SEIE),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_9_6),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_9_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s2.INIT=16'hB000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[8]),
    .I2(MmuPlugin_satp_ppn[8]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_8_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_8_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_8_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_8_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s3.INIT=16'h8000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_5),
    .I0(execute_CsrPlugin_csr_261),
    .I1(CsrPlugin_stvec_base[5]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_7_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s2.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_7_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_7_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_7_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_7_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s3.INIT=16'h8000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_5),
    .I0(CsrPlugin_mtval[6]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_6_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s2.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_6_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_6_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_6_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_6_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_6),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_ppn[5]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_5_8),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_5_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s3.INIT=16'h7000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_5),
    .I0(execute_CsrPlugin_csr_261),
    .I1(CsrPlugin_stvec_base[2]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_4_7) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s2.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_4_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_4_9),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_4_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_4_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s3.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_5),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_ppn[3]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_3_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_3_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s2.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_6),
    .I0(CsrPlugin_sepc[3]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[3]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s3.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_3_11),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_3_12),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_3_13),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_3_14) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s4.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_8),
    .I0(clint_logic_io_time[3]),
    .I1(execute_CsrPlugin_csr_3073),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[3]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_5),
    .I0(CsrPlugin_stval[2]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_6),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[2]),
    .I2(CsrPlugin_mtvec_base[0]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s3.INIT=16'h0777;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_7),
    .I0(execute_CsrPlugin_csr_261),
    .I1(CsrPlugin_stvec_base[0]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_2_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s4.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_8),
    .I0(execute_CsrPlugin_csr_3201),
    .I1(clint_logic_io_time[34]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_2_10),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_2_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s5.INIT=16'h7000;
  LUT2 n28552_s2 (
    .F(n28552_5),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_error),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[3]) 
);
defparam n28552_s2.INIT=4'h1;
  LUT3 n17750_s4 (
    .F(n17750_7),
    .I0(decode_to_execute_PC_31_6),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(execute_arbitration_isValid_12) 
);
defparam n17750_s4.INIT=8'h10;
  LUT4 n29855_s6 (
    .F(n29855_9),
    .I0(CsrPlugin_medeleg_IPF),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
    .I2(n29855_12),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]) 
);
defparam n29855_s6.INIT=16'h2C00;
  LUT4 n29855_s7 (
    .F(n29855_10),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .I2(n29855_13),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]) 
);
defparam n29855_s7.INIT=16'hFE00;
  LUT2 n29855_s8 (
    .F(n29855_11),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_32) 
);
defparam n29855_s8.INIT=4'h4;
  LUT4 n17838_s3 (
    .F(n17838_6),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[2]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_ENV_CTRL[0]) 
);
defparam n17838_s3.INIT=16'h1000;
  LUT4 n17881_s4 (
    .F(n17881_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I3(execute_CsrPlugin_csr_768) 
);
defparam n17881_s4.INIT=16'h4000;
  LUT4 n18463_s3 (
    .F(n18463_6),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .I2(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .I3(MmuPlugin_shared_dBusRspStaged_payload_data[15]) 
);
defparam n18463_s3.INIT=16'h0001;
  LUT4 n18463_s4 (
    .F(n18463_7),
    .I0(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .I2(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .I3(MmuPlugin_shared_dBusRspStaged_payload_data[19]) 
);
defparam n18463_s4.INIT=16'h0001;
  LUT4 n20101_s2 (
    .F(n20101_5),
    .I0(execute_RS1[30]),
    .I1(execute_RS1[29]),
    .I2(execute_RS1[25]),
    .I3(n20102_5) 
);
defparam n20101_s2.INIT=16'h0100;
  LUT4 n20102_s2 (
    .F(n20102_5),
    .I0(execute_RS1[28]),
    .I1(execute_RS1[27]),
    .I2(n20102_6),
    .I3(n20120_5) 
);
defparam n20102_s2.INIT=16'h1000;
  LUT2 n20104_s2 (
    .F(n20104_5),
    .I0(n20112_5),
    .I1(n20112_10) 
);
defparam n20104_s2.INIT=4'h8;
  LUT4 n20104_s3 (
    .F(n20104_6),
    .I0(execute_RS1[27]),
    .I1(execute_RS1[26]),
    .I2(execute_RS1[25]),
    .I3(n20104_7) 
);
defparam n20104_s3.INIT=16'h0100;
  LUT3 n20105_s2 (
    .F(n20105_5),
    .I0(n20104_7),
    .I1(n20112_5),
    .I2(n20112_10) 
);
defparam n20105_s2.INIT=8'h80;
  LUT3 n20108_s2 (
    .F(n20108_5),
    .I0(execute_RS1[23]),
    .I1(execute_RS1[22]),
    .I2(n20109_5) 
);
defparam n20108_s2.INIT=8'h10;
  LUT3 n20109_s2 (
    .F(n20109_5),
    .I0(execute_RS1[21]),
    .I1(execute_RS1[20]),
    .I2(execute_RS1[19]) 
);
defparam n20109_s2.INIT=8'h01;
  LUT4 n20112_s2 (
    .F(n20112_5),
    .I0(execute_RS1[9]),
    .I1(execute_RS1[8]),
    .I2(execute_RS1[7]),
    .I3(n20123_5) 
);
defparam n20112_s2.INIT=16'h0100;
  LUT4 n20114_s2 (
    .F(n20114_5),
    .I0(execute_RS1[15]),
    .I1(execute_RS1[14]),
    .I2(execute_RS1[13]),
    .I3(n20111_8) 
);
defparam n20114_s2.INIT=16'h0100;
  LUT4 n20120_s2 (
    .F(n20120_5),
    .I0(execute_RS1[9]),
    .I1(execute_RS1[8]),
    .I2(n20120_6),
    .I3(n20126_5) 
);
defparam n20120_s2.INIT=16'h1000;
  LUT3 n20123_s2 (
    .F(n20123_5),
    .I0(execute_RS1[6]),
    .I1(n20402_6),
    .I2(n20126_5) 
);
defparam n20123_s2.INIT=8'h40;
  LUT3 n20126_s2 (
    .F(n20126_5),
    .I0(execute_RS1[5]),
    .I1(execute_RS1[4]),
    .I2(n20127_5) 
);
defparam n20126_s2.INIT=8'h10;
  LUT4 n20127_s2 (
    .F(n20127_5),
    .I0(execute_RS1[3]),
    .I1(execute_RS1[2]),
    .I2(execute_RS1[1]),
    .I3(execute_RS1[0]) 
);
defparam n20127_s2.INIT=16'h0001;
  LUT4 n20402_s4 (
    .F(n20402_7),
    .I0(n20376_9),
    .I1(n20367_9),
    .I2(n20390_8),
    .I3(n20363_8) 
);
defparam n20402_s4.INIT=16'h8000;
  LUT4 n20402_s5 (
    .F(n20402_8),
    .I0(execute_RS2[18]),
    .I1(execute_RS2[17]),
    .I2(n20402_11),
    .I3(n20380_8) 
);
defparam n20402_s5.INIT=16'h1000;
  LUT4 n20402_s7 (
    .F(n20402_10),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(execute_RS2[5]),
    .I3(n20402_12) 
);
defparam n20402_s7.INIT=16'h0100;
  LUT4 n20609_s5 (
    .F(n20609_8),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(decode_to_execute_ENV_CTRL[1]),
    .I2(execute_arbitration_isValid),
    .I3(n20609_9) 
);
defparam n20609_s5.INIT=16'h9000;
  LUT3 n29554_s3 (
    .F(n29554_6),
    .I0(_zz_CsrPlugin_privilege[0]),
    .I1(CsrPlugin_sstatus_SIE),
    .I2(_zz_CsrPlugin_privilege[1]) 
);
defparam n29554_s3.INIT=8'h0D;
  LUT4 n29554_s5 (
    .F(n29554_8),
    .I0(CsrPlugin_sip_SSIP),
    .I1(CsrPlugin_sie_SSIE),
    .I2(CsrPlugin_mideleg_SS),
    .I3(n29554_6) 
);
defparam n29554_s5.INIT=16'h8000;
  LUT4 n20738_s3 (
    .F(n20738_6),
    .I0(n29554_12),
    .I1(n29554_8),
    .I2(CsrPlugin_interrupt_code[3]),
    .I3(n29554_10) 
);
defparam n20738_s3.INIT=16'h00EF;
  LUT4 n20739_s4 (
    .F(n20739_7),
    .I0(CsrPlugin_mideleg_SS),
    .I1(CsrPlugin_sie_SSIE),
    .I2(CsrPlugin_sip_SSIP),
    .I3(n28569_12) 
);
defparam n20739_s4.INIT=16'h00BF;
  LUT3 n20739_s5 (
    .F(n20739_8),
    .I0(n29554_12),
    .I1(CsrPlugin_interrupt_code[2]),
    .I2(n29554_5) 
);
defparam n20739_s5.INIT=8'hE0;
  LUT3 n21841_s2 (
    .F(n21841_5),
    .I0(MmuPlugin_satp_ppn[8]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[8]),
    .I2(_zz_decode_RS2_1_31_6) 
);
defparam n21841_s2.INIT=8'h53;
  LUT4 n22180_s5 (
    .F(n22180_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(n22195_10) 
);
defparam n22180_s5.INIT=16'h0100;
  LUT4 n22195_s9 (
    .F(n22195_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]) 
);
defparam n22195_s9.INIT=16'h4000;
  LUT2 n22225_s5 (
    .F(n22225_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]) 
);
defparam n22225_s5.INIT=4'h1;
  LUT4 n22242_s7 (
    .F(n22242_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I2(n22183_10),
    .I3(n22225_8) 
);
defparam n22242_s7.INIT=16'h4000;
  LUT2 n22282_s6 (
    .F(n22282_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]) 
);
defparam n22282_s6.INIT=4'h8;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_7_s5 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_7_9),
    .I0(stageB_dataReadRsp_0[7]),
    .I1(dBus_rsp_regNext_payload_data[7]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_7_s5.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_6_s5 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_6_9),
    .I0(stageB_dataReadRsp_0[6]),
    .I1(dBus_rsp_regNext_payload_data[6]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_6_s5.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_4_s5 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_4_9),
    .I0(stageB_dataReadRsp_0[4]),
    .I1(dBus_rsp_regNext_payload_data[4]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_4_s5.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_3_s5 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_3_9),
    .I0(stageB_dataReadRsp_0[3]),
    .I1(dBus_rsp_regNext_payload_data[3]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_3_s5.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_2_s5 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_2_9),
    .I0(stageB_dataReadRsp_0[2]),
    .I1(dBus_rsp_regNext_payload_data[2]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_2_s5.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_1_s6 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_1_10),
    .I0(stageB_dataReadRsp_0[1]),
    .I1(dBus_rsp_regNext_payload_data[1]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_1_s6.INIT=8'h35;
  LUT3 _zz_writeBack_DBusCachedPlugin_rspShifted_1_s7 (
    .F(_zz_writeBack_DBusCachedPlugin_rspShifted_1_11),
    .I0(stageB_dataReadRsp_0[9]),
    .I1(dBus_rsp_regNext_payload_data[9]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_writeBack_DBusCachedPlugin_rspShifted_1_s7.INIT=8'h35;
  LUT2 _zz_decode_SRC1_30_s7 (
    .F(_zz_decode_SRC1_30_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]) 
);
defparam _zz_decode_SRC1_30_s7.INIT=4'h8;
  LUT4 _zz_decode_SRC1_2_s9 (
    .F(_zz_decode_SRC1_2_14),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz_decode_SRC1_2_s9.INIT=16'h0FBB;
  LUT3 _zz_decode_SRC2_4_30_s6 (
    .F(_zz_decode_SRC2_4_30_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[30]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_30_s6.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_29_s5 (
    .F(_zz_decode_SRC2_4_29_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[29]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_29_s5.INIT=8'h35;
  LUT3 _zz_decode_SRC2_4_21_s5 (
    .F(_zz_decode_SRC2_4_21_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I1(IBusCachedPlugin_decodePc_pcReg[21]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_21_s5.INIT=8'h35;
  LUT4 _zz_decode_SRC2_4_11_s5 (
    .F(_zz_decode_SRC2_4_11_9),
    .I0(decode_RS2_25_8),
    .I1(_zz_decode_RS2[11]),
    .I2(decode_RS2_11_7),
    .I3(_zz_decode_SRC2_4_23_12) 
);
defparam _zz_decode_SRC2_4_11_s5.INIT=16'h0700;
  LUT4 _zz_decode_SRC2_4_5_s5 (
    .F(_zz_decode_SRC2_4_5_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(IBusCachedPlugin_decodePc_pcReg[5]),
    .I2(_zz_decode_SRC2_4_31_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_5_s5.INIT=16'hC3F5;
  LUT3 _zz_decode_SRC2_4_3_s7 (
    .F(_zz_decode_SRC2_4_3_11),
    .I0(decode_RS2_3_5),
    .I1(decode_RS2_30_21),
    .I2(_zz_decode_SRC2_4_31_11) 
);
defparam _zz_decode_SRC2_4_3_s7.INIT=8'hE0;
  LUT4 _zz_decode_SRC2_4_0_s6 (
    .F(_zz_decode_SRC2_4_0_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(_zz_decode_SRC2_4_4_12),
    .I3(_zz__zz_decode_IS_CSR_14_7) 
);
defparam _zz_decode_SRC2_4_0_s6.INIT=16'h0ACF;
  LUT4 IBusCachedPlugin_decompressor_isRvc_s8 (
    .F(IBusCachedPlugin_decompressor_isRvc_12),
    .I0(IBusCachedPlugin_decompressor_throw2Bytes),
    .I1(IBusCachedPlugin_decompressor_throw2BytesLatch),
    .I2(decodeStage_mmuRsp_allowExecute),
    .I3(IBusCachedPlugin_decompressor_input_valid_4) 
);
defparam IBusCachedPlugin_decompressor_isRvc_s8.INIT=16'hACCC;
  LUT2 decode_to_execute_PC_31_s4 (
    .F(decode_to_execute_PC_31_8),
    .I0(decode_to_execute_RESCHEDULE_NEXT),
    .I1(decode_to_execute_IS_CSR) 
);
defparam decode_to_execute_PC_31_s4.INIT=4'h1;
  LUT4 decode_to_execute_PC_31_s5 (
    .F(decode_to_execute_PC_31_9),
    .I0(stageB_flusher_waitDone),
    .I1(decode_to_execute_MEMORY_MANAGMENT),
    .I2(decode_to_execute_PC_31_10),
    .I3(dataCache_1_io_cpu_execute_refilling) 
);
defparam decode_to_execute_PC_31_s5.INIT=16'h000B;
  LUT2 n21763_s3 (
    .F(n21763_6),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]) 
);
defparam n21763_s3.INIT=4'h1;
  LUT4 CsrPlugin_sstatus_SIE_s5 (
    .F(CsrPlugin_sstatus_SIE_10),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_32),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I2(_zz_CsrPlugin_privilege[1]),
    .I3(CsrPlugin_hadException) 
);
defparam CsrPlugin_sstatus_SIE_s5.INIT=16'h0D00;
  LUT2 execute_arbitration_isValid_s5 (
    .F(execute_arbitration_isValid_10),
    .I0(n17838_6),
    .I1(n29855_8) 
);
defparam execute_arbitration_isValid_s5.INIT=4'h4;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s4 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_7),
    .I0(n19784_11),
    .I1(n19784_12),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_10) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s4.INIT=8'h0D;
  LUT3 n20376_s5 (
    .F(n20376_9),
    .I0(execute_RS2[16]),
    .I1(execute_RS2[15]),
    .I2(execute_RS2[14]) 
);
defparam n20376_s5.INIT=8'h01;
  LUT4 n20373_s5 (
    .F(n20373_9),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[13]),
    .I2(execute_RS2[10]),
    .I3(execute_RS2[9]) 
);
defparam n20373_s5.INIT=16'h0001;
  LUT4 n20373_s6 (
    .F(n20373_10),
    .I0(n20374_10),
    .I1(n20380_8),
    .I2(n20384_10),
    .I3(n20376_9) 
);
defparam n20373_s6.INIT=16'h4000;
  LUT3 n20370_s5 (
    .F(n20370_9),
    .I0(execute_RS2[22]),
    .I1(execute_RS2[21]),
    .I2(execute_RS2[20]) 
);
defparam n20370_s5.INIT=8'h01;
  LUT3 n20367_s5 (
    .F(n20367_9),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[25]),
    .I2(execute_RS2[24]) 
);
defparam n20367_s5.INIT=8'h01;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_2_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_2_11),
    .I0(memory_MulDivIterativePlugin_accumulator[1]),
    .I1(memory_MulDivIterativePlugin_accumulator[0]) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_2_s6.INIT=4'h1;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_10_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_10_11),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_6_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_7_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_8_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_9_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_10_s6.INIT=16'h0002;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_18_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_18_11),
    .I0(execute_to_memory_INSTRUCTION[13]),
    .I1(memory_MulDivIterativePlugin_rs1[17]),
    .I2(memory_MulDivIterativePlugin_rs1[16]),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_18_12) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_18_s6.INIT=16'hBF54;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_22_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_18_11),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_16_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_18_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_22_12) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_22_s6.INIT=16'h0400;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_26_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_26_11),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_24_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_25_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_26_s6.INIT=4'h1;
  LUT2 _zz_memory_MulDivIterativePlugin_div_result_3_28_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_28_11),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_26_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_27_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_28_s6.INIT=4'h1;
  LUT4 IBusCachedPlugin_decodePc_pcReg_0_s7 (
    .F(IBusCachedPlugin_decodePc_pcReg_0_13),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(IBusCachedPlugin_decodePc_pcReg_0_15),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam IBusCachedPlugin_decodePc_pcReg_0_s7.INIT=16'h00EF;
  LUT4 IBusCachedPlugin_decodePc_pcReg_0_s8 (
    .F(IBusCachedPlugin_decodePc_pcReg_0_14),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_16),
    .I2(n8303_14),
    .I3(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam IBusCachedPlugin_decodePc_pcReg_0_s8.INIT=16'h8300;
  LUT4 n19787_s6 (
    .F(n19787_10),
    .I0(n19787_17),
    .I1(n19787_18),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12) 
);
defparam n19787_s6.INIT=16'h000E;
  LUT4 n19787_s7 (
    .F(n19787_11),
    .I0(n19787_19),
    .I1(n19787_20),
    .I2(n19787_21),
    .I3(n19787_22) 
);
defparam n19787_s7.INIT=16'hEEE0;
  LUT4 n19787_s8 (
    .F(n19787_12),
    .I0(IBusCachedPlugin_decompressor_isRvc_8),
    .I1(IBusCachedPlugin_decompressor_isRvc_9),
    .I2(n19787_23),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s8.INIT=16'h770F;
  LUT3 n19787_s9 (
    .F(n19787_13),
    .I0(n19787_24),
    .I1(n19787_25),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s9.INIT=8'hA3;
  LUT3 n19787_s10 (
    .F(n19787_14),
    .I0(n19787_26),
    .I1(IBusCachedPlugin_decompressor_bufferData[14]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s10.INIT=8'h5C;
  LUT3 n19787_s11 (
    .F(n19787_15),
    .I0(IBusCachedPlugin_decompressor_isRvc_9),
    .I1(IBusCachedPlugin_decompressor_bufferData[1]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s11.INIT=8'h5C;
  LUT3 n19787_s12 (
    .F(n19787_16),
    .I0(n19784_12),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s12.INIT=8'hA3;
  LUT3 n19785_s5 (
    .F(n19785_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19785_s5.INIT=8'h53;
  LUT2 n19785_s6 (
    .F(n19785_10),
    .I0(n19785_11),
    .I1(n19785_12) 
);
defparam n19785_s6.INIT=4'h8;
  LUT3 n19784_s5 (
    .F(n19784_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19784_s5.INIT=8'h53;
  LUT4 n19784_s6 (
    .F(n19784_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(n19784_14),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19784_s6.INIT=16'h0FBB;
  LUT4 n19784_s7 (
    .F(n19784_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19784_s7.INIT=16'h5030;
  LUT3 n19784_s8 (
    .F(n19784_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19784_s8.INIT=8'h53;
  LUT4 n19784_s9 (
    .F(n19784_13),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_13) 
);
defparam n19784_s9.INIT=16'h0400;
  LUT4 n19783_s7 (
    .F(n19783_11),
    .I0(n19782_14),
    .I1(n19774_10),
    .I2(IBusCachedPlugin_decompressor_bufferData[14]),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_10) 
);
defparam n19783_s7.INIT=16'h0BBB;
  LUT4 n19783_s8 (
    .F(n19783_12),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_10),
    .I1(n19783_14),
    .I2(n19783_15),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_9) 
);
defparam n19783_s8.INIT=16'h7077;
  LUT3 n19783_s9 (
    .F(n19783_13),
    .I0(n19782_15),
    .I1(n19783_16),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19783_s9.INIT=8'hA3;
  LUT4 n19782_s7 (
    .F(n19782_11),
    .I0(n19782_14),
    .I1(n19784_12),
    .I2(n19782_19),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19782_s7.INIT=16'hDD0F;
  LUT4 n19782_s8 (
    .F(n19782_12),
    .I0(n19784_10),
    .I1(n19787_26),
    .I2(n19782_32),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19782_s8.INIT=16'hEE0F;
  LUT4 n19782_s9 (
    .F(n19782_13),
    .I0(n19782_21),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_10),
    .I2(n19782_22),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19782_s9.INIT=16'hEE0F;
  LUT3 n19782_s10 (
    .F(n19782_14),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19782_s10.INIT=8'h53;
  LUT3 n19782_s11 (
    .F(n19782_15),
    .I0(n19782_23),
    .I1(n19782_24),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19782_s11.INIT=8'h53;
  LUT2 n19782_s12 (
    .F(n19782_16),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(n19783_16) 
);
defparam n19782_s12.INIT=4'h8;
  LUT4 n19782_s13 (
    .F(n19782_17),
    .I0(n19777_10),
    .I1(n19782_25),
    .I2(n19776_8),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19782_s13.INIT=16'h050C;
  LUT3 n19782_s14 (
    .F(n19782_18),
    .I0(n19774_9),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n19782_s14.INIT=8'hE0;
  LUT2 n19781_s7 (
    .F(n19781_11),
    .I0(IBusCachedPlugin_decompressor_isRvc_11),
    .I1(n19783_15) 
);
defparam n19781_s7.INIT=4'h2;
  LUT4 n19780_s7 (
    .F(n19780_11),
    .I0(n19787_16),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(n19787_14),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15) 
);
defparam n19780_s7.INIT=16'h00C2;
  LUT4 n19780_s8 (
    .F(n19780_12),
    .I0(n19787_16),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_10),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I3(n19780_17) 
);
defparam n19780_s8.INIT=16'hDF00;
  LUT3 n19780_s10 (
    .F(n19780_14),
    .I0(n19774_9),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(n19787_15) 
);
defparam n19780_s10.INIT=8'h04;
  LUT4 n19780_s11 (
    .F(n19780_15),
    .I0(n19785_12),
    .I1(n19785_11),
    .I2(n19782_8),
    .I3(n19780_18) 
);
defparam n19780_s11.INIT=16'h0700;
  LUT4 n19780_s12 (
    .F(n19780_16),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17),
    .I1(n19787_16),
    .I2(n19787_14),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15) 
);
defparam n19780_s12.INIT=16'hFCAF;
  LUT3 n19778_s8 (
    .F(n19778_12),
    .I0(n19787_15),
    .I1(n19774_9),
    .I2(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n19778_s8.INIT=8'hD0;
  LUT3 n19777_s6 (
    .F(n19777_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19777_s6.INIT=8'h53;
  LUT3 n19776_s4 (
    .F(n19776_8),
    .I0(IBusCachedPlugin_decompressor_isRvc_12),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(n19776_9) 
);
defparam n19776_s4.INIT=8'h70;
  LUT3 n19775_s6 (
    .F(n19775_10),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8),
    .I1(n19763_8),
    .I2(n19782_17) 
);
defparam n19775_s6.INIT=8'hE0;
  LUT4 n19775_s7 (
    .F(n19775_11),
    .I0(n19784_10),
    .I1(n19784_12),
    .I2(n19775_13),
    .I3(n19774_10) 
);
defparam n19775_s7.INIT=16'h0E0F;
  LUT4 n19775_s8 (
    .F(n19775_12),
    .I0(n19787_24),
    .I1(n19775_14),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(n19782_15) 
);
defparam n19775_s8.INIT=16'hF3A3;
  LUT4 n19774_s6 (
    .F(n19774_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19774_s6.INIT=16'hA0C0;
  LUT4 n19774_s7 (
    .F(n19774_11),
    .I0(IBusCachedPlugin_decompressor_bufferData[13]),
    .I1(IBusCachedPlugin_decompressor_bufferData[0]),
    .I2(IBusCachedPlugin_decompressor_bufferData[14]),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19774_s7.INIT=16'h0010;
  LUT3 n19773_s6 (
    .F(n19773_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19773_s6.INIT=8'h53;
  LUT4 n19767_s6 (
    .F(n19767_10),
    .I0(n19787_16),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I2(n19774_9),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15) 
);
defparam n19767_s6.INIT=16'hDDF0;
  LUT3 n19767_s7 (
    .F(n19767_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19767_s7.INIT=8'h53;
  LUT3 n19766_s6 (
    .F(n19766_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19766_s6.INIT=8'h53;
  LUT4 n19765_s6 (
    .F(n19765_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_11),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_9),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_10) 
);
defparam n19765_s6.INIT=16'h000E;
  LUT4 n19765_s7 (
    .F(n19765_11),
    .I0(n19774_9),
    .I1(n19787_15),
    .I2(n19784_8),
    .I3(n19780_17) 
);
defparam n19765_s7.INIT=16'hB000;
  LUT4 n19765_s8 (
    .F(n19765_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19765_s8.INIT=16'h0A0C;
  LUT3 n19764_s6 (
    .F(n19764_10),
    .I0(n19787_12),
    .I1(n19787_13),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8) 
);
defparam n19764_s6.INIT=8'h01;
  LUT4 n19764_s7 (
    .F(n19764_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19764_s7.INIT=16'h0A0C;
  LUT4 n19764_s8 (
    .F(n19764_12),
    .I0(n19777_8),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(n19774_9),
    .I3(n19787_15) 
);
defparam n19764_s8.INIT=16'h0007;
  LUT3 n19763_s7 (
    .F(n19763_11),
    .I0(n19782_13),
    .I1(n19782_11),
    .I2(n19782_12) 
);
defparam n19763_s7.INIT=8'h01;
  LUT3 n19763_s8 (
    .F(n19763_12),
    .I0(n19787_16),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15) 
);
defparam n19763_s8.INIT=8'h20;
  LUT3 n19763_s9 (
    .F(n19763_13),
    .I0(n19757_10),
    .I1(n19757_11),
    .I2(n19782_17) 
);
defparam n19763_s9.INIT=8'h01;
  LUT3 n19763_s10 (
    .F(n19763_14),
    .I0(n19783_13),
    .I1(n19787_15),
    .I2(n19774_9) 
);
defparam n19763_s10.INIT=8'hA2;
  LUT3 n19763_s11 (
    .F(n19763_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19763_s11.INIT=8'h53;
  LUT3 n19763_s12 (
    .F(n19763_16),
    .I0(n19787_12),
    .I1(n19787_13),
    .I2(n19784_8) 
);
defparam n19763_s12.INIT=8'hE0;
  LUT3 n19763_s13 (
    .F(n19763_17),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19763_s13.INIT=8'h53;
  LUT3 n19762_s7 (
    .F(n19762_11),
    .I0(n19787_16),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15) 
);
defparam n19762_s7.INIT=8'h02;
  LUT4 n19762_s8 (
    .F(n19762_12),
    .I0(n19762_14),
    .I1(n19776_8),
    .I2(n19777_8),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15) 
);
defparam n19762_s8.INIT=16'h00EF;
  LUT3 n19762_s9 (
    .F(n19762_13),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19762_s9.INIT=8'h53;
  LUT3 n19761_s6 (
    .F(n19761_10),
    .I0(n19774_9),
    .I1(n19787_15),
    .I2(n19761_13) 
);
defparam n19761_s6.INIT=8'h40;
  LUT3 n19761_s7 (
    .F(n19761_11),
    .I0(n19787_15),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_7),
    .I2(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15) 
);
defparam n19761_s7.INIT=8'h4C;
  LUT3 n19761_s8 (
    .F(n19761_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19761_s8.INIT=8'h53;
  LUT3 n19760_s6 (
    .F(n19760_10),
    .I0(n19787_15),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I2(n19774_9) 
);
defparam n19760_s6.INIT=8'h02;
  LUT4 n19760_s7 (
    .F(n19760_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_7),
    .I1(n19783_11),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I3(n19763_8) 
);
defparam n19760_s7.INIT=16'h0007;
  LUT3 n19760_s8 (
    .F(n19760_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19760_s8.INIT=8'h53;
  LUT3 n19759_s6 (
    .F(n19759_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19759_s6.INIT=8'h53;
  LUT4 n19757_s6 (
    .F(n19757_10),
    .I0(n19784_10),
    .I1(n19782_14),
    .I2(n19757_17),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19757_s6.INIT=16'hEE0F;
  LUT4 n19757_s7 (
    .F(n19757_11),
    .I0(n19787_26),
    .I1(n19784_12),
    .I2(n19757_14),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19757_s7.INIT=16'h770F;
  LUT4 n19757_s8 (
    .F(n19757_12),
    .I0(n19784_8),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_7),
    .I2(IBusCachedPlugin_decompressor_isRvc),
    .I3(n19757_15) 
);
defparam n19757_s8.INIT=16'hEEE0;
  LUT4 n20571_s6 (
    .F(n20571_10),
    .I0(n20571_16),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(n20571_17),
    .I3(n20571_18) 
);
defparam n20571_s6.INIT=16'h0D00;
  LUT4 n20571_s7 (
    .F(n20571_11),
    .I0(execute_CsrPlugin_csr_770),
    .I1(execute_CsrPlugin_csr_771),
    .I2(n20571_19),
    .I3(n20571_20) 
);
defparam n20571_s7.INIT=16'h1000;
  LUT4 n20571_s8 (
    .F(n20571_12),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(execute_CsrPlugin_csr_3201),
    .I2(n20571_21),
    .I3(n20571_22) 
);
defparam n20571_s8.INIT=16'hF100;
  LUT4 n20571_s9 (
    .F(n20571_13),
    .I0(n20571_22),
    .I1(decode_to_execute_ENV_CTRL[1]),
    .I2(decode_to_execute_ENV_CTRL[2]),
    .I3(decode_to_execute_ENV_CTRL[0]) 
);
defparam n20571_s9.INIT=16'h0D00;
  LUT3 n20571_s10 (
    .F(n20571_14),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(decode_to_execute_ENV_CTRL[1]),
    .I2(decode_to_execute_ENV_CTRL[2]) 
);
defparam n20571_s10.INIT=8'h10;
  LUT2 n20571_s11 (
    .F(n20571_15),
    .I0(decodeStage_mmuRsp_exception),
    .I1(decodeStage_mmuRsp_allowExecute) 
);
defparam n20571_s11.INIT=4'h4;
  LUT4 memory_MulDivIterativePlugin_div_counter_valueNext_5_s3 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext_5_7),
    .I0(memory_MulDivIterativePlugin_div_counter_value[1]),
    .I1(memory_MulDivIterativePlugin_div_counter_value[2]),
    .I2(memory_MulDivIterativePlugin_div_counter_value[4]),
    .I3(memory_MulDivIterativePlugin_div_counter_value[3]) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_5_s3.INIT=16'h7F01;
  LUT4 decode_RS2_31_s10 (
    .F(decode_RS2_31_13),
    .I0(decode_RS2_31_17),
    .I1(execute_SrcPlugin_addSub[31]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_31_s10.INIT=16'h35F3;
  LUT3 decode_RS2_31_s11 (
    .F(decode_RS2_31_14),
    .I0(n8303_9),
    .I1(n8303_10),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_31_s11.INIT=8'hCA;
  LUT3 decode_RS2_31_s12 (
    .F(decode_RS2_31_15),
    .I0(execute_FullBarrelShifterPlugin_reversed[31]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_31_s12.INIT=8'h80;
  LUT4 decode_RS2_30_s10 (
    .F(decode_RS2_30_13),
    .I0(decode_RS2_30_17),
    .I1(execute_SrcPlugin_addSub[30]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_30_s10.INIT=16'h35F3;
  LUT4 decode_RS2_30_s11 (
    .F(decode_RS2_30_14),
    .I0(n8302_10),
    .I1(n8302_12),
    .I2(n13572_38),
    .I3(n8302_11) 
);
defparam decode_RS2_30_s11.INIT=16'h0C05;
  LUT4 decode_RS2_30_s12 (
    .F(decode_RS2_30_15),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_RS2_30_13),
    .I2(n8302_9),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_30_s12.INIT=16'h0FBB;
  LUT3 decode_RS2_29_s8 (
    .F(decode_RS2_29_11),
    .I0(decode_RS2_29_12),
    .I1(_zz_decode_RS2_1_2_10),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_29_s8.INIT=8'hC5;
  LUT4 decode_RS2_29_s9 (
    .F(decode_RS2_29_12),
    .I0(decode_RS2_29_14),
    .I1(execute_SrcPlugin_addSub[29]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_29_s9.INIT=16'h35F3;
  LUT3 decode_RS2_28_s8 (
    .F(decode_RS2_28_11),
    .I0(decode_RS2_28_14),
    .I1(decode_RS2_28_15),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_28_s8.INIT=8'h3A;
  LUT2 decode_RS2_28_s9 (
    .F(decode_RS2_28_12),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(decode_RS2_28_14) 
);
defparam decode_RS2_28_s9.INIT=4'h8;
  LUT4 decode_RS2_26_s9 (
    .F(decode_RS2_26_12),
    .I0(n30_3),
    .I1(decode_RS2_26_19),
    .I2(n8302_18),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_26_s9.INIT=16'h5300;
  LUT4 decode_RS2_26_s10 (
    .F(decode_RS2_26_13),
    .I0(decode_to_execute_SRC2[3]),
    .I1(decode_to_execute_SRC2[4]),
    .I2(decode_RS2_26_20),
    .I3(decode_RS2_26_21) 
);
defparam decode_RS2_26_s10.INIT=16'h00FB;
  LUT4 decode_RS2_26_s11 (
    .F(decode_RS2_26_14),
    .I0(n20_3),
    .I1(_zz_decode_RS2_1_16_16),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS2_26_22) 
);
defparam decode_RS2_26_s11.INIT=16'h30AF;
  LUT2 decode_RS2_26_s12 (
    .F(decode_RS2_26_15),
    .I0(decode_to_execute_SRC2[4]),
    .I1(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_26_s12.INIT=4'h4;
  LUT4 decode_RS2_26_s13 (
    .F(decode_RS2_26_16),
    .I0(decode_RS2_26_23),
    .I1(execute_SrcPlugin_addSub[26]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_26_s13.INIT=16'h35F3;
  LUT3 decode_RS2_26_s14 (
    .F(decode_RS2_26_17),
    .I0(decode_RS2_26_24),
    .I1(decode_RS2_26_25),
    .I2(decode_RS1_3_22) 
);
defparam decode_RS2_26_s14.INIT=8'h5C;
  LUT4 decode_RS2_25_s9 (
    .F(decode_RS2_25_12),
    .I0(decode_RS2_25_16),
    .I1(execute_SrcPlugin_addSub[25]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_25_s9.INIT=16'h35F3;
  LUT3 decode_RS2_25_s10 (
    .F(decode_RS2_25_13),
    .I0(decode_RS2_25_17),
    .I1(decode_RS2_25_18),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_25_s10.INIT=8'h5C;
  LUT3 decode_RS2_24_s7 (
    .F(decode_RS2_24_10),
    .I0(_zz_decode_RS2_1_23_13),
    .I1(decode_RS2_24_13),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_24_s7.INIT=8'hAC;
  LUT4 decode_RS2_24_s8 (
    .F(decode_RS2_24_11),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(_zz_decode_RS2_1_24_6),
    .I2(decode_RS2_24_18),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_24_s8.INIT=16'h0FEE;
  LUT4 decode_RS2_22_s8 (
    .F(decode_RS2_22_11),
    .I0(n8302_19),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_RS2_22_16) 
);
defparam decode_RS2_22_s8.INIT=16'hC05F;
  LUT3 decode_RS2_22_s9 (
    .F(decode_RS2_22_12),
    .I0(decode_RS2_25_17),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_22_s9.INIT=8'h35;
  LUT2 decode_RS2_22_s10 (
    .F(decode_RS2_22_13),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_RS2_22_17) 
);
defparam decode_RS2_22_s10.INIT=4'h4;
  LUT2 decode_RS2_22_s11 (
    .F(decode_RS2_22_14),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(decode_RS2_22_17) 
);
defparam decode_RS2_22_s11.INIT=4'h8;
  LUT4 decode_RS2_21_s10 (
    .F(decode_RS2_21_13),
    .I0(n31_3),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[2]),
    .I3(decode_RS2_26_24) 
);
defparam decode_RS2_21_s10.INIT=16'h305F;
  LUT4 decode_RS2_21_s11 (
    .F(decode_RS2_21_14),
    .I0(decode_RS2_21_19),
    .I1(decode_RS2_21_20),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_21_s11.INIT=16'hFA0C;
  LUT4 decode_RS2_21_s12 (
    .F(decode_RS2_21_15),
    .I0(decode_RS2_21_21),
    .I1(execute_SrcPlugin_addSub[21]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_21_s12.INIT=16'h35F3;
  LUT4 decode_RS2_21_s14 (
    .F(decode_RS2_21_17),
    .I0(decode_RS2_26_12),
    .I1(decode_RS2_21_22),
    .I2(decode_RS2_31_15),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_21_s14.INIT=16'h0FEE;
  LUT4 decode_RS2_19_s9 (
    .F(decode_RS2_19_12),
    .I0(decode_RS2_19_15),
    .I1(decode_RS2_19_16),
    .I2(decode_RS2_19_21),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_19_s9.INIT=16'h0FEE;
  LUT4 decode_RS2_19_s10 (
    .F(decode_RS2_19_13),
    .I0(decode_RS2_19_18),
    .I1(execute_FullBarrelShifterPlugin_reversed[31]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_19_s10.INIT=16'h3FFA;
  LUT2 decode_RS2_19_s11 (
    .F(decode_RS2_19_14),
    .I0(decode_RS2_19_18),
    .I1(_zz_decode_RS2_1_8_5) 
);
defparam decode_RS2_19_s11.INIT=4'h4;
  LUT3 decode_RS2_18_s8 (
    .F(decode_RS2_18_11),
    .I0(RegFilePlugin_regFile_102),
    .I1(RegFilePlugin_regFile_134),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_18_s8.INIT=8'h35;
  LUT4 decode_RS2_18_s9 (
    .F(decode_RS2_18_12),
    .I0(decode_RS2_18_14),
    .I1(execute_SrcPlugin_addSub[18]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_18_s9.INIT=16'h35F3;
  LUT4 decode_RS2_18_s10 (
    .F(decode_RS2_18_13),
    .I0(_zz_decode_RS2_1_13_13),
    .I1(decode_RS2_18_15),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_18_s10.INIT=16'hCA33;
  LUT4 decode_RS2_17_s9 (
    .F(decode_RS2_17_12),
    .I0(n8302_22),
    .I1(n8302_19),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_17_s9.INIT=16'h030A;
  LUT4 decode_RS2_17_s10 (
    .F(decode_RS2_17_13),
    .I0(decode_RS2_17_14),
    .I1(execute_SrcPlugin_addSub[17]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_17_s10.INIT=16'h35F3;
  LUT4 decode_RS2_15_s9 (
    .F(decode_RS2_15_12),
    .I0(decode_RS2_15_13),
    .I1(execute_SrcPlugin_addSub[15]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_15_s9.INIT=16'h35F3;
  LUT4 decode_RS2_13_s5 (
    .F(decode_RS2_13_8),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I1(decode_RS2_13_10),
    .I2(decode_RS2_1_8),
    .I3(decode_RS2_20_8) 
);
defparam decode_RS2_13_s5.INIT=16'h050C;
  LUT3 decode_RS2_13_s6 (
    .F(decode_RS2_13_9),
    .I0(decode_RS2_13_8),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS2_25_8) 
);
defparam decode_RS2_13_s6.INIT=8'hC5;
  LUT3 decode_RS2_12_s5 (
    .F(decode_RS2_12_8),
    .I0(RegFilePlugin_regFile_96),
    .I1(RegFilePlugin_regFile_128),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_12_s5.INIT=8'hCA;
  LUT3 decode_RS2_11_s5 (
    .F(decode_RS2_11_8),
    .I0(RegFilePlugin_regFile_95),
    .I1(RegFilePlugin_regFile_127),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_11_s5.INIT=8'h35;
  LUT3 decode_RS2_10_s9 (
    .F(decode_RS2_10_12),
    .I0(RegFilePlugin_regFile_94),
    .I1(RegFilePlugin_regFile_126),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_10_s9.INIT=8'h35;
  LUT4 decode_RS2_10_s10 (
    .F(decode_RS2_10_13),
    .I0(decode_RS2_10_15),
    .I1(dataCache_1_io_cpu_execute_address_10_15),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_10_s10.INIT=16'hC5FC;
  LUT2 decode_RS2_10_s11 (
    .F(decode_RS2_10_14),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(decode_RS2_10_13) 
);
defparam decode_RS2_10_s11.INIT=4'h8;
  LUT3 decode_RS2_9_s9 (
    .F(decode_RS2_9_12),
    .I0(RegFilePlugin_regFile_93),
    .I1(RegFilePlugin_regFile_125),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_9_s9.INIT=8'hCA;
  LUT4 decode_RS2_9_s10 (
    .F(decode_RS2_9_13),
    .I0(decode_RS2_9_15),
    .I1(dataCache_1_io_cpu_execute_address_9_15),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_9_s10.INIT=16'hC5FC;
  LUT2 decode_RS2_9_s11 (
    .F(decode_RS2_9_14),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(decode_RS2_9_13) 
);
defparam decode_RS2_9_s11.INIT=4'h8;
  LUT4 decode_RS2_8_s6 (
    .F(decode_RS2_8_9),
    .I0(decode_to_execute_SRC2[4]),
    .I1(_zz_decode_RS2_1_23_13),
    .I2(_zz_decode_RS2_1_8_4),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_8_s6.INIT=16'hBBF0;
  LUT4 decode_RS2_7_s7 (
    .F(decode_RS2_7_10),
    .I0(n8303_20),
    .I1(_zz_decode_RS2_1_16_9),
    .I2(_zz_decode_RS2_1_7_5),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_7_s7.INIT=16'hBBF0;
  LUT4 decode_RS2_6_s7 (
    .F(decode_RS2_6_10),
    .I0(_zz_decode_RS2_1_16_9),
    .I1(n8302_19),
    .I2(decode_RS2_6_12),
    .I3(decode_RS2_21_9) 
);
defparam decode_RS2_6_s7.INIT=16'hDDF0;
  LUT3 decode_RS2_5_s8 (
    .F(decode_RS2_5_11),
    .I0(RegFilePlugin_regFile_89),
    .I1(RegFilePlugin_regFile_121),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_5_s8.INIT=8'h35;
  LUT3 decode_RS2_5_s9 (
    .F(decode_RS2_5_12),
    .I0(decode_RS2_5_13),
    .I1(decode_RS2_26_17),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_5_s9.INIT=8'h35;
  LUT4 decode_RS2_5_s10 (
    .F(decode_RS2_5_13),
    .I0(decode_RS2_5_14),
    .I1(dataCache_1_io_cpu_execute_address_5_13),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_5_s10.INIT=16'hC5FC;
  LUT3 decode_RS2_3_s6 (
    .F(decode_RS2_3_9),
    .I0(RegFilePlugin_regFile_87),
    .I1(RegFilePlugin_regFile_119),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_3_s6.INIT=8'hCA;
  LUT3 decode_RS2_1_s6 (
    .F(decode_RS2_1_9),
    .I0(RegFilePlugin_regFile_85),
    .I1(RegFilePlugin_regFile_117),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_1_s6.INIT=8'h35;
  LUT3 decode_RS2_0_s5 (
    .F(decode_RS2_0_8),
    .I0(RegFilePlugin_regFile_116),
    .I1(RegFilePlugin_regFile_84),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_0_s5.INIT=8'h53;
  LUT4 decode_RS1_22_s5 (
    .F(decode_RS1_22_8),
    .I0(_zz_RegFilePlugin_regFile_port0[22]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I2(decode_RS1_20_7),
    .I3(decode_RS1_20_8) 
);
defparam decode_RS1_22_s5.INIT=16'h3500;
  LUT4 decode_RS1_3_s10 (
    .F(decode_RS1_3_13),
    .I0(decode_RS1_3_17),
    .I1(dataCache_1_io_cpu_execute_address_3_13),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS1_3_s10.INIT=16'hC5FC;
  LUT4 decode_RS1_3_s11 (
    .F(decode_RS1_3_14),
    .I0(_zz_decode_RS2_1_20_14),
    .I1(_zz_decode_RS2_1_20_15),
    .I2(decode_RS1_3_18),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS1_3_s11.INIT=16'hEE0F;
  LUT3 decode_RS1_3_s12 (
    .F(decode_RS1_3_15),
    .I0(n29_3),
    .I1(n31_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam decode_RS1_3_s12.INIT=8'h35;
  LUT4 n8302_s14 (
    .F(n8302_17),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC1[1]) 
);
defparam n8302_s14.INIT=16'h6BB0;
  LUT2 n8302_s15 (
    .F(n8302_18),
    .I0(decode_to_execute_SRC2[2]),
    .I1(decode_to_execute_SRC2[1]) 
);
defparam n8302_s15.INIT=4'h1;
  LUT4 n8302_s16 (
    .F(n8302_19),
    .I0(n28_3),
    .I1(decode_to_execute_SRC2[1]),
    .I2(n8302_30),
    .I3(n8302_31) 
);
defparam n8302_s16.INIT=16'h07C7;
  LUT4 n8302_s17 (
    .F(n8302_20),
    .I0(n4_3),
    .I1(n8_4),
    .I2(decode_to_execute_SRC2[1]),
    .I3(n8302_32) 
);
defparam n8302_s17.INIT=16'h305F;
  LUT4 n8302_s18 (
    .F(n8302_21),
    .I0(_zz_decode_RS2_1_16_16),
    .I1(n12_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(n8302_33) 
);
defparam n8302_s18.INIT=16'h30AF;
  LUT4 n8302_s19 (
    .F(n8302_22),
    .I0(n20_3),
    .I1(n24_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(n8302_34) 
);
defparam n8302_s19.INIT=16'hC0AF;
  LUT4 n8302_s20 (
    .F(n8302_23),
    .I0(execute_CsrPlugin_csr_322),
    .I1(CsrPlugin_scause_exceptionCode[1]),
    .I2(MmuPlugin_satp_ppn[1]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam n8302_s20.INIT=16'h0777;
  LUT4 n8302_s21 (
    .F(n8302_24),
    .I0(CsrPlugin_scounteren_TM),
    .I1(execute_CsrPlugin_csr_262),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[1]) 
);
defparam n8302_s21.INIT=16'h0777;
  LUT4 n8302_s22 (
    .F(n8302_25),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[1]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[1]) 
);
defparam n8302_s22.INIT=16'h0777;
  LUT4 n8302_s23 (
    .F(n8302_26),
    .I0(CsrPlugin_sscratch[1]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[1]) 
);
defparam n8302_s23.INIT=16'h0777;
  LUT4 n8302_s24 (
    .F(n8302_27),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[1]),
    .I2(execute_CsrPlugin_csr_774),
    .I3(CsrPlugin_mcounteren_TM) 
);
defparam n8302_s24.INIT=16'h0777;
  LUT4 n8302_s25 (
    .F(n8302_28),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[1]),
    .I2(CsrPlugin_mideleg_SS),
    .I3(execute_CsrPlugin_csr_771) 
);
defparam n8302_s25.INIT=16'h0777;
  LUT4 n8302_s26 (
    .F(n8302_29),
    .I0(n30284_4),
    .I1(CsrPlugin_sstatus_SIE),
    .I2(n30270_4),
    .I3(CsrPlugin_sip_SSIP) 
);
defparam n8302_s26.INIT=16'hB0BB;
  LUT4 n8303_s11 (
    .F(n8303_14),
    .I0(decode_to_execute_SRC2[31]),
    .I1(decode_to_execute_SRC1[31]),
    .I2(execute_SrcPlugin_addSub[31]),
    .I3(decode_to_execute_SRC_LESS_UNSIGNED) 
);
defparam n8303_s11.INIT=16'h4D2B;
  LUT4 n8303_s12 (
    .F(n8303_15),
    .I0(n8303_25),
    .I1(decode_to_execute_ALU_CTRL[0]),
    .I2(decode_to_execute_ALU_CTRL[1]),
    .I3(n4_7) 
);
defparam n8303_s12.INIT=16'hD013;
  LUT4 n8303_s14 (
    .F(n8303_17),
    .I0(n3_5),
    .I1(n7_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(n8303_27) 
);
defparam n8303_s14.INIT=16'h305F;
  LUT3 n8303_s15 (
    .F(n8303_18),
    .I0(_zz_decode_RS2_1_4_13),
    .I1(n8303_28),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam n8303_s15.INIT=8'h53;
  LUT3 n8303_s16 (
    .F(n8303_19),
    .I0(_zz_decode_RS2_1_4_14),
    .I1(n8303_29),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam n8303_s16.INIT=8'hCA;
  LUT3 n8303_s17 (
    .F(n8303_20),
    .I0(n8303_30),
    .I1(decode_RS1_3_15),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam n8303_s17.INIT=8'hCA;
  LUT4 n8303_s18 (
    .F(n8303_21),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[0]),
    .I2(clint_logic_io_time[0]),
    .I3(execute_CsrPlugin_csr_3073) 
);
defparam n8303_s18.INIT=16'h0777;
  LUT4 n8303_s19 (
    .F(n8303_22),
    .I0(CsrPlugin_scause_exceptionCode[0]),
    .I1(execute_CsrPlugin_csr_322),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_IAM) 
);
defparam n8303_s19.INIT=16'h0777;
  LUT4 n8303_s20 (
    .F(n8303_23),
    .I0(CsrPlugin_stval[0]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[0]) 
);
defparam n8303_s20.INIT=16'h0777;
  LUT4 n8303_s21 (
    .F(n8303_24),
    .I0(CsrPlugin_sscratch[0]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_834),
    .I3(CsrPlugin_mcause_exceptionCode[0]) 
);
defparam n8303_s21.INIT=16'h0777;
  LUT4 _zz_decode_RS2_1_24_s4 (
    .F(_zz_decode_RS2_1_24_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[24]),
    .I3(decode_to_execute_SRC1[24]) 
);
defparam _zz_decode_RS2_1_24_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_23_s9 (
    .F(_zz_decode_RS2_1_23_12),
    .I0(n8303_19),
    .I1(n8303_18),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_23_s9.INIT=16'hFA03;
  LUT4 _zz_decode_RS2_1_23_s10 (
    .F(_zz_decode_RS2_1_23_13),
    .I0(n8303_32),
    .I1(decode_RS2_31_15),
    .I2(_zz_decode_RS2_1_16_18),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_23_s10.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_1_20_s10 (
    .F(_zz_decode_RS2_1_20_13),
    .I0(n8303_26),
    .I1(decode_RS2_31_15),
    .I2(_zz_decode_RS2_1_20_20),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_20_s10.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_1_20_s11 (
    .F(_zz_decode_RS2_1_20_14),
    .I0(_zz_decode_RS2_1_16_16),
    .I1(n18_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_20_s11.INIT=16'hC500;
  LUT4 _zz_decode_RS2_1_20_s12 (
    .F(_zz_decode_RS2_1_20_15),
    .I0(n12_3),
    .I1(n14_3),
    .I2(decode_to_execute_SRC2[2]),
    .I3(decode_to_execute_SRC2[1]) 
);
defparam _zz_decode_RS2_1_20_s12.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_1_20_s13 (
    .F(_zz_decode_RS2_1_20_16),
    .I0(n22_3),
    .I1(n26_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_20_21) 
);
defparam _zz_decode_RS2_1_20_s13.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_1_20_s14 (
    .F(_zz_decode_RS2_1_20_17),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[20]),
    .I3(decode_to_execute_SRC1[20]) 
);
defparam _zz_decode_RS2_1_20_s14.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_1_20_s15 (
    .F(_zz_decode_RS2_1_20_18),
    .I0(n8303_29),
    .I1(n8303_30),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_20_s15.INIT=8'hCA;
  LUT4 _zz_decode_RS2_1_20_s16 (
    .F(_zz_decode_RS2_1_20_19),
    .I0(decode_to_execute_SRC2[2]),
    .I1(decode_RS1_3_15),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_RS2_31_15) 
);
defparam _zz_decode_RS2_1_20_s16.INIT=16'hF40E;
  LUT3 _zz_decode_RS2_1_16_s13 (
    .F(_zz_decode_RS2_1_16_16),
    .I0(execute_FullBarrelShifterPlugin_reversed[15]),
    .I1(execute_FullBarrelShifterPlugin_reversed[16]),
    .I2(decode_to_execute_SRC2[0]) 
);
defparam _zz_decode_RS2_1_16_s13.INIT=8'h35;
  LUT4 _zz_decode_RS2_1_16_s14 (
    .F(_zz_decode_RS2_1_16_17),
    .I0(n18_3),
    .I1(n22_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_16_s14.INIT=16'h305F;
  LUT4 _zz_decode_RS2_1_16_s15 (
    .F(_zz_decode_RS2_1_16_18),
    .I0(n30_3),
    .I1(n26_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_16_21) 
);
defparam _zz_decode_RS2_1_16_s15.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_1_16_s16 (
    .F(_zz_decode_RS2_1_16_19),
    .I0(n8303_26),
    .I1(decode_to_execute_SRC2[2]),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam _zz_decode_RS2_1_16_s16.INIT=16'h0DF0;
  LUT4 _zz_decode_RS2_1_16_s17 (
    .F(_zz_decode_RS2_1_16_20),
    .I0(_zz_decode_RS2_1_16_22),
    .I1(execute_SrcPlugin_addSub[16]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_16_s17.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_14_s7 (
    .F(_zz_decode_RS2_1_14_10),
    .I0(_zz_decode_RS2_1_14_29),
    .I1(_zz_decode_RS2_1_14_27),
    .I2(_zz_decode_RS2_1_14_16),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_14_s7.INIT=16'h5C00;
  LUT4 _zz_decode_RS2_1_14_s8 (
    .F(_zz_decode_RS2_1_14_11),
    .I0(_zz_decode_RS2_1_14_23),
    .I1(_zz_decode_RS2_1_14_25),
    .I2(decode_to_execute_SRC2[3]),
    .I3(_zz_decode_RS2_1_14_19) 
);
defparam _zz_decode_RS2_1_14_s8.INIT=16'h0C05;
  LUT4 _zz_decode_RS2_1_14_s9 (
    .F(_zz_decode_RS2_1_14_12),
    .I0(n31_3),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[3]),
    .I3(n8302_18) 
);
defparam _zz_decode_RS2_1_14_s9.INIT=16'hCACC;
  LUT4 _zz_decode_RS2_1_14_s10 (
    .F(_zz_decode_RS2_1_14_13),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[14]),
    .I3(decode_to_execute_SRC1[14]) 
);
defparam _zz_decode_RS2_1_14_s10.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_13_s9 (
    .F(_zz_decode_RS2_1_13_12),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[13]),
    .I3(decode_to_execute_SRC1[13]) 
);
defparam _zz_decode_RS2_1_13_s9.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_1_13_s10 (
    .F(_zz_decode_RS2_1_13_13),
    .I0(decode_RS2_21_19),
    .I1(decode_RS2_21_13),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_13_s10.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_13_s11 (
    .F(_zz_decode_RS2_1_13_14),
    .I0(decode_RS2_26_14),
    .I1(decode_RS2_26_20),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_13_s11.INIT=8'hCA;
  LUT4 _zz_decode_RS2_1_12_s10 (
    .F(_zz_decode_RS2_1_12_13),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[12]),
    .I3(decode_to_execute_SRC1[12]) 
);
defparam _zz_decode_RS2_1_12_s10.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_1_12_s11 (
    .F(_zz_decode_RS2_1_12_14),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s11.INIT=4'h4;
  LUT4 _zz_decode_RS2_1_11_s7 (
    .F(_zz_decode_RS2_1_11_10),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[11]),
    .I3(decode_to_execute_SRC1[11]) 
);
defparam _zz_decode_RS2_1_11_s7.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_7_s3 (
    .F(_zz_decode_RS2_1_7_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[7]),
    .I3(decode_to_execute_SRC1[7]) 
);
defparam _zz_decode_RS2_1_7_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_1_4_s10 (
    .F(_zz_decode_RS2_1_4_13),
    .I0(n13_3),
    .I1(n15_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam _zz_decode_RS2_1_4_s10.INIT=8'h35;
  LUT3 _zz_decode_RS2_1_4_s11 (
    .F(_zz_decode_RS2_1_4_14),
    .I0(n17_3),
    .I1(n19_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam _zz_decode_RS2_1_4_s11.INIT=8'h35;
  LUT4 _zz_decode_RS2_1_4_s12 (
    .F(_zz_decode_RS2_1_4_15),
    .I0(n11_3),
    .I1(n7_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_4_18) 
);
defparam _zz_decode_RS2_1_4_s12.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_1_4_s13 (
    .F(_zz_decode_RS2_1_4_16),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC1[4]) 
);
defparam _zz_decode_RS2_1_4_s13.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_4_s14 (
    .F(_zz_decode_RS2_1_4_17),
    .I0(_zz_execute_SrcPlugin_addSub[4]),
    .I1(decode_to_execute_SRC1[4]),
    .I2(_zz_decode_RS2_1_12_7),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_1_4_s14.INIT=16'hC0A0;
  LUT3 _zz_decode_RS2_1_2_s5 (
    .F(_zz_decode_RS2_1_2_8),
    .I0(_zz_decode_RS2_1_2_11),
    .I1(decode_RS2_21_20),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_2_s5.INIT=8'hCA;
  LUT4 _zz_decode_RS2_1_2_s6 (
    .F(_zz_decode_RS2_1_2_9),
    .I0(_zz_decode_RS2_1_2_12),
    .I1(dataCache_1_io_cpu_execute_address_2_13),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_2_s6.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_1_2_s7 (
    .F(_zz_decode_RS2_1_2_10),
    .I0(n8302_31),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_RS1_3_19) 
);
defparam _zz_decode_RS2_1_2_s7.INIT=16'hCACC;
  LUT3 _zz_decode_RS2_2_5_s4 (
    .F(_zz_decode_RS2_2_5_7),
    .I0(stageB_dataReadRsp_0[5]),
    .I1(dBus_rsp_regNext_payload_data[5]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_5_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s10 (
    .F(IBusCachedPlugin_fetchPc_output_fire_13),
    .I0(IBusCachedPlugin_fetchPc_output_fire_21),
    .I1(IBusCachedPlugin_fetchPc_output_fire_22),
    .I2(IBusCachedPlugin_fetchPc_output_fire_23),
    .I3(IBusCachedPlugin_fetchPc_output_fire_24) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s10.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s11 (
    .F(IBusCachedPlugin_fetchPc_output_fire_14),
    .I0(IBusCachedPlugin_fetchPc_output_fire_25),
    .I1(IBusCachedPlugin_fetchPc_output_fire_26),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_51) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s11.INIT=16'h3DCF;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s12 (
    .F(IBusCachedPlugin_fetchPc_output_fire_15),
    .I0(IBusCachedPlugin_fetchPc_output_fire_28),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I2(_zz__zz_decode_IS_CSR_15_0_10),
    .I3(decode_CSR_READ_OPCODE_5) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s12.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s13 (
    .F(IBusCachedPlugin_fetchPc_output_fire_16),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I1(n22183_10),
    .I2(IBusCachedPlugin_fetchPc_output_fire_29),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s13.INIT=16'hBB0F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s15 (
    .F(IBusCachedPlugin_fetchPc_output_fire_18),
    .I0(IBusCachedPlugin_fetchPc_output_fire_21),
    .I1(n22282_7),
    .I2(n17847_6),
    .I3(IBusCachedPlugin_fetchPc_output_fire_32) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s15.INIT=16'h0007;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s16 (
    .F(IBusCachedPlugin_fetchPc_output_fire_19),
    .I0(n28658_4),
    .I1(MmuPlugin_shared_portSortedOh[0]),
    .I2(lineLoader_flushPending),
    .I3(lineLoader_valid) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s16.INIT=16'h000B;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s17 (
    .F(IBusCachedPlugin_fetchPc_output_fire_20),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s17.INIT=8'h0E;
  LUT3 n10472_s9 (
    .F(n10472_12),
    .I0(n10472_13),
    .I1(memory_to_writeBack_PC[1]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam n10472_s9.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_31_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s6.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_31_10),
    .I0(CsrPlugin_sepc[31]),
    .I1(CsrPlugin_mepc[31]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_31_11),
    .I0(CsrPlugin_mtvec_base[29]),
    .I1(CsrPlugin_stvec_base[29]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s8.INIT=8'h53;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_30_9),
    .I0(execute_BranchPlugin_branchAdder[30]),
    .I1(execute_arbitration_isValid_10),
    .I2(memory_to_writeBack_PC[30]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s6.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_30_10),
    .I0(CsrPlugin_sepc[30]),
    .I1(CsrPlugin_mepc[30]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_30_11),
    .I0(CsrPlugin_mtvec_base[28]),
    .I1(CsrPlugin_stvec_base[28]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s8.INIT=8'h53;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_29_9),
    .I0(CsrPlugin_sepc[29]),
    .I1(CsrPlugin_mepc[29]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s6.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_29_10),
    .I0(CsrPlugin_mtvec_base[27]),
    .I1(CsrPlugin_stvec_base[27]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s7.INIT=8'hAC;
  LUT2 IBusCachedPlugin_fetchPc_pc_29_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_29_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_28_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s8.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_29_12),
    .I0(IBusCachedPlugin_fetchPc_pc_29_14),
    .I1(IBusCachedPlugin_fetchPc_pc_29_15),
    .I2(IBusCachedPlugin_fetchPc_pc_5_10),
    .I3(IBusCachedPlugin_fetchPc_pc_9_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s9.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_29_13),
    .I0(IBusCachedPlugin_fetchPc_pc_29_16),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(IBusCachedPlugin_fetchPc_pc_22_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s10.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_28_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[26]) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s9.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_22_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s8.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_21_9),
    .I0(execute_BranchPlugin_branchAdder[21]),
    .I1(execute_arbitration_isValid_10),
    .I2(memory_to_writeBack_PC[21]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s6.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_21_10),
    .I0(CsrPlugin_sepc[21]),
    .I1(CsrPlugin_mepc[21]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_21_11),
    .I0(CsrPlugin_mtvec_base[19]),
    .I1(CsrPlugin_stvec_base[19]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s8.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_20_9),
    .I0(execute_BranchPlugin_branchAdder[20]),
    .I1(execute_arbitration_isValid_10),
    .I2(memory_to_writeBack_PC[20]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s6.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_20_10),
    .I0(CsrPlugin_sepc[20]),
    .I1(CsrPlugin_mepc[20]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_20_11),
    .I0(CsrPlugin_mtvec_base[18]),
    .I1(CsrPlugin_stvec_base[18]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s8.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_18_9),
    .I0(execute_BranchPlugin_branchAdder[18]),
    .I1(execute_arbitration_isValid_10),
    .I2(memory_to_writeBack_PC[18]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s6.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_18_10),
    .I0(CsrPlugin_sepc[18]),
    .I1(CsrPlugin_mepc[18]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_18_11),
    .I0(CsrPlugin_mtvec_base[16]),
    .I1(CsrPlugin_stvec_base[16]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s8.INIT=8'hAC;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_17_9),
    .I0(execute_BranchPlugin_branchAdder[17]),
    .I1(execute_arbitration_isValid_10),
    .I2(memory_to_writeBack_PC[17]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s6.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_17_10),
    .I0(CsrPlugin_sepc[17]),
    .I1(CsrPlugin_mepc[17]),
    .I2(stageB_request_amoCtrl_alu[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s7.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_17_11),
    .I0(CsrPlugin_mtvec_base[15]),
    .I1(CsrPlugin_stvec_base[15]),
    .I2(CsrPlugin_sstatus_SIE_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s8.INIT=8'hAC;
  LUT2 IBusCachedPlugin_fetchPc_pc_9_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_9_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s8.INIT=4'h8;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s10 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_13),
    .I0(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .I1(n13733_3),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(memory_arbitration_isValid) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s10.INIT=16'h1000;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s12 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_15),
    .I0(_zz__zz_decode_IS_CSR_56_4),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s12.INIT=16'hFCC8;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s13 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_16),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s13.INIT=16'hF100;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s14 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_17),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz__zz_decode_IS_CSR_10_31_6),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s14.INIT=16'h001F;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s15 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_18),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(decode_RS1_31_9),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_20) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s15.INIT=16'h00BF;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s16 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_19),
    .I0(n17861_30),
    .I1(IBusCachedPlugin_injector_port_state[2]),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_21),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_22) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s16.INIT=16'h000D;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s6 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_9),
    .I0(n19783_15),
    .I1(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_17),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s6.INIT=16'hF353;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s7 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_10),
    .I0(IBusCachedPlugin_decompressor_isRvc_8),
    .I1(IBusCachedPlugin_decompressor_isRvc_9),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(n19787_23) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s7.INIT=16'h9F90;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s4 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_17_s4.INIT=8'h53;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s7 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s7.INIT=8'h53;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s8 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s8.INIT=8'h53;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s9 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s9.INIT=8'h53;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_8),
    .I0(CsrPlugin_stval[31]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_320),
    .I3(CsrPlugin_sscratch[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_9),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[31]),
    .I2(CsrPlugin_stvec_base[29]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_10),
    .I0(CsrPlugin_scause_interrupt),
    .I1(execute_CsrPlugin_csr_322),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(clint_logic_io_time[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[31]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_31_12),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_interrupt),
    .I2(CsrPlugin_mtvec_base[29]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s9.INIT=16'h0777;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_7),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[28]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_30_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s4.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_8),
    .I0(CsrPlugin_stval[30]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_9),
    .I0(CsrPlugin_mepc[30]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(execute_CsrPlugin_csr_769),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_30_11) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s6.INIT=16'h0700;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_9),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[29]),
    .I2(CsrPlugin_stvec_base[27]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_10),
    .I0(CsrPlugin_sscratch[29]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_7),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[26]),
    .I2(clint_logic_io_time[60]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_8),
    .I0(CsrPlugin_stval[28]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_9),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[28]),
    .I2(CsrPlugin_stvec_base[26]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_10),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[28]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_7),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[27]),
    .I2(clint_logic_io_time[59]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[27]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_9),
    .I0(CsrPlugin_stval[27]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_27_10),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[25]),
    .I2(CsrPlugin_stvec_base[25]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_9),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[26]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_26_10),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_asid[4]),
    .I2(clint_logic_io_time[58]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_7),
    .I0(CsrPlugin_mtval[25]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_384),
    .I3(MmuPlugin_satp_asid[3]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[25]),
    .I2(CsrPlugin_stvec_base[23]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_9),
    .I0(CsrPlugin_stval[25]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_320),
    .I3(CsrPlugin_sscratch[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_10),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[23]),
    .I2(clint_logic_io_time[57]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_7),
    .I0(CsrPlugin_sscratch[24]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_384),
    .I3(MmuPlugin_satp_asid[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_8),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[24]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_9),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[24]),
    .I2(CsrPlugin_stvec_base[22]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_24_10),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[22]),
    .I2(clint_logic_io_time[56]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_7),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[23]),
    .I2(clint_logic_io_time[55]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[23]),
    .I2(CsrPlugin_mtvec_base[21]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_9),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[23]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_10),
    .I0(CsrPlugin_sepc[23]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_384),
    .I3(MmuPlugin_satp_asid[1]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_9),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_asid[0]),
    .I2(CsrPlugin_mtvec_base[20]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_22_10),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[22]),
    .I2(CsrPlugin_stvec_base[20]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_9),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_ppn[21]),
    .I2(clint_logic_io_time[53]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_10),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[21]),
    .I2(CsrPlugin_stvec_base[19]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_7),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[20]),
    .I2(CsrPlugin_stvec_base[18]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_8),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[20]),
    .I2(CsrPlugin_mtvec_base[18]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_9),
    .I0(CsrPlugin_sepc[20]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_10),
    .I0(clint_logic_io_time[20]),
    .I1(execute_CsrPlugin_csr_3073),
    .I2(execute_CsrPlugin_csr_384),
    .I3(MmuPlugin_satp_ppn[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_9),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[19]),
    .I2(CsrPlugin_mtvec_base[17]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_10),
    .I0(CsrPlugin_sepc[19]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_11),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[19]),
    .I2(CsrPlugin_stvec_base[17]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[18]),
    .I2(CsrPlugin_stvec_base[16]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_8),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[18]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_9),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[18]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_10),
    .I0(clint_logic_io_time[18]),
    .I1(execute_CsrPlugin_csr_3073),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_11),
    .I0(CsrPlugin_mtvec_base[16]),
    .I1(execute_CsrPlugin_csr_773),
    .I2(MmuPlugin_satp_ppn[18]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_9),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[17]),
    .I2(MmuPlugin_satp_ppn[17]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_10),
    .I0(CsrPlugin_sepc[17]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_17_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[17]),
    .I2(clint_logic_io_time[49]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_7),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[16]),
    .I2(clint_logic_io_time[48]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[16]),
    .I2(CsrPlugin_mtvec_base[14]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_9),
    .I0(CsrPlugin_stval[16]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_320),
    .I3(CsrPlugin_sscratch[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_10),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[16]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_7),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[13]),
    .I2(clint_logic_io_time[47]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_8),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[15]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_9),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[15]),
    .I2(CsrPlugin_stvec_base[13]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_10),
    .I0(CsrPlugin_sepc[15]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(clint_logic_io_time[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_15_11),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[15]),
    .I2(MmuPlugin_satp_ppn[15]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_7),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[14]),
    .I2(MmuPlugin_satp_ppn[14]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[14]),
    .I2(CsrPlugin_stvec_base[12]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[14]),
    .I2(clint_logic_io_time[46]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_14_10),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[14]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_7),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[13]),
    .I2(MmuPlugin_satp_ppn[13]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_8),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[13]),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_LPF) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_9),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[11]),
    .I2(CsrPlugin_stvec_base[11]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_10),
    .I0(CsrPlugin_mtval[13]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_13_11),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[13]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_8),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[12]),
    .I2(clint_logic_io_time[44]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_9),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[12]),
    .I2(CsrPlugin_stvec_base[10]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_10),
    .I0(CsrPlugin_sepc[12]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_11),
    .I0(CsrPlugin_sscratch[12]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_12_12),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MPP[1]),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_IPF) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_9),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[11]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_10),
    .I0(CsrPlugin_mtvec_base[9]),
    .I1(execute_CsrPlugin_csr_773),
    .I2(MmuPlugin_satp_ppn[11]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[11]),
    .I2(clint_logic_io_time[43]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_11_12),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[11]),
    .I2(CsrPlugin_mie_MEIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_7),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[10]),
    .I2(MmuPlugin_satp_ppn[10]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_8),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[10]),
    .I2(clint_logic_io_time[42]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_9),
    .I0(CsrPlugin_sscratch[10]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_10_10),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[8]),
    .I2(CsrPlugin_stvec_base[8]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s3 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_6),
    .I0(CsrPlugin_sip_SEIP_SOFT),
    .I1(CsrPlugin_sip_SEIP_INPUT),
    .I2(n30270_4),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_9_8) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s3.INIT=16'hF100;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_7),
    .I0(execute_CsrPlugin_csr_384),
    .I1(MmuPlugin_satp_ppn[9]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_9_9),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_9_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s4.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_8),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[8]),
    .I2(clint_logic_io_time[40]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_9),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[8]),
    .I2(CsrPlugin_stvec_base[6]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_10),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[8]),
    .I2(CsrPlugin_mtvec_base[6]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_11),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[8]),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_EU) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_12),
    .I0(CsrPlugin_sepc[8]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[8]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_7),
    .I0(CsrPlugin_mstatus_MPIE),
    .I1(execute_CsrPlugin_csr_768),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_SAF) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_8),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[7]),
    .I2(CsrPlugin_mtvec_base[5]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_9),
    .I0(CsrPlugin_mepc[7]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_7_12),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_7_13) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s6.INIT=16'h7000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_10),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[7]),
    .I2(clint_logic_io_time[39]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_11),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[7]),
    .I2(CsrPlugin_mip_MTIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_7),
    .I0(CsrPlugin_stval[6]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(clint_logic_io_time[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_8),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[6]),
    .I2(CsrPlugin_mtvec_base[4]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_9),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[6]),
    .I2(MmuPlugin_satp_ppn[6]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_10),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[6]),
    .I2(CsrPlugin_stvec_base[4]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_6_11),
    .I0(CsrPlugin_medeleg_SAM),
    .I1(execute_CsrPlugin_csr_770),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_8),
    .I0(clint_logic_io_time[5]),
    .I1(execute_CsrPlugin_csr_3073),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_LAF) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_9),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_5_11),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_5_12),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_5_13),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_5_14) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s6.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s4 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_7),
    .I0(CsrPlugin_stval[4]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_770),
    .I3(CsrPlugin_medeleg_LAM) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s4.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_8),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[4]),
    .I2(clint_logic_io_time[36]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_9),
    .I0(CsrPlugin_sscratch[4]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[4]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_10),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[4]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[4]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_4_11),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[4]),
    .I2(MmuPlugin_satp_ppn[4]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_9),
    .I0(CsrPlugin_sscratch[3]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_834),
    .I3(CsrPlugin_mcause_exceptionCode[3]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_10),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[3]),
    .I2(CsrPlugin_mtvec_base[1]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_11),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[3]),
    .I2(CsrPlugin_stvec_base[1]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_12),
    .I0(execute_CsrPlugin_csr_322),
    .I1(CsrPlugin_scause_exceptionCode[3]),
    .I2(CsrPlugin_mie_MSIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s10 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_13),
    .I0(execute_CsrPlugin_csr_770),
    .I1(CsrPlugin_medeleg_BP),
    .I2(clint_logic_io_time[35]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s10.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s11 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_3_14),
    .I0(CsrPlugin_mstatus_MIE),
    .I1(execute_CsrPlugin_csr_768),
    .I2(CsrPlugin_mip_MSIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s11.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_9),
    .I0(execute_CsrPlugin_csr_322),
    .I1(CsrPlugin_scause_exceptionCode[2]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s6.INIT=16'h0777;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_10),
    .I0(CsrPlugin_mtval[2]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_2_12) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s7.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_11),
    .I0(CsrPlugin_mcause_exceptionCode[2]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_769),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_2_13) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s8.INIT=16'h0700;
  LUT4 n29855_s9 (
    .F(n29855_12),
    .I0(CsrPlugin_medeleg_LPF),
    .I1(CsrPlugin_medeleg_SPF),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]) 
);
defparam n29855_s9.INIT=16'h305F;
  LUT3 n29855_s10 (
    .F(n29855_13),
    .I0(CsrPlugin_medeleg_ES),
    .I1(CsrPlugin_medeleg_EU),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]) 
);
defparam n29855_s10.INIT=8'h53;
  LUT4 n20102_s3 (
    .F(n20102_6),
    .I0(execute_RS1[26]),
    .I1(n20104_7),
    .I2(n20112_7),
    .I3(n20111_6) 
);
defparam n20102_s3.INIT=16'h4000;
  LUT4 n20104_s4 (
    .F(n20104_7),
    .I0(execute_RS1[24]),
    .I1(execute_RS1[23]),
    .I2(execute_RS1[22]),
    .I3(n20109_5) 
);
defparam n20104_s4.INIT=16'h0100;
  LUT3 n20111_s3 (
    .F(n20111_6),
    .I0(execute_RS1[12]),
    .I1(execute_RS1[11]),
    .I2(execute_RS1[10]) 
);
defparam n20111_s3.INIT=8'h01;
  LUT4 n20112_s4 (
    .F(n20112_7),
    .I0(execute_RS1[18]),
    .I1(execute_RS1[17]),
    .I2(execute_RS1[16]),
    .I3(n20112_8) 
);
defparam n20112_s4.INIT=16'h0100;
  LUT3 n20120_s3 (
    .F(n20120_6),
    .I0(execute_RS1[7]),
    .I1(execute_RS1[6]),
    .I2(n20402_6) 
);
defparam n20120_s3.INIT=8'h10;
  LUT3 n20402_s8 (
    .F(n20402_11),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS2[30]) 
);
defparam n20402_s8.INIT=8'h01;
  LUT3 n20402_s9 (
    .F(n20402_12),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[3]),
    .I2(execute_RS2[8]) 
);
defparam n20402_s9.INIT=8'h01;
  LUT4 n20609_s6 (
    .F(n20609_9),
    .I0(_zz_CsrPlugin_privilege[0]),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(decode_to_execute_ENV_CTRL[2]),
    .I3(decode_to_execute_ENV_CTRL[0]) 
);
defparam n20609_s6.INIT=16'h0EF0;
  LUT4 decode_to_execute_PC_31_s6 (
    .F(decode_to_execute_PC_31_10),
    .I0(execute_CsrPlugin_wfiWake),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(decode_to_execute_ENV_CTRL[2]),
    .I3(decode_to_execute_ENV_CTRL[1]) 
);
defparam decode_to_execute_PC_31_s6.INIT=16'h0100;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s7 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_10),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s7.INIT=8'h04;
  LUT2 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s8 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_11),
    .I0(IBusCachedPlugin_decompressor_bufferData[12]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s8.INIT=4'h2;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s9 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s9.INIT=16'hA0C0;
  LUT2 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s10 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_13),
    .I0(IBusCachedPlugin_decompressor_bufferData[1]),
    .I1(IBusCachedPlugin_decompressor_bufferData[0]) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s10.INIT=4'h4;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_18_s7 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_18_12),
    .I0(execute_to_memory_INSTRUCTION[13]),
    .I1(memory_MulDivIterativePlugin_accumulator[17]),
    .I2(memory_MulDivIterativePlugin_accumulator[16]),
    .I3(memory_MulDivIterativePlugin_div_needRevert) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_18_s7.INIT=16'hA87F;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_22_s7 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_22_12),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_19_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_20_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_21_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_22_s7.INIT=8'h01;
  LUT3 IBusCachedPlugin_decodePc_pcReg_0_s9 (
    .F(IBusCachedPlugin_decodePc_pcReg_0_15),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(n13317_3),
    .I2(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam IBusCachedPlugin_decodePc_pcReg_0_s9.INIT=8'h90;
  LUT3 IBusCachedPlugin_decodePc_pcReg_0_s10 (
    .F(IBusCachedPlugin_decodePc_pcReg_0_16),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam IBusCachedPlugin_decodePc_pcReg_0_s10.INIT=8'hB1;
  LUT4 n19787_s13 (
    .F(n19787_17),
    .I0(n19787_27),
    .I1(n19787_28),
    .I2(n19776_9),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19787_s13.INIT=16'hC0A0;
  LUT4 n19787_s14 (
    .F(n19787_18),
    .I0(IBusCachedPlugin_decompressor_bufferData[11]),
    .I1(IBusCachedPlugin_decompressor_bufferData[8]),
    .I2(n19787_38),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s14.INIT=16'h0010;
  LUT3 n19787_s15 (
    .F(n19787_19),
    .I0(IBusCachedPlugin_decompressor_bufferData[10]),
    .I1(IBusCachedPlugin_decompressor_bufferData[9]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s15.INIT=8'h01;
  LUT4 n19787_s16 (
    .F(n19787_20),
    .I0(n19787_30),
    .I1(n19787_31),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19787_s16.INIT=16'hC0A0;
  LUT3 n19787_s17 (
    .F(n19787_21),
    .I0(IBusCachedPlugin_decompressor_bufferData[6]),
    .I1(IBusCachedPlugin_decompressor_bufferData[5]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19787_s17.INIT=8'h01;
  LUT4 n19787_s18 (
    .F(n19787_22),
    .I0(n19787_32),
    .I1(n19787_33),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19787_s18.INIT=16'hA0C0;
  LUT2 n19787_s19 (
    .F(n19787_23),
    .I0(IBusCachedPlugin_decompressor_bufferData[1]),
    .I1(IBusCachedPlugin_decompressor_bufferData[0]) 
);
defparam n19787_s19.INIT=4'h1;
  LUT3 n19787_s20 (
    .F(n19787_24),
    .I0(n19787_34),
    .I1(n19787_35),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19787_s20.INIT=8'h53;
  LUT3 n19787_s21 (
    .F(n19787_25),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(IBusCachedPlugin_decompressor_bufferData[14]),
    .I2(IBusCachedPlugin_decompressor_bufferData[13]) 
);
defparam n19787_s21.INIT=8'h01;
  LUT3 n19787_s22 (
    .F(n19787_26),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19787_s22.INIT=8'h53;
  LUT4 n19785_s7 (
    .F(n19785_11),
    .I0(n19787_21),
    .I1(n19787_22),
    .I2(n19787_18),
    .I3(n19787_17) 
);
defparam n19785_s7.INIT=16'hEEE0;
  LUT4 n19785_s8 (
    .F(n19785_12),
    .I0(n19787_19),
    .I1(n19787_20),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12) 
);
defparam n19785_s8.INIT=16'hEEE0;
  LUT2 n19784_s10 (
    .F(n19784_14),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]) 
);
defparam n19784_s10.INIT=4'h4;
  LUT3 n19783_s10 (
    .F(n19783_14),
    .I0(IBusCachedPlugin_decompressor_bufferData[6]),
    .I1(IBusCachedPlugin_decompressor_bufferData[5]),
    .I2(n19783_17) 
);
defparam n19783_s10.INIT=8'h10;
  LUT4 n19783_s11 (
    .F(n19783_15),
    .I0(n19783_18),
    .I1(n19787_32),
    .I2(n19783_21),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19783_s11.INIT=16'h770F;
  LUT4 n19783_s12 (
    .F(n19783_16),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]),
    .I2(IBusCachedPlugin_decompressor_bufferData[0]),
    .I3(IBusCachedPlugin_decompressor_bufferData[1]) 
);
defparam n19783_s12.INIT=16'h0100;
  LUT2 n19782_s15 (
    .F(n19782_19),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]) 
);
defparam n19782_s15.INIT=4'h4;
  LUT4 n19782_s17 (
    .F(n19782_21),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I1(n19782_26),
    .I2(n19782_30),
    .I3(IBusCachedPlugin_decompressor_isRvc_12) 
);
defparam n19782_s17.INIT=16'hBB0F;
  LUT4 n19782_s18 (
    .F(n19782_22),
    .I0(IBusCachedPlugin_decompressor_bufferData[11]),
    .I1(IBusCachedPlugin_decompressor_bufferData[10]),
    .I2(IBusCachedPlugin_decompressor_bufferData[9]),
    .I3(n19782_28) 
);
defparam n19782_s18.INIT=16'h0100;
  LUT4 n19782_s19 (
    .F(n19782_23),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[17]) 
);
defparam n19782_s19.INIT=16'h0100;
  LUT4 n19782_s20 (
    .F(n19782_24),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[1]) 
);
defparam n19782_s20.INIT=16'h0100;
  LUT2 n19782_s21 (
    .F(n19782_25),
    .I0(IBusCachedPlugin_decompressor_bufferData[11]),
    .I1(IBusCachedPlugin_decompressor_bufferData[10]) 
);
defparam n19782_s21.INIT=4'h8;
  LUT4 n19780_s13 (
    .F(n19780_17),
    .I0(n19782_15),
    .I1(n19783_15),
    .I2(n19780_21),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19780_s13.INIT=16'hBB0F;
  LUT4 n19780_s14 (
    .F(n19780_18),
    .I0(n19781_11),
    .I1(n19781_15),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12) 
);
defparam n19780_s14.INIT=16'hEEE0;
  LUT4 n19776_s5 (
    .F(n19776_9),
    .I0(n19776_10),
    .I1(n19776_11),
    .I2(decodeStage_mmuRsp_allowExecute),
    .I3(IBusCachedPlugin_decompressor_input_valid_4) 
);
defparam n19776_s5.INIT=16'hACCC;
  LUT4 n19775_s9 (
    .F(n19775_13),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_13) 
);
defparam n19775_s9.INIT=16'h0800;
  LUT2 n19775_s10 (
    .F(n19775_14),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(n19783_16) 
);
defparam n19775_s10.INIT=4'h4;
  LUT4 n19762_s10 (
    .F(n19762_14),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[11]),
    .I2(n19787_26),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19762_s10.INIT=16'h0FBB;
  LUT4 n19761_s9 (
    .F(n19761_13),
    .I0(n19782_14),
    .I1(n19785_9),
    .I2(n19761_14),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19761_s9.INIT=16'h770F;
  LUT2 n19757_s10 (
    .F(n19757_14),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[13]) 
);
defparam n19757_s10.INIT=4'h1;
  LUT3 n19757_s11 (
    .F(n19757_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19757_s11.INIT=8'h53;
  LUT4 n20571_s12 (
    .F(n20571_16),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_INSTRUCTION[23]),
    .I3(decode_to_execute_INSTRUCTION[22]) 
);
defparam n20571_s12.INIT=16'h0007;
  LUT4 n20571_s13 (
    .F(n20571_17),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(n20571_23),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(decode_to_execute_INSTRUCTION[25]) 
);
defparam n20571_s13.INIT=16'hFB0F;
  LUT4 n20571_s14 (
    .F(n20571_18),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(n20571_24),
    .I2(decode_to_execute_INSTRUCTION[28]),
    .I3(decode_to_execute_INSTRUCTION[29]) 
);
defparam n20571_s14.INIT=16'h1004;
  LUT4 n20571_s15 (
    .F(n20571_19),
    .I0(execute_CsrPlugin_csr_262),
    .I1(execute_CsrPlugin_csr_261),
    .I2(n20571_25),
    .I3(n20571_26) 
);
defparam n20571_s15.INIT=16'h1000;
  LUT4 n20571_s16 (
    .F(n20571_20),
    .I0(n20571_27),
    .I1(n20571_28),
    .I2(decode_to_execute_CSR_READ_OPCODE),
    .I3(n20571_29) 
);
defparam n20571_s16.INIT=16'h008F;
  LUT4 n20571_s17 (
    .F(n20571_21),
    .I0(CsrPlugin_scounteren_TM),
    .I1(CsrPlugin_mcounteren_TM),
    .I2(_zz_CsrPlugin_privilege[1]),
    .I3(_zz_CsrPlugin_privilege[0]) 
);
defparam n20571_s17.INIT=16'hFCC8;
  LUT4 n20571_s18 (
    .F(n20571_22),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(_zz_CsrPlugin_privilege[0]),
    .I2(decode_to_execute_INSTRUCTION[29]),
    .I3(decode_to_execute_INSTRUCTION[28]) 
);
defparam n20571_s18.INIT=16'h8EAF;
  LUT3 decode_RS2_31_s13 (
    .F(decode_RS2_31_16),
    .I0(RegFilePlugin_regFile_115),
    .I1(RegFilePlugin_regFile_147),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_31_s13.INIT=8'h35;
  LUT4 decode_RS2_31_s14 (
    .F(decode_RS2_31_17),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[31]),
    .I3(decode_to_execute_SRC1[31]) 
);
defparam decode_RS2_31_s14.INIT=16'h6BB0;
  LUT3 decode_RS2_30_s13 (
    .F(decode_RS2_30_16),
    .I0(RegFilePlugin_regFile_114),
    .I1(RegFilePlugin_regFile_146),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_30_s13.INIT=8'hCA;
  LUT4 decode_RS2_30_s14 (
    .F(decode_RS2_30_17),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[30]),
    .I3(decode_to_execute_SRC1[30]) 
);
defparam decode_RS2_30_s14.INIT=16'h6BB0;
  LUT3 decode_RS2_29_s10 (
    .F(decode_RS2_29_13),
    .I0(RegFilePlugin_regFile_113),
    .I1(RegFilePlugin_regFile_145),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_29_s10.INIT=8'hCA;
  LUT4 decode_RS2_29_s11 (
    .F(decode_RS2_29_14),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[29]),
    .I3(decode_to_execute_SRC1[29]) 
);
defparam decode_RS2_29_s11.INIT=16'h6BB0;
  LUT3 decode_RS2_28_s10 (
    .F(decode_RS2_28_13),
    .I0(RegFilePlugin_regFile_112),
    .I1(RegFilePlugin_regFile_144),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_28_s10.INIT=8'hCA;
  LUT4 decode_RS2_28_s11 (
    .F(decode_RS2_28_14),
    .I0(decode_RS2_28_16),
    .I1(execute_SrcPlugin_addSub[28]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_28_s11.INIT=16'h35F3;
  LUT3 decode_RS2_28_s12 (
    .F(decode_RS2_28_15),
    .I0(decode_RS2_31_15),
    .I1(decode_RS1_3_15),
    .I2(decode_RS1_3_22) 
);
defparam decode_RS2_28_s12.INIT=8'h3A;
  LUT3 decode_RS2_27_s8 (
    .F(decode_RS2_27_11),
    .I0(RegFilePlugin_regFile_111),
    .I1(RegFilePlugin_regFile_143),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_27_s8.INIT=8'h35;
  LUT4 decode_RS2_27_s9 (
    .F(decode_RS2_27_12),
    .I0(execute_SrcPlugin_addSub[27]),
    .I1(_zz_decode_RS2_1_12_7),
    .I2(decode_RS2_27_16),
    .I3(_zz_decode_RS2_1_12_26) 
);
defparam decode_RS2_27_s9.INIT=16'h0700;
  LUT4 decode_RS2_26_s16 (
    .F(decode_RS2_26_19),
    .I0(decode_to_execute_SRC2[2]),
    .I1(decode_to_execute_SRC2[0]),
    .I2(decode_RS2_31_15),
    .I3(execute_FullBarrelShifterPlugin_reversed[31]) 
);
defparam decode_RS2_26_s16.INIT=16'hF100;
  LUT4 decode_RS2_26_s17 (
    .F(decode_RS2_26_20),
    .I0(n28_3),
    .I1(n24_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS2_26_27) 
);
defparam decode_RS2_26_s17.INIT=16'hC0AF;
  LUT4 decode_RS2_26_s18 (
    .F(decode_RS2_26_21),
    .I0(n8_4),
    .I1(decode_to_execute_SRC2[1]),
    .I2(decode_RS2_26_28),
    .I3(decode_RS2_26_29) 
);
defparam decode_RS2_26_s18.INIT=16'h4F00;
  LUT4 decode_RS2_26_s19 (
    .F(decode_RS2_26_22),
    .I0(n14_3),
    .I1(n18_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_26_s19.INIT=16'h03F5;
  LUT4 decode_RS2_26_s20 (
    .F(decode_RS2_26_23),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[26]),
    .I3(decode_to_execute_SRC1[26]) 
);
defparam decode_RS2_26_s20.INIT=16'h6BB0;
  LUT4 decode_RS2_26_s21 (
    .F(decode_RS2_26_24),
    .I0(n29_3),
    .I1(n27_3),
    .I2(decode_to_execute_SRC2[2]),
    .I3(decode_to_execute_SRC2[1]) 
);
defparam decode_RS2_26_s21.INIT=16'hFA0C;
  LUT4 decode_RS2_26_s22 (
    .F(decode_RS2_26_25),
    .I0(n31_3),
    .I1(decode_RS2_31_15),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_16_9) 
);
defparam decode_RS2_26_s22.INIT=16'h3533;
  LUT3 decode_RS2_26_s23 (
    .F(decode_RS2_26_26),
    .I0(RegFilePlugin_regFile_110),
    .I1(RegFilePlugin_regFile_142),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_26_s23.INIT=8'h35;
  LUT3 decode_RS2_25_s12 (
    .F(decode_RS2_25_15),
    .I0(RegFilePlugin_regFile_109),
    .I1(RegFilePlugin_regFile_141),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_25_s12.INIT=8'h35;
  LUT4 decode_RS2_25_s13 (
    .F(decode_RS2_25_16),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[25]),
    .I3(decode_to_execute_SRC1[25]) 
);
defparam decode_RS2_25_s13.INIT=16'h6BB0;
  LUT3 decode_RS2_25_s14 (
    .F(decode_RS2_25_17),
    .I0(decode_RS2_25_19),
    .I1(decode_RS2_25_27),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_25_s14.INIT=8'h3A;
  LUT3 decode_RS2_25_s15 (
    .F(decode_RS2_25_18),
    .I0(decode_RS2_25_21),
    .I1(decode_RS2_25_22),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_25_s15.INIT=8'hC5;
  LUT3 decode_RS2_24_s9 (
    .F(decode_RS2_24_12),
    .I0(RegFilePlugin_regFile_108),
    .I1(RegFilePlugin_regFile_140),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_24_s9.INIT=8'h35;
  LUT3 decode_RS2_24_s10 (
    .F(decode_RS2_24_13),
    .I0(decode_RS2_24_15),
    .I1(_zz_decode_RS2_1_16_8),
    .I2(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_24_s10.INIT=8'h3A;
  LUT3 decode_RS2_23_s5 (
    .F(decode_RS2_23_8),
    .I0(RegFilePlugin_regFile_107),
    .I1(RegFilePlugin_regFile_139),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_23_s5.INIT=8'h35;
  LUT4 decode_RS2_22_s13 (
    .F(decode_RS2_22_16),
    .I0(n8302_22),
    .I1(n8302_21),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_22_s13.INIT=16'hF50C;
  LUT4 decode_RS2_22_s14 (
    .F(decode_RS2_22_17),
    .I0(decode_RS2_22_19),
    .I1(execute_SrcPlugin_addSub[22]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_22_s14.INIT=16'h35F3;
  LUT3 decode_RS2_22_s15 (
    .F(decode_RS2_22_18),
    .I0(RegFilePlugin_regFile_106),
    .I1(RegFilePlugin_regFile_138),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_22_s15.INIT=8'h35;
  LUT3 decode_RS2_21_s15 (
    .F(decode_RS2_21_18),
    .I0(RegFilePlugin_regFile_105),
    .I1(RegFilePlugin_regFile_137),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_21_s15.INIT=8'hCA;
  LUT4 decode_RS2_21_s16 (
    .F(decode_RS2_21_19),
    .I0(n25_3),
    .I1(n21_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS2_21_23) 
);
defparam decode_RS2_21_s16.INIT=16'hAFC0;
  LUT4 decode_RS2_21_s17 (
    .F(decode_RS2_21_20),
    .I0(n17_3),
    .I1(n13_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS2_21_24) 
);
defparam decode_RS2_21_s17.INIT=16'hAFC0;
  LUT4 decode_RS2_21_s18 (
    .F(decode_RS2_21_21),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[21]),
    .I3(decode_to_execute_SRC1[21]) 
);
defparam decode_RS2_21_s18.INIT=16'h6BB0;
  LUT2 decode_RS2_21_s19 (
    .F(decode_RS2_21_22),
    .I0(decode_to_execute_SRC2[3]),
    .I1(decode_RS2_26_20) 
);
defparam decode_RS2_21_s19.INIT=4'h1;
  LUT4 decode_RS2_19_s12 (
    .F(decode_RS2_19_15),
    .I0(n8303_29),
    .I1(n8303_30),
    .I2(decode_to_execute_SRC2[2]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_19_s12.INIT=16'h3500;
  LUT4 decode_RS2_19_s13 (
    .F(decode_RS2_19_16),
    .I0(_zz_decode_RS2_1_4_13),
    .I1(_zz_decode_RS2_1_4_14),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_19_s13.INIT=16'h0305;
  LUT4 decode_RS2_19_s15 (
    .F(decode_RS2_19_18),
    .I0(decode_RS2_19_19),
    .I1(execute_SrcPlugin_addSub[19]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_19_s15.INIT=16'h35F3;
  LUT4 decode_RS2_18_s11 (
    .F(decode_RS2_18_14),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[18]),
    .I3(decode_to_execute_SRC1[18]) 
);
defparam decode_RS2_18_s11.INIT=16'h6BB0;
  LUT4 decode_RS2_18_s12 (
    .F(decode_RS2_18_15),
    .I0(decode_RS2_18_12),
    .I1(execute_FullBarrelShifterPlugin_reversed[31]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_18_s12.INIT=16'h3FF5;
  LUT4 decode_RS2_17_s11 (
    .F(decode_RS2_17_14),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[17]),
    .I3(decode_to_execute_SRC1[17]) 
);
defparam decode_RS2_17_s11.INIT=16'h6BB0;
  LUT3 decode_RS2_16_s6 (
    .F(decode_RS2_16_9),
    .I0(RegFilePlugin_regFile_100),
    .I1(RegFilePlugin_regFile_132),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_16_s6.INIT=8'hCA;
  LUT4 decode_RS2_15_s10 (
    .F(decode_RS2_15_13),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[15]),
    .I3(decode_to_execute_SRC1[15]) 
);
defparam decode_RS2_15_s10.INIT=16'h6BB0;
  LUT3 decode_RS2_14_s7 (
    .F(decode_RS2_14_10),
    .I0(RegFilePlugin_regFile_98),
    .I1(RegFilePlugin_regFile_130),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_14_s7.INIT=8'h35;
  LUT3 decode_RS2_13_s7 (
    .F(decode_RS2_13_10),
    .I0(RegFilePlugin_regFile_97),
    .I1(RegFilePlugin_regFile_129),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_13_s7.INIT=8'h35;
  LUT4 decode_RS2_10_s12 (
    .F(decode_RS2_10_15),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[10]),
    .I3(decode_to_execute_SRC1[10]) 
);
defparam decode_RS2_10_s12.INIT=16'h6BB0;
  LUT4 decode_RS2_9_s12 (
    .F(decode_RS2_9_15),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[9]),
    .I3(decode_to_execute_SRC1[9]) 
);
defparam decode_RS2_9_s12.INIT=16'h6BB0;
  LUT3 decode_RS2_8_s8 (
    .F(decode_RS2_8_11),
    .I0(RegFilePlugin_regFile_92),
    .I1(RegFilePlugin_regFile_124),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_8_s8.INIT=8'hCA;
  LUT3 decode_RS2_7_s8 (
    .F(decode_RS2_7_11),
    .I0(RegFilePlugin_regFile_91),
    .I1(RegFilePlugin_regFile_123),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_7_s8.INIT=8'hCA;
  LUT3 decode_RS2_6_s8 (
    .F(decode_RS2_6_11),
    .I0(RegFilePlugin_regFile_90),
    .I1(RegFilePlugin_regFile_122),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_6_s8.INIT=8'h35;
  LUT4 decode_RS2_6_s9 (
    .F(decode_RS2_6_12),
    .I0(decode_RS2_6_13),
    .I1(dataCache_1_io_cpu_execute_address_6_15),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_6_s9.INIT=16'hC5FC;
  LUT4 decode_RS2_5_s11 (
    .F(decode_RS2_5_14),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[5]),
    .I3(decode_to_execute_SRC1[5]) 
);
defparam decode_RS2_5_s11.INIT=16'h6BB0;
  LUT3 decode_RS2_4_s5 (
    .F(decode_RS2_4_8),
    .I0(RegFilePlugin_regFile_88),
    .I1(RegFilePlugin_regFile_120),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_4_s5.INIT=8'h35;
  LUT3 decode_RS2_2_s5 (
    .F(decode_RS2_2_8),
    .I0(RegFilePlugin_regFile_86),
    .I1(RegFilePlugin_regFile_118),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]) 
);
defparam decode_RS2_2_s5.INIT=8'h35;
  LUT4 decode_RS1_3_s14 (
    .F(decode_RS1_3_17),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC1[3]) 
);
defparam decode_RS1_3_s14.INIT=16'h6BB0;
  LUT4 decode_RS1_3_s15 (
    .F(decode_RS1_3_18),
    .I0(n10_3),
    .I1(n6_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS1_3_20) 
);
defparam decode_RS1_3_s15.INIT=16'h305F;
  LUT2 decode_RS1_3_s16 (
    .F(decode_RS1_3_19),
    .I0(decode_to_execute_SRC2[3]),
    .I1(decode_to_execute_SRC2[2]) 
);
defparam decode_RS1_3_s16.INIT=4'h1;
  LUT4 n8302_s27 (
    .F(n8302_30),
    .I0(n30_3),
    .I1(n26_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam n8302_s27.INIT=16'hFA0C;
  LUT4 n8302_s28 (
    .F(n8302_31),
    .I0(n8302_35),
    .I1(decode_RS2_31_15),
    .I2(n30_3),
    .I3(decode_to_execute_SRC2[1]) 
);
defparam n8302_s28.INIT=16'hEEF0;
  LUT4 n8302_s29 (
    .F(n8302_32),
    .I0(n6_3),
    .I1(n2_5),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam n8302_s29.INIT=16'hFA0C;
  LUT4 n8302_s30 (
    .F(n8302_33),
    .I0(n10_3),
    .I1(n14_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam n8302_s30.INIT=16'h0CFA;
  LUT4 n8302_s31 (
    .F(n8302_34),
    .I0(n22_3),
    .I1(n18_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam n8302_s31.INIT=16'hF503;
  LUT4 n8303_s22 (
    .F(n8303_25),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[0]),
    .I3(decode_to_execute_SRC1[0]) 
);
defparam n8303_s22.INIT=16'h6BB0;
  LUT3 n8303_s23 (
    .F(n8303_26),
    .I0(decode_to_execute_SRC2[1]),
    .I1(decode_to_execute_SRC2[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed[31]) 
);
defparam n8303_s23.INIT=8'h10;
  LUT4 n8303_s24 (
    .F(n8303_27),
    .I0(n5_3),
    .I1(n1_5),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam n8303_s24.INIT=16'hFA0C;
  LUT3 n8303_s25 (
    .F(n8303_28),
    .I0(n9_3),
    .I1(n11_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam n8303_s25.INIT=8'h35;
  LUT3 n8303_s26 (
    .F(n8303_29),
    .I0(n21_3),
    .I1(n23_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam n8303_s26.INIT=8'h35;
  LUT3 n8303_s27 (
    .F(n8303_30),
    .I0(n25_3),
    .I1(n27_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam n8303_s27.INIT=8'h35;
  LUT4 _zz_decode_RS2_1_23_s12 (
    .F(_zz_decode_RS2_1_23_15),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[23]),
    .I3(decode_to_execute_SRC1[23]) 
);
defparam _zz_decode_RS2_1_23_s12.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_1_20_s17 (
    .F(_zz_decode_RS2_1_20_20),
    .I0(n28_3),
    .I1(n30_3),
    .I2(decode_to_execute_SRC2[1]) 
);
defparam _zz_decode_RS2_1_20_s17.INIT=8'h35;
  LUT4 _zz_decode_RS2_1_20_s18 (
    .F(_zz_decode_RS2_1_20_21),
    .I0(n24_3),
    .I1(n20_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_20_s18.INIT=16'hF503;
  LUT4 _zz_decode_RS2_1_16_s18 (
    .F(_zz_decode_RS2_1_16_21),
    .I0(n24_3),
    .I1(n28_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_16_s18.INIT=16'h03F5;
  LUT4 _zz_decode_RS2_1_16_s19 (
    .F(_zz_decode_RS2_1_16_22),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[16]),
    .I3(decode_to_execute_SRC1[16]) 
);
defparam _zz_decode_RS2_1_16_s19.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_14_s13 (
    .F(_zz_decode_RS2_1_14_16),
    .I0(n27_3),
    .I1(n23_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_14_s13.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_1_14_s16 (
    .F(_zz_decode_RS2_1_14_19),
    .I0(n19_3),
    .I1(n15_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_14_s16.INIT=16'hF503;
  LUT4 _zz_decode_RS2_1_4_s15 (
    .F(_zz_decode_RS2_1_4_18),
    .I0(n5_3),
    .I1(n9_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_4_s15.INIT=16'h03F5;
  LUT4 _zz_decode_RS2_1_2_s8 (
    .F(_zz_decode_RS2_1_2_11),
    .I0(n9_3),
    .I1(n5_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_2_13) 
);
defparam _zz_decode_RS2_1_2_s8.INIT=16'hAFC0;
  LUT4 _zz_decode_RS2_1_2_s9 (
    .F(_zz_decode_RS2_1_2_12),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[2]),
    .I3(decode_to_execute_SRC1[2]) 
);
defparam _zz_decode_RS2_1_2_s9.INIT=16'h6BB0;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s18 (
    .F(IBusCachedPlugin_fetchPc_output_fire_21),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz__zz_decode_IS_CSR_15_0_7),
    .I2(IBusCachedPlugin_fetchPc_output_fire_51),
    .I3(n21612_4) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s18.INIT=16'h4000;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s19 (
    .F(IBusCachedPlugin_fetchPc_output_fire_22),
    .I0(n22180_8),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s19.INIT=8'h0E;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s20 (
    .F(IBusCachedPlugin_fetchPc_output_fire_23),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I1(_zz__zz_decode_IS_CSR_15_0_7),
    .I2(IBusCachedPlugin_fetchPc_output_fire_33),
    .I3(_zz__zz_decode_IS_CSR_17_26_7) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s20.INIT=16'hB0BB;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s21 (
    .F(IBusCachedPlugin_fetchPc_output_fire_24),
    .I0(IBusCachedPlugin_fetchPc_output_fire_34),
    .I1(_zz__zz_decode_IS_CSR_108_0_6),
    .I2(IBusCachedPlugin_fetchPc_output_fire_49),
    .I3(n22282_7) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s21.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s22 (
    .F(IBusCachedPlugin_fetchPc_output_fire_25),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I1(n22180_8),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s22.INIT=16'h008F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s23 (
    .F(IBusCachedPlugin_fetchPc_output_fire_26),
    .I0(IBusCachedPlugin_fetchPc_output_fire_49),
    .I1(IBusCachedPlugin_fetchPc_output_fire_45),
    .I2(IBusCachedPlugin_fetchPc_output_fire_51),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s23.INIT=16'hF70F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s25 (
    .F(IBusCachedPlugin_fetchPc_output_fire_28),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_49) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s25.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s26 (
    .F(IBusCachedPlugin_fetchPc_output_fire_29),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I1(IBusCachedPlugin_fetchPc_output_fire_37),
    .I2(n21763_5),
    .I3(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s26.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s27 (
    .F(IBusCachedPlugin_fetchPc_output_fire_30),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(IBusCachedPlugin_fetchPc_output_fire_39),
    .I3(IBusCachedPlugin_fetchPc_output_fire_40) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s27.INIT=16'h00FE;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s29 (
    .F(IBusCachedPlugin_fetchPc_output_fire_32),
    .I0(IBusCachedPlugin_fetchPc_output_fire_41),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_49) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s29.INIT=16'h1000;
  LUT4 n10472_s10 (
    .F(n10472_13),
    .I0(CsrPlugin_sepc[1]),
    .I1(CsrPlugin_mepc[1]),
    .I2(stageB_request_amoCtrl_alu[0]),
    .I3(n17838_5) 
);
defparam n10472_s10.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_29_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[10]) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s11.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s12 (
    .F(IBusCachedPlugin_fetchPc_pc_29_15),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[16]) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s12.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s13 (
    .F(IBusCachedPlugin_fetchPc_pc_29_16),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s13.INIT=8'h80;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s17 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_20),
    .I0(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .I1(n13727_3),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(memory_arbitration_isValid) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s17.INIT=16'h1000;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s18 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_21),
    .I0(execute_to_memory_ENV_CTRL[1]),
    .I1(execute_to_memory_ENV_CTRL[2]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_ENV_CTRL[0]) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s18.INIT=16'h1000;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s19 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_22),
    .I0(decode_to_execute_ENV_CTRL[1]),
    .I1(decode_to_execute_ENV_CTRL[2]),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_ENV_CTRL[0]) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s19.INIT=16'h1000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_10),
    .I0(CsrPlugin_sscratch[30]),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(clint_logic_io_time[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_11),
    .I0(execute_CsrPlugin_csr_321),
    .I1(CsrPlugin_sepc[30]),
    .I2(clint_logic_io_time[62]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s5 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_8),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[9]),
    .I2(clint_logic_io_time[41]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s5.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s6 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_9),
    .I0(CsrPlugin_stval[9]),
    .I1(execute_CsrPlugin_csr_323),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s6.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_10),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_9_11),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_9_12),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_9_13),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_9_14) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s7.INIT=16'h8000;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_12),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[7]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[7]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s10 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_7_13),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[7]),
    .I2(MmuPlugin_satp_ppn[7]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s10.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s7 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_10),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[5]),
    .I2(execute_CsrPlugin_csr_321),
    .I3(CsrPlugin_sepc[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s7.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[5]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[5]),
    .I2(CsrPlugin_mtvec_base[3]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s10 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_13),
    .I0(execute_CsrPlugin_csr_323),
    .I1(CsrPlugin_stval[5]),
    .I2(CsrPlugin_stvec_base[3]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s10.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s11 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_14),
    .I0(execute_CsrPlugin_csr_771),
    .I1(CsrPlugin_mideleg_ST),
    .I2(clint_logic_io_time[37]),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s11.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_12),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[2]),
    .I2(MmuPlugin_satp_ppn[2]),
    .I3(execute_CsrPlugin_csr_384) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s10 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_2_13),
    .I0(execute_CsrPlugin_csr_770),
    .I1(CsrPlugin_medeleg_II),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s10.INIT=16'h0777;
  LUT3 n20112_s5 (
    .F(n20112_8),
    .I0(execute_RS1[15]),
    .I1(execute_RS1[14]),
    .I2(execute_RS1[13]) 
);
defparam n20112_s5.INIT=8'h01;
  LUT3 n19787_s23 (
    .F(n19787_27),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(n19787_36) 
);
defparam n19787_s23.INIT=8'h10;
  LUT4 n19787_s24 (
    .F(n19787_28),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(n19783_18) 
);
defparam n19787_s24.INIT=16'h0100;
  LUT2 n19787_s26 (
    .F(n19787_30),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]) 
);
defparam n19787_s26.INIT=4'h1;
  LUT2 n19787_s27 (
    .F(n19787_31),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n19787_s27.INIT=4'h1;
  LUT2 n19787_s28 (
    .F(n19787_32),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]) 
);
defparam n19787_s28.INIT=4'h1;
  LUT2 n19787_s29 (
    .F(n19787_33),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam n19787_s29.INIT=4'h1;
  LUT3 n19787_s30 (
    .F(n19787_34),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]) 
);
defparam n19787_s30.INIT=8'h01;
  LUT3 n19787_s31 (
    .F(n19787_35),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n19787_s31.INIT=8'h01;
  LUT3 n19783_s13 (
    .F(n19783_17),
    .I0(IBusCachedPlugin_decompressor_bufferData[4]),
    .I1(IBusCachedPlugin_decompressor_bufferData[3]),
    .I2(IBusCachedPlugin_decompressor_bufferData[2]) 
);
defparam n19783_s13.INIT=8'h01;
  LUT3 n19783_s14 (
    .F(n19783_18),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[18]) 
);
defparam n19783_s14.INIT=8'h01;
  LUT3 n19782_s22 (
    .F(n19782_26),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n19782_s22.INIT=8'h01;
  LUT2 n19782_s24 (
    .F(n19782_28),
    .I0(IBusCachedPlugin_decompressor_bufferData[7]),
    .I1(IBusCachedPlugin_decompressor_bufferData[8]) 
);
defparam n19782_s24.INIT=4'h4;
  LUT4 n19776_s6 (
    .F(n19776_10),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[1]),
    .I1(IBusCachedPlugin_decompressor_throw2BytesReg),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I3(IBusCachedPlugin_decompressor_bufferValid) 
);
defparam n19776_s6.INIT=16'h00EF;
  LUT3 n19776_s7 (
    .F(n19776_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I1(IBusCachedPlugin_decompressor_throw2BytesLatch),
    .I2(IBusCachedPlugin_decompressor_bufferValidLatch) 
);
defparam n19776_s7.INIT=8'h0D;
  LUT2 n19761_s10 (
    .F(n19761_14),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(IBusCachedPlugin_decompressor_bufferData[2]) 
);
defparam n19761_s10.INIT=4'h1;
  LUT4 n20571_s19 (
    .F(n20571_23),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(decode_to_execute_INSTRUCTION[30]),
    .I2(decode_to_execute_INSTRUCTION[29]),
    .I3(decode_to_execute_INSTRUCTION[28]) 
);
defparam n20571_s19.INIT=16'h1000;
  LUT4 n20571_s20 (
    .F(n20571_24),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(n29855_6),
    .I2(decode_to_execute_INSTRUCTION[28]),
    .I3(decode_to_execute_INSTRUCTION[30]) 
);
defparam n20571_s20.INIT=16'hF400;
  LUT4 n20571_s21 (
    .F(n20571_25),
    .I0(execute_CsrPlugin_csr_832),
    .I1(execute_CsrPlugin_csr_774),
    .I2(n20571_30),
    .I3(n30267_4) 
);
defparam n20571_s21.INIT=16'h1000;
  LUT4 n20571_s22 (
    .F(n20571_26),
    .I0(execute_CsrPlugin_csr_384),
    .I1(execute_CsrPlugin_csr_256),
    .I2(n20571_31),
    .I3(n30270_4) 
);
defparam n20571_s22.INIT=16'h1000;
  LUT4 n20571_s23 (
    .F(n20571_27),
    .I0(execute_CsrPlugin_csr_3859),
    .I1(execute_CsrPlugin_csr_3860),
    .I2(execute_CsrPlugin_csr_834),
    .I3(execute_CsrPlugin_csr_835) 
);
defparam n20571_s23.INIT=16'h0001;
  LUT4 n20571_s24 (
    .F(n20571_28),
    .I0(execute_CsrPlugin_csr_3857),
    .I1(execute_CsrPlugin_csr_3858),
    .I2(execute_CsrPlugin_csr_3073),
    .I3(execute_CsrPlugin_csr_3201) 
);
defparam n20571_s24.INIT=16'h0001;
  LUT4 n20571_s25 (
    .F(n20571_29),
    .I0(n20571_32),
    .I1(decode_to_execute_INSTRUCTION[25]),
    .I2(decode_to_execute_INSTRUCTION[27]),
    .I3(n20571_23) 
);
defparam n20571_s25.INIT=16'h8000;
  LUT4 decode_RS2_28_s13 (
    .F(decode_RS2_28_16),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[28]),
    .I3(decode_to_execute_SRC1[28]) 
);
defparam decode_RS2_28_s13.INIT=16'h6BB0;
  LUT4 decode_RS2_26_s24 (
    .F(decode_RS2_26_27),
    .I0(n22_3),
    .I1(n26_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_26_s24.INIT=16'h03F5;
  LUT4 decode_RS2_26_s25 (
    .F(decode_RS2_26_28),
    .I0(n6_3),
    .I1(n10_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_26_s25.INIT=16'h0CFA;
  LUT4 decode_RS2_26_s26 (
    .F(decode_RS2_26_29),
    .I0(decode_to_execute_SRC2[2]),
    .I1(decode_to_execute_SRC2[1]),
    .I2(n12_3),
    .I3(decode_to_execute_SRC2[4]) 
);
defparam decode_RS2_26_s26.INIT=16'h007F;
  LUT4 decode_RS2_25_s16 (
    .F(decode_RS2_25_19),
    .I0(n29_3),
    .I1(n25_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_14_16) 
);
defparam decode_RS2_25_s16.INIT=16'hAFC0;
  LUT4 decode_RS2_25_s18 (
    .F(decode_RS2_25_21),
    .I0(n13_3),
    .I1(n9_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS2_25_23) 
);
defparam decode_RS2_25_s18.INIT=16'hC0AF;
  LUT4 decode_RS2_25_s19 (
    .F(decode_RS2_25_22),
    .I0(n21_3),
    .I1(n17_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(_zz_decode_RS2_1_14_19) 
);
defparam decode_RS2_25_s19.INIT=16'h5F30;
  LUT4 decode_RS2_24_s12 (
    .F(decode_RS2_24_15),
    .I0(n10_3),
    .I1(n14_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_RS2_24_16) 
);
defparam decode_RS2_24_s12.INIT=16'hAFC0;
  LUT4 decode_RS2_22_s16 (
    .F(decode_RS2_22_19),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[22]),
    .I3(decode_to_execute_SRC1[22]) 
);
defparam decode_RS2_22_s16.INIT=16'h6BB0;
  LUT4 decode_RS2_21_s20 (
    .F(decode_RS2_21_23),
    .I0(n23_3),
    .I1(n19_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_21_s20.INIT=16'hFA0C;
  LUT4 decode_RS2_21_s21 (
    .F(decode_RS2_21_24),
    .I0(n15_3),
    .I1(n11_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_21_s21.INIT=16'hFA0C;
  LUT4 decode_RS2_19_s16 (
    .F(decode_RS2_19_19),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[19]),
    .I3(decode_to_execute_SRC1[19]) 
);
defparam decode_RS2_19_s16.INIT=16'h6BB0;
  LUT4 decode_RS2_6_s10 (
    .F(decode_RS2_6_13),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[6]),
    .I3(decode_to_execute_SRC1[6]) 
);
defparam decode_RS2_6_s10.INIT=16'h6BB0;
  LUT4 decode_RS1_3_s17 (
    .F(decode_RS1_3_20),
    .I0(n4_3),
    .I1(n8_4),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS1_3_s17.INIT=16'h0CFA;
  LUT2 n8302_s32 (
    .F(n8302_35),
    .I0(decode_to_execute_SRC2[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed[31]) 
);
defparam n8302_s32.INIT=4'h4;
  LUT4 _zz_decode_RS2_1_2_s10 (
    .F(_zz_decode_RS2_1_2_13),
    .I0(n7_3),
    .I1(n3_5),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_2_s10.INIT=16'hFA0C;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s30 (
    .F(IBusCachedPlugin_fetchPc_output_fire_33),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s30.INIT=8'h0B;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s31 (
    .F(IBusCachedPlugin_fetchPc_output_fire_34),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s31.INIT=16'h00BF;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s34 (
    .F(IBusCachedPlugin_fetchPc_output_fire_37),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_42) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s34.INIT=16'hF68F;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s35 (
    .F(IBusCachedPlugin_fetchPc_output_fire_38),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s35.INIT=8'h01;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s36 (
    .F(IBusCachedPlugin_fetchPc_output_fire_39),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s36.INIT=16'hEEE0;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s37 (
    .F(IBusCachedPlugin_fetchPc_output_fire_40),
    .I0(_zz__zz_decode_IS_CSR_10_31_6),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_43) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s37.INIT=16'h0070;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s38 (
    .F(IBusCachedPlugin_fetchPc_output_fire_41),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s38.INIT=16'h00F4;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s8 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_11),
    .I0(execute_CsrPlugin_csr_770),
    .I1(CsrPlugin_medeleg_ES),
    .I2(CsrPlugin_stvec_base[7]),
    .I3(execute_CsrPlugin_csr_261) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s8.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s9 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_12),
    .I0(CsrPlugin_sepc[9]),
    .I1(execute_CsrPlugin_csr_321),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s9.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s10 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_13),
    .I0(execute_CsrPlugin_csr_320),
    .I1(CsrPlugin_sscratch[9]),
    .I2(CsrPlugin_mideleg_SE),
    .I3(execute_CsrPlugin_csr_771) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s10.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s11 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_14),
    .I0(execute_CsrPlugin_csr_3073),
    .I1(clint_logic_io_time[9]),
    .I2(CsrPlugin_mtvec_base[7]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s11.INIT=16'h0777;
  LUT3 n19787_s32 (
    .F(n19787_36),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam n19787_s32.INIT=8'h01;
  LUT4 n20571_s26 (
    .F(n20571_30),
    .I0(execute_CsrPlugin_csr_321),
    .I1(execute_CsrPlugin_csr_320),
    .I2(execute_CsrPlugin_csr_322),
    .I3(execute_CsrPlugin_csr_323) 
);
defparam n20571_s26.INIT=16'h0001;
  LUT4 n20571_s27 (
    .F(n20571_31),
    .I0(execute_CsrPlugin_csr_769),
    .I1(execute_CsrPlugin_csr_773),
    .I2(execute_CsrPlugin_csr_833),
    .I3(execute_CsrPlugin_csr_768) 
);
defparam n20571_s27.INIT=16'h0001;
  LUT4 n20571_s28 (
    .F(n20571_32),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(decode_to_execute_INSTRUCTION[24]),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam n20571_s28.INIT=16'h00F1;
  LUT4 decode_RS2_27_s11 (
    .F(decode_RS2_27_14),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC2[27]),
    .I3(decode_to_execute_SRC1[27]) 
);
defparam decode_RS2_27_s11.INIT=16'h6BB0;
  LUT4 decode_RS2_25_s20 (
    .F(decode_RS2_25_23),
    .I0(n7_3),
    .I1(n11_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_25_s20.INIT=16'h03F5;
  LUT4 decode_RS2_24_s13 (
    .F(decode_RS2_24_16),
    .I0(n8_4),
    .I1(n12_3),
    .I2(decode_to_execute_SRC2[1]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_24_s13.INIT=16'h0CFA;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s39 (
    .F(IBusCachedPlugin_fetchPc_output_fire_42),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s39.INIT=16'hB0BB;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s40 (
    .F(IBusCachedPlugin_fetchPc_output_fire_43),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s40.INIT=16'h333A;
  LUT4 decode_RS2_30_s15 (
    .F(decode_RS2_30_19),
    .I0(decode_RS2_30_13),
    .I1(_zz_decode_RS2_1_8_5),
    .I2(decode_RS2_30_10),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS2_30_s15.INIT=16'h0777;
  LUT4 n19766_s7 (
    .F(n19766_12),
    .I0(n19757_8),
    .I1(n19767_10),
    .I2(n19784_8),
    .I3(n19780_17) 
);
defparam n19766_s7.INIT=16'h4000;
  LUT4 when_Pipeline_l124_2_s2 (
    .F(when_Pipeline_l124_2),
    .I0(when_DBusCachedPlugin_l544),
    .I1(IBusCachedPlugin_fetchPc_pc_31_4),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I3(DBusCachedPlugin_exceptionBus_valid) 
);
defparam when_Pipeline_l124_2_s2.INIT=16'h0045;
  LUT4 n21165_s1 (
    .F(n21165_5),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
    .I1(CsrPlugin_hadException),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I3(n21161_7) 
);
defparam n21165_s1.INIT=16'hF0BB;
  LUT4 _zz_decode_RS2_1_13_s13 (
    .F(_zz_decode_RS2_1_13_17),
    .I0(MmuPlugin_satp_ppn[1]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[1]),
    .I2(_zz_decode_RS2_1_31_6),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_13_s13.INIT=16'h5300;
  LUT4 _zz_decode_RS2_1_16_s20 (
    .F(_zz_decode_RS2_1_16_24),
    .I0(MmuPlugin_satp_ppn[4]),
    .I1(MmuPlugin_shared_pteBuffer_PPN0[4]),
    .I2(_zz_decode_RS2_1_31_6),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_16_s20.INIT=16'h5300;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_21_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_21_12),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_20_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_18_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_19_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_21_s6.INIT=8'h01;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_29_s7 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_29_13),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_26_11),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_28_10),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_26_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_27_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_29_s7.INIT=16'h0002;
  LUT4 _zz_decode_RS2_1_25_s2 (
    .F(_zz_decode_RS2_1[25]),
    .I0(decode_RS2_25_9),
    .I1(decode_RS2_25_10),
    .I2(_zz_decode_RS2_1_25_4),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam _zz_decode_RS2_1_25_s2.INIT=16'h0F44;
  LUT4 decode_RS1_25_s6 (
    .F(decode_RS1[25]),
    .I0(decode_RS1_25_5),
    .I1(decode_RS2_25_9),
    .I2(decode_RS2_25_10),
    .I3(decode_RS1_31_14) 
);
defparam decode_RS1_25_s6.INIT=16'h30AA;
  LUT4 decode_RS1_2_s6 (
    .F(decode_RS1[2]),
    .I0(_zz_decode_RS2_1_2_4),
    .I1(_zz_decode_RS2_1_2_5),
    .I2(decode_RS1_31_14),
    .I3(decode_RS1_2_6) 
);
defparam decode_RS1_2_s6.INIT=16'h00BF;
  LUT4 decode_RS1_31_s10 (
    .F(decode_RS1_31_14),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(n13742_3),
    .I3(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam decode_RS1_31_s10.INIT=16'h0800;
  LUT4 decode_RS2_25_s21 (
    .F(decode_RS2[25]),
    .I0(decode_RS2_25_5),
    .I1(decode_RS2_25_9),
    .I2(decode_RS2_25_10),
    .I3(decode_RS2_30_21) 
);
defparam decode_RS2_25_s21.INIT=16'hBAAA;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s20 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_24),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(n13748_3),
    .I3(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s20.INIT=16'h0400;
  LUT4 decode_RS2_30_s16 (
    .F(decode_RS2_30_21),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(n13748_3),
    .I3(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam decode_RS2_30_s16.INIT=16'h0800;
  LUT4 n19781_s8 (
    .F(n19781_13),
    .I0(n19781_15),
    .I1(IBusCachedPlugin_decompressor_isRvc_11),
    .I2(n19783_15),
    .I3(n19782_8) 
);
defparam n19781_s8.INIT=16'h00AE;
  LUT4 n19787_s33 (
    .F(n19787_38),
    .I0(IBusCachedPlugin_decompressor_bufferData[7]),
    .I1(IBusCachedPlugin_decompressor_bufferData[4]),
    .I2(IBusCachedPlugin_decompressor_bufferData[3]),
    .I3(IBusCachedPlugin_decompressor_bufferData[2]) 
);
defparam n19787_s33.INIT=16'h0001;
  LUT4 n19782_s25 (
    .F(n19782_30),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[9]) 
);
defparam n19782_s25.INIT=16'h0001;
  LUT3 n19783_s16 (
    .F(n19783_21),
    .I0(n19787_36),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam n19783_s16.INIT=8'h02;
  LUT4 n20739_s6 (
    .F(n20739_10),
    .I0(CsrPlugin_mie_MSIE),
    .I1(CsrPlugin_mip_MSIP),
    .I2(CsrPlugin_mip_MEIP),
    .I3(CsrPlugin_mie_MEIE) 
);
defparam n20739_s6.INIT=16'h0777;
  LUT3 n28569_s6 (
    .F(n28569_10),
    .I0(CsrPlugin_mip_MTIP),
    .I1(CsrPlugin_mie_MTIE),
    .I2(n20739_10) 
);
defparam n28569_s6.INIT=8'h70;
  LUT4 n22313_s4 (
    .F(n22313_8),
    .I0(n22183_6),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(n22242_10) 
);
defparam n22313_s4.INIT=16'h2000;
  LUT4 n22242_s8 (
    .F(n22242_12),
    .I0(n22242_8),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(n22242_10) 
);
defparam n22242_s8.INIT=16'h2000;
  LUT4 n22299_s4 (
    .F(n22299_8),
    .I0(n22183_6),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(n22242_10) 
);
defparam n22299_s4.INIT=16'h2000;
  LUT4 n22294_s6 (
    .F(n22294_10),
    .I0(n22242_8),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(n22242_10) 
);
defparam n22294_s6.INIT=16'h2000;
  LUT4 n29512_s1 (
    .F(n29512_5),
    .I0(n29448_6),
    .I1(memory_MulDivIterativePlugin_div_counter_value[0]),
    .I2(memory_MulDivIterativePlugin_div_counter_value[1]),
    .I3(when_MulDivIterativePlugin_l126_5) 
);
defparam n29512_s1.INIT=16'h0200;
  LUT4 _zz_decode_RS2_1_13_s14 (
    .F(_zz_decode_RS2_1_13_19),
    .I0(decode_to_execute_SRC2[4]),
    .I1(decode_RS2_21_19),
    .I2(decode_RS2_21_13),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_13_s14.INIT=16'h0544;
  LUT4 decode_RS2_2_s6 (
    .F(decode_RS2[2]),
    .I0(_zz_decode_RS2_1_2_4),
    .I1(_zz_decode_RS2_1_2_5),
    .I2(decode_RS2_30_21),
    .I3(decode_RS2_2_5) 
);
defparam decode_RS2_2_s6.INIT=16'h00BF;
  LUT4 _zz_decode_RS2_1_31_s5 (
    .F(_zz_decode_RS2_1_31_9),
    .I0(_zz_decode_RS2_1_8_9),
    .I1(MmuPlugin_shared_state_1[2]),
    .I2(MmuPlugin_shared_state_1[0]),
    .I3(_zz_decode_RS2_1_8_11) 
);
defparam _zz_decode_RS2_1_31_s5.INIT=16'h2000;
  LUT4 lastStageRegFileWrite_payload_data_13_s3 (
    .F(lastStageRegFileWrite_payload_data[13]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2_13_4),
    .I2(_zz_decode_RS2_2_13_5),
    .I3(_zz_decode_RS2_2_13_6) 
);
defparam lastStageRegFileWrite_payload_data_13_s3.INIT=16'h5054;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_10_s7 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_10_13),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_4_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_5_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_4_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_10_11) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_10_s7.INIT=16'h8000;
  LUT4 _zz_decode_RS2_2_16_s4 (
    .F(_zz_decode_RS2_2_16_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[16]),
    .I2(dBus_rsp_regNext_payload_data[16]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_16_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_17_s4 (
    .F(_zz_decode_RS2_2_17_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[17]),
    .I2(dBus_rsp_regNext_payload_data[17]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_17_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_18_s4 (
    .F(_zz_decode_RS2_2_18_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[18]),
    .I2(dBus_rsp_regNext_payload_data[18]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_18_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_19_s4 (
    .F(_zz_decode_RS2_2_19_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[19]),
    .I2(dBus_rsp_regNext_payload_data[19]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_19_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_20_s4 (
    .F(_zz_decode_RS2_2_20_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[20]),
    .I2(dBus_rsp_regNext_payload_data[20]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_20_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_21_s4 (
    .F(_zz_decode_RS2_2_21_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[21]),
    .I2(dBus_rsp_regNext_payload_data[21]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_21_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_22_s4 (
    .F(_zz_decode_RS2_2_22_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[22]),
    .I2(dBus_rsp_regNext_payload_data[22]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_22_s4.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_23_s4 (
    .F(_zz_decode_RS2_2_23_8),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(dBus_rsp_regNext_payload_data[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_31_16) 
);
defparam _zz_decode_RS2_2_23_s4.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_25_s4 (
    .F(_zz_decode_RS2_2_25_8),
    .I0(_zz_decode_RS2_2_31_16),
    .I1(stageB_dataReadRsp_0[25]),
    .I2(dBus_rsp_regNext_payload_data[25]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_25_s4.INIT=16'hA088;
  LUT4 RegFilePlugin_regFile_s85 (
    .F(RegFilePlugin_regFile_153),
    .I0(lastStageRegFileWrite_payload_address[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(HazardSimplePlugin_writeBackWrites_valid_4),
    .I3(_zz_5) 
);
defparam RegFilePlugin_regFile_s85.INIT=16'hAA80;
  LUT4 RegFilePlugin_regFile_s86 (
    .F(RegFilePlugin_regFile_155),
    .I0(lastStageRegFileWrite_payload_address[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(HazardSimplePlugin_writeBackWrites_valid_4),
    .I3(_zz_5) 
);
defparam RegFilePlugin_regFile_s86.INIT=16'h5540;
  LUT4 n29554_s6 (
    .F(n29554_10),
    .I0(CsrPlugin_sip_SEIP_INPUT),
    .I1(CsrPlugin_sip_SEIP_SOFT),
    .I2(CsrPlugin_sie_SEIE),
    .I3(n29554_6) 
);
defparam n29554_s6.INIT=16'hE000;
  LUT4 n28569_s7 (
    .F(n28569_12),
    .I0(CsrPlugin_mideleg_SE),
    .I1(CsrPlugin_sip_SEIP_INPUT),
    .I2(CsrPlugin_sip_SEIP_SOFT),
    .I3(CsrPlugin_sie_SEIE) 
);
defparam n28569_s7.INIT=16'h5400;
  LUT3 n28569_s8 (
    .F(n28569_14),
    .I0(CsrPlugin_mideleg_ST),
    .I1(CsrPlugin_sip_STIP),
    .I2(CsrPlugin_sie_STIE) 
);
defparam n28569_s8.INIT=8'h40;
  LUT4 n29554_s7 (
    .F(n29554_12),
    .I0(CsrPlugin_mideleg_ST),
    .I1(CsrPlugin_sip_STIP),
    .I2(CsrPlugin_sie_STIE),
    .I3(n29554_6) 
);
defparam n29554_s7.INIT=16'h8000;
  LUT4 n19767_s8 (
    .F(n19767_13),
    .I0(n19785_7),
    .I1(n19785_11),
    .I2(n19785_12),
    .I3(n19782_8) 
);
defparam n19767_s8.INIT=16'h00D5;
  LUT4 n19783_s17 (
    .F(n19783_23),
    .I0(n19785_11),
    .I1(n19785_12),
    .I2(n19782_8),
    .I3(n19787_7) 
);
defparam n19783_s17.INIT=16'h00F7;
  LUT4 n19773_s8 (
    .F(n19773_13),
    .I0(IBusCachedPlugin_decompressor_bufferData[6]),
    .I1(IBusCachedPlugin_decompressor_bufferData[5]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(n19787_22) 
);
defparam n19773_s8.INIT=16'h00FE;
  LUT4 n20112_s6 (
    .F(n20112_10),
    .I0(n20112_7),
    .I1(execute_RS1[12]),
    .I2(execute_RS1[11]),
    .I3(execute_RS1[10]) 
);
defparam n20112_s6.INIT=16'h0002;
  LUT4 n20111_s4 (
    .F(n20111_8),
    .I0(execute_RS1[12]),
    .I1(execute_RS1[11]),
    .I2(execute_RS1[10]),
    .I3(n20120_5) 
);
defparam n20111_s4.INIT=16'h0100;
  LUT4 n20126_s3 (
    .F(n20126_7),
    .I0(execute_RS1[5]),
    .I1(execute_RS1[4]),
    .I2(n20127_5),
    .I3(n20402_6) 
);
defparam n20126_s3.INIT=16'hEF00;
  LUT4 n20402_s10 (
    .F(n20402_14),
    .I0(n20373_9),
    .I1(execute_RS2[22]),
    .I2(execute_RS2[21]),
    .I3(execute_RS2[20]) 
);
defparam n20402_s10.INIT=16'h0002;
  LUT4 n20370_s6 (
    .F(n20370_11),
    .I0(execute_RS2[22]),
    .I1(execute_RS2[21]),
    .I2(execute_RS2[20]),
    .I3(n20373_8) 
);
defparam n20370_s6.INIT=16'h0100;
  LUT4 n20376_s6 (
    .F(n20376_11),
    .I0(execute_RS2[16]),
    .I1(execute_RS2[15]),
    .I2(execute_RS2[14]),
    .I3(n20379_10) 
);
defparam n20376_s6.INIT=16'h0100;
  LUT3 n22282_s7 (
    .F(n22282_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I2(n22282_8) 
);
defparam n22282_s7.INIT=8'h10;
  LUT4 n8303_s28 (
    .F(n8303_32),
    .I0(decode_to_execute_SRC2[2]),
    .I1(decode_to_execute_SRC2[1]),
    .I2(decode_to_execute_SRC2[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed[31]) 
);
defparam n8303_s28.INIT=16'h0100;
  LUT3 when_Fetcher_l285_s2 (
    .F(when_Fetcher_l285),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I1(decodeStage_mmuRsp_allowExecute),
    .I2(IBusCachedPlugin_decompressor_input_valid_4) 
);
defparam when_Fetcher_l285_s2.INIT=8'h80;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s11 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_9),
    .I1(IBusCachedPlugin_decompressor_bufferData[15]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_s11.INIT=8'h51;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_20_13),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s9.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_7_12),
    .I0(IBusCachedPlugin_fetchPc_pc_5_10),
    .I1(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[7]) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s8.INIT=16'h7F80;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_8_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[6]) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s8.INIT=16'h8000;
  LUT3 _zz__zz_decode_IS_CSR_15_0_s6 (
    .F(_zz__zz_decode_IS_CSR_15_0_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_15_0_s6.INIT=8'h10;
  LUT3 _zz__zz_decode_IS_CSR_108_0_s4 (
    .F(_zz__zz_decode_IS_CSR_108[0]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_108_0_s4.INIT=8'h20;
  LUT3 decode_RS2_27_s12 (
    .F(decode_RS2_27_16),
    .I0(decode_RS2_27_14),
    .I1(decode_to_execute_ALU_CTRL[0]),
    .I2(decode_to_execute_ALU_CTRL[1]) 
);
defparam decode_RS2_27_s12.INIT=8'h20;
  LUT3 _zz_decode_RS2_1_23_s13 (
    .F(_zz_decode_RS2_1_23_17),
    .I0(_zz_decode_RS2_1_23_15),
    .I1(decode_to_execute_ALU_CTRL[0]),
    .I2(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_23_s13.INIT=8'h20;
  LUT3 _zz_decode_RS2_1_12_s12 (
    .F(_zz_decode_RS2_1_12_16),
    .I0(_zz_decode_RS2_1_12_13),
    .I1(decode_to_execute_ALU_CTRL[0]),
    .I2(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s12.INIT=8'h20;
  LUT4 lastStageRegFileWrite_payload_data_0_s3 (
    .F(lastStageRegFileWrite_payload_data[0]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2_0_7),
    .I2(writeBack_DBusCachedPlugin_rspRf[0]),
    .I3(_zz_decode_RS2_2_31_7) 
);
defparam lastStageRegFileWrite_payload_data_0_s3.INIT=16'h5011;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_26_s7 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_26_13),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_31_7),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_24_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_25_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_26_s7.INIT=16'h0004;
  LUT3 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s2 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_6),
    .I0(n12470_5),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(n2326_6) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s2.INIT=8'h02;
  LUT4 decode_RS2_19_s17 (
    .F(decode_RS2_19_21),
    .I0(decode_RS2_31_15),
    .I1(decode_RS1_3_15),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam decode_RS2_19_s17.INIT=16'h555C;
  LUT4 _zz_decode_RS2_1_13_s15 (
    .F(_zz_decode_RS2_1_13_21),
    .I0(decode_RS2_31_15),
    .I1(n8302_31),
    .I2(decode_to_execute_SRC2[3]),
    .I3(decode_to_execute_SRC2[2]) 
);
defparam _zz_decode_RS2_1_13_s15.INIT=16'h5553;
  LUT3 decode_RS1_3_s18 (
    .F(decode_RS1_3_22),
    .I0(decode_to_execute_SRC2[4]),
    .I1(decode_to_execute_SRC2[3]),
    .I2(decode_to_execute_SRC2[2]) 
);
defparam decode_RS1_3_s18.INIT=8'h01;
  LUT4 _zz_decode_RS2_1_14_s17 (
    .F(_zz_decode_RS2_1_14_21),
    .I0(_zz_decode_RS2_1_14_9),
    .I1(decode_to_execute_IS_CSR),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_14_4),
    .I3(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_14_s17.INIT=16'h3F55;
  LUT3 decode_RS2_14_s8 (
    .F(decode_RS2_14_12),
    .I0(decode_to_execute_IS_CSR),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_14_4),
    .I2(_zz_decode_RS2_1_14_4) 
);
defparam decode_RS2_14_s8.INIT=8'h07;
  LUT4 _zz_decode_RS2_1_14_s18 (
    .F(_zz_decode_RS2_1_14_23),
    .I0(n18_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[16]),
    .I2(decode_to_execute_SRC2[0]),
    .I3(decode_to_execute_SRC2[1]) 
);
defparam _zz_decode_RS2_1_14_s18.INIT=16'hA300;
  LUT4 n19780_s16 (
    .F(n19780_21),
    .I0(IBusCachedPlugin_decompressor_bufferData[6]),
    .I1(IBusCachedPlugin_decompressor_bufferData[5]),
    .I2(n19783_17),
    .I3(n19783_16) 
);
defparam n19780_s16.INIT=16'hEF00;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s11 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_17),
    .I0(IBusCachedPlugin_decompressor_bufferData[12]),
    .I1(IBusCachedPlugin_decompressor_bufferData[6]),
    .I2(IBusCachedPlugin_decompressor_bufferData[5]),
    .I3(n19783_17) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s11.INIT=16'h5455;
  LUT4 n19781_s9 (
    .F(n19781_15),
    .I0(IBusCachedPlugin_decompressor_isRvc_11),
    .I1(IBusCachedPlugin_decompressor_bufferData[6]),
    .I2(IBusCachedPlugin_decompressor_bufferData[5]),
    .I3(n19783_17) 
);
defparam n19781_s9.INIT=16'h0100;
  LUT4 n20379_s5 (
    .F(n20379_10),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[12]),
    .I2(execute_RS2[11]),
    .I3(n20382_8) 
);
defparam n20379_s5.INIT=16'h0100;
  LUT4 _zz_decode_RS2_1_14_s19 (
    .F(_zz_decode_RS2_1_14_25),
    .I0(decode_to_execute_SRC2[1]),
    .I1(n22_6),
    .I2(n21_6),
    .I3(decode_to_execute_SRC2[0]) 
);
defparam _zz_decode_RS2_1_14_s19.INIT=16'h220A;
  LUT4 n22180_s6 (
    .F(n22180_10),
    .I0(n22183_10),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]) 
);
defparam n22180_s6.INIT=16'h0200;
  LUT4 _zz_decode_RS2_1_14_s20 (
    .F(_zz_decode_RS2_1_14_27),
    .I0(decode_to_execute_SRC2[1]),
    .I1(n24_9),
    .I2(n26_6),
    .I3(decode_to_execute_SRC2[0]) 
);
defparam _zz_decode_RS2_1_14_s20.INIT=16'h0A22;
  LUT4 _zz_decode_RS2_1_14_s21 (
    .F(_zz_decode_RS2_1_14_29),
    .I0(n30_6),
    .I1(n29_6),
    .I2(decode_to_execute_SRC2[0]),
    .I3(decode_to_execute_SRC2[1]) 
);
defparam _zz_decode_RS2_1_14_s21.INIT=16'hAC00;
  LUT4 decode_RS2_25_s22 (
    .F(decode_RS2_25_27),
    .I0(decode_RS2_31_15),
    .I1(n31_3),
    .I2(decode_to_execute_SRC2[2]),
    .I3(decode_to_execute_SRC2[1]) 
);
defparam decode_RS2_25_s22.INIT=16'h5553;
  LUT3 n19757_s12 (
    .F(n19757_17),
    .I0(IBusCachedPlugin_decompressor_bufferData[15]),
    .I1(IBusCachedPlugin_decompressor_bufferData[1]),
    .I2(IBusCachedPlugin_decompressor_bufferData[0]) 
);
defparam n19757_s12.INIT=8'h20;
  LUT3 n19782_s26 (
    .F(n19782_32),
    .I0(IBusCachedPlugin_decompressor_bufferData[14]),
    .I1(IBusCachedPlugin_decompressor_bufferData[1]),
    .I2(IBusCachedPlugin_decompressor_bufferData[0]) 
);
defparam n19782_s26.INIT=8'h20;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s11 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15),
    .I0(n19784_10),
    .I1(IBusCachedPlugin_decompressor_bufferData[1]),
    .I2(IBusCachedPlugin_decompressor_bufferData[0]),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s11.INIT=16'hAACF;
  LUT3 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s12 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17),
    .I0(IBusCachedPlugin_decompressor_bufferData[12]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_s12.INIT=8'h0D;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s41 (
    .F(IBusCachedPlugin_fetchPc_output_fire_45),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s41.INIT=16'h0001;
  LUT4 _zz__zz_decode_IS_CSR_8_0_s4 (
    .F(_zz__zz_decode_IS_CSR_8_0_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]) 
);
defparam _zz__zz_decode_IS_CSR_8_0_s4.INIT=16'h0008;
  LUT4 _zz__zz_decode_IS_CSR_10_31_s3 (
    .F(_zz__zz_decode_IS_CSR_10[31]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_10_31_s3.INIT=16'hE000;
  LUT4 _zz_decode_SRC2_4_4_s7 (
    .F(_zz_decode_SRC2_4_4_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam _zz_decode_SRC2_4_4_s7.INIT=16'h00FB;
  LUT3 decode_SRC2_FORCE_ZERO_s1 (
    .F(decode_SRC2_FORCE_ZERO),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam decode_SRC2_FORCE_ZERO_s1.INIT=8'h20;
  LUT4 _zz__zz_decode_IS_CSR_15_0_s7 (
    .F(_zz__zz_decode_IS_CSR_15[0]),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(_zz__zz_decode_IS_CSR_15_0_10) 
);
defparam _zz__zz_decode_IS_CSR_15_0_s7.INIT=16'h2000;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s5 (
    .F(DBusCachedPlugin_exceptionBus_valid_11),
    .I0(loader_valid_regNext),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s5.INIT=16'hB000;
  LUT4 n19780_s17 (
    .F(n19780_23),
    .I0(n19787_12),
    .I1(n19787_24),
    .I2(n19787_25),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19780_s17.INIT=16'h1150;
  LUT4 n20113_s2 (
    .F(n20113_6),
    .I0(execute_RS1[19]),
    .I1(n20402_6),
    .I2(n20112_5),
    .I3(n20112_10) 
);
defparam n20113_s2.INIT=16'h6999;
  LUT4 n20110_s2 (
    .F(n20110_6),
    .I0(n20112_5),
    .I1(n20112_10),
    .I2(n20109_5),
    .I3(n20402_6) 
);
defparam n20110_s2.INIT=16'h7F00;
  LUT4 n20108_s3 (
    .F(n20108_7),
    .I0(n20108_5),
    .I1(n20112_5),
    .I2(n20112_10),
    .I3(n20402_6) 
);
defparam n20108_s3.INIT=16'h7F00;
  LUT4 n20371_s5 (
    .F(n20371_10),
    .I0(execute_RS2[21]),
    .I1(execute_RS2[20]),
    .I2(n20373_9),
    .I3(n20373_10) 
);
defparam n20371_s5.INIT=16'h1000;
  LUT4 n20373_s7 (
    .F(n20373_12),
    .I0(n20373_9),
    .I1(n20373_10),
    .I2(n20402_4),
    .I3(execute_RS2[20]) 
);
defparam n20373_s7.INIT=16'h8F70;
  LUT3 n22322_s3 (
    .F(n22322_7),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(n22180_8),
    .I2(n22304_9) 
);
defparam n22322_s3.INIT=8'h40;
  LUT3 n22253_s4 (
    .F(n22253_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(n22180_8),
    .I2(n22231_13) 
);
defparam n22253_s4.INIT=8'h40;
  LUT4 n22183_s4 (
    .F(n22183_8),
    .I0(n22183_10),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(n22180_8),
    .I3(n22183_6) 
);
defparam n22183_s4.INIT=16'h2000;
  LUT3 n22180_s7 (
    .F(n22180_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I1(n22180_8),
    .I2(n22180_10) 
);
defparam n22180_s7.INIT=8'h40;
  LUT3 n22231_s7 (
    .F(n22231_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(n22220_10) 
);
defparam n22231_s7.INIT=8'h10;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s12 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_16),
    .I0(execute_CsrPlugin_csr_772),
    .I1(execute_CsrPlugin_csr_260),
    .I2(CsrPlugin_sie_STIE),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_5_18) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s12.INIT=16'h1F00;
  LUT4 n8302_s33 (
    .F(n8302_37),
    .I0(execute_CsrPlugin_csr_772),
    .I1(execute_CsrPlugin_csr_260),
    .I2(CsrPlugin_sie_SSIE),
    .I3(n8302_29) 
);
defparam n8302_s33.INIT=16'h1F00;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_18_13),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(IBusCachedPlugin_fetchPc_pc_29_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s9.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_24_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pc_29_12),
    .I2(IBusCachedPlugin_fetchPc_pc_29_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s8.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_25_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_12),
    .I3(IBusCachedPlugin_fetchPc_pc_29_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s8.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_27_12),
    .I0(IBusCachedPlugin_fetchPc_pc_28_12),
    .I1(IBusCachedPlugin_fetchPc_pc_29_12),
    .I2(IBusCachedPlugin_fetchPc_pc_29_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s8.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_28_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_28_12),
    .I2(IBusCachedPlugin_fetchPc_pc_29_12),
    .I3(IBusCachedPlugin_fetchPc_pc_29_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s10.INIT=16'h8000;
  LUT4 n22304_s5 (
    .F(n22304_9),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I3(n22183_6) 
);
defparam n22304_s5.INIT=16'h2000;
  LUT4 n22231_s8 (
    .F(n22231_13),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I3(n22242_8) 
);
defparam n22231_s8.INIT=16'h2000;
  LUT3 n22183_s5 (
    .F(n22183_10),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]) 
);
defparam n22183_s5.INIT=8'h10;
  LUT4 _zz__zz_decode_IS_CSR_56_s2 (
    .F(_zz__zz_decode_IS_CSR_56),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz__zz_decode_IS_CSR_56_s2.INIT=16'hBF00;
  LUT4 n20610_s8 (
    .F(n20610_13),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(n20571_13),
    .I2(n20571_14),
    .I3(execute_arbitration_isValid) 
);
defparam n20610_s8.INIT=16'h0155;
  LUT4 n17753_s4 (
    .F(n17753_8),
    .I0(n20571_7),
    .I1(n20571_13),
    .I2(n20571_14),
    .I3(execute_arbitration_isValid) 
);
defparam n17753_s4.INIT=16'h0155;
  LUT4 n22187_s4 (
    .F(n22187_8),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]) 
);
defparam n22187_s4.INIT=16'h0001;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s13 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_5_18),
    .I0(execute_CsrPlugin_csr_836),
    .I1(execute_CsrPlugin_csr_324),
    .I2(CsrPlugin_sip_STIP),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_5_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s13.INIT=16'h1F00;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s12 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_9_16),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_9_5),
    .I1(CsrPlugin_sip_SEIP_SOFT),
    .I2(execute_CsrPlugin_csr_836),
    .I3(execute_CsrPlugin_csr_324) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s12.INIT=16'h333A;
  LUT4 n17405_s6 (
    .F(n17405_11),
    .I0(IBusCachedPlugin_decompressor_bufferValid),
    .I1(IBusCachedPlugin_decompressor_throw2BytesReg),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[1]),
    .I3(IBusCachedPlugin_decompressor_isRvc) 
);
defparam n17405_s6.INIT=16'h5401;
  LUT4 n17402_s5 (
    .F(n17402_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_decompressor_throw2BytesReg),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[1]) 
);
defparam n17402_s5.INIT=16'h0007;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_30_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[30]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_13_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_30_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_30_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_30_s6.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_29_s8 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[29]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_13_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_29_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_29_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_29_s8.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_25_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[25]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_13_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_11),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_25_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_25_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_25_s6.INIT=16'h807F;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_22_s8 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[22]),
    .I0(memory_MulDivIterativePlugin_div_needRevert),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_22_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_13_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_22_11) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_22_s8.INIT=16'h6999;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s5 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_9),
    .I0(n19775_11),
    .I1(n19782_13),
    .I2(n19765_10),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_4) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_18_s5.INIT=16'hBF00;
  LUT4 n19758_s7 (
    .F(n19758_12),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_17),
    .I1(IBusCachedPlugin_decompressor_isRvc_11),
    .I2(IBusCachedPlugin_decompressor_bufferData[11]),
    .I3(n19776_8) 
);
defparam n19758_s7.INIT=16'h0054;
  LUT3 n28569_s9 (
    .F(n28569_16),
    .I0(CsrPlugin_mstatus_MIE),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(_zz_CsrPlugin_privilege[0]) 
);
defparam n28569_s9.INIT=8'h40;
  LUT4 n9465_s3 (
    .F(n9465_8),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(_zz_CsrPlugin_privilege[0]),
    .I2(MmuPlugin_status_mprv),
    .I3(MmuPlugin_satp_mode) 
);
defparam n9465_s3.INIT=16'hF700;
  LUT3 MmuPlugin_ports_0_requireMmuLockupCalc_s3 (
    .F(MmuPlugin_ports_0_requireMmuLockupCalc_7),
    .I0(_zz_CsrPlugin_privilege[1]),
    .I1(_zz_CsrPlugin_privilege[0]),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
defparam MmuPlugin_ports_0_requireMmuLockupCalc_s3.INIT=8'h80;
  LUT4 n29892_s1 (
    .F(n29892_5),
    .I0(n29855_5),
    .I1(_zz_CsrPlugin_privilege[1]),
    .I2(_zz_CsrPlugin_privilege[0]),
    .I3(CsrPlugin_hadException) 
);
defparam n29892_s1.INIT=16'hD500;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s10 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_8_14),
    .I0(execute_CsrPlugin_csr_256),
    .I1(execute_CsrPlugin_csr_768),
    .I2(CsrPlugin_sstatus_SPP[0]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_8_12) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s10.INIT=16'h1F00;
  LUT4 n17775_s4 (
    .F(n17775_9),
    .I0(IBusCachedPlugin_injector_port_state[2]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0) 
);
defparam n17775_s4.INIT=16'hF400;
  LUT4 n17776_s4 (
    .F(n17776_9),
    .I0(IBusCachedPlugin_injector_port_state[2]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    .I3(CsrPlugin_pipelineLiberator_pcValids_1) 
);
defparam n17776_s4.INIT=16'hF400;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_s5 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_11),
    .I0(IBusCachedPlugin_injector_port_state[2]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    .I3(CsrPlugin_interrupt_valid) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s5.INIT=16'hF400;
  LUT4 n19778_s9 (
    .F(n19778_14),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_15),
    .I1(IBusCachedPlugin_decompressor_bufferData[6]),
    .I2(n19763_15),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19778_s9.INIT=16'h5011;
  LUT4 n19781_s10 (
    .F(n19781_17),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(IBusCachedPlugin_decompressor_bufferData[6]),
    .I2(n19763_15),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19781_s10.INIT=16'h0544;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_18_s8 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_18_14),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_18_11),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_16_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_11_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_12_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_18_s8.INIT=16'h0004;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_17_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_17_12),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_12_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_16_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_16_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_17_s6.INIT=16'h0010;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_15_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3_15_12),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_11_10),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_12_9),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_13_9),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_14_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_15_s6.INIT=16'h0001;
  LUT4 decode_RS2_24_s14 (
    .F(decode_RS2_24_18),
    .I0(decode_RS2_31_15),
    .I1(n8303_20),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_24_s14.INIT=16'hAAA3;
  LUT4 decode_RS2_25_s23 (
    .F(decode_RS2_25_29),
    .I0(decode_RS2_31_15),
    .I1(n8302_19),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam decode_RS2_25_s23.INIT=16'h555C;
  LUT4 _zz_decode_RS2_1_4_s16 (
    .F(_zz_decode_RS2_1_4_20),
    .I0(decode_RS2_31_15),
    .I1(_zz_decode_RS2_1_20_13),
    .I2(decode_to_execute_SRC2[4]),
    .I3(decode_to_execute_SRC2[3]) 
);
defparam _zz_decode_RS2_1_4_s16.INIT=16'hAAAC;
  LUT3 n8303_s29 (
    .F(n8303_34),
    .I0(decode_to_execute_SRC2[4]),
    .I1(decode_to_execute_SRC2[3]),
    .I2(n8303_32) 
);
defparam n8303_s29.INIT=8'h10;
  LUT4 decode_RS2_20_s7 (
    .F(decode_RS2_20_11),
    .I0(decode_RS2_25_8),
    .I1(n13718_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS2_20_s7.INIT=16'h4555;
  LUT4 decode_RS2_31_s15 (
    .F(decode_RS2_31_19),
    .I0(decode_RS2_25_8),
    .I1(n13718_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS2_31_s15.INIT=16'h1000;
  LUT4 _zz_decode_RS2_1_2_s11 (
    .F(_zz_decode_RS2_1_2_15),
    .I0(_zz_decode_RS2_1_2_9),
    .I1(_zz_decode_RS2_1_2_10),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_2_s11.INIT=16'h3AAA;
  LUT4 decode_RS2_31_s16 (
    .F(decode_RS2_31_21),
    .I0(decode_RS2_31_13),
    .I1(decode_RS2_31_14),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_31_s16.INIT=16'h3555;
  LUT4 decode_RS1_21_s7 (
    .F(decode_RS1_21_11),
    .I0(decode_RS2_21_8),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(decode_RS2_21_10) 
);
defparam decode_RS1_21_s7.INIT=16'h7F00;
  LUT4 _zz_decode_SRC2_4_2_s8 (
    .F(_zz_decode_SRC2_4_2_13),
    .I0(IBusCachedPlugin_decodePc_pcReg[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz_decode_SRC2_4_2_s8.INIT=16'h5355;
  LUT4 _zz_decode_SRC2_4_13_s7 (
    .F(_zz_decode_SRC2_4_13_12),
    .I0(_zz_decode_SRC2_4_4_12),
    .I1(decode_RS2_30_21),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]) 
);
defparam _zz_decode_SRC2_4_13_s7.INIT=16'h0800;
  LUT3 _zz_decode_SRC2_4_31_s6 (
    .F(_zz_decode_SRC2_4_31_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I2(_zz_decode_SRC2_4_4_12) 
);
defparam _zz_decode_SRC2_4_31_s6.INIT=8'h40;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_18_s9 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[18]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_13),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_18_14),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_18_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_18_s9.INIT=16'h40BF;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_15_s7 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[15]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_13),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_15_12),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_15_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_15_s7.INIT=16'h40BF;
  LUT4 _zz_memory_MulDivIterativePlugin_div_result_3_12_s5 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[12]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_13),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_11_10),
    .I3(_zz_memory_MulDivIterativePlugin_div_result_3_12_9) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_12_s5.INIT=16'h04FB;
  LUT3 _zz_memory_MulDivIterativePlugin_div_result_3_11_s6 (
    .F(_zz_memory_MulDivIterativePlugin_div_result_3[11]),
    .I0(_zz_memory_MulDivIterativePlugin_div_result_3_10_9),
    .I1(_zz_memory_MulDivIterativePlugin_div_result_3_10_13),
    .I2(_zz_memory_MulDivIterativePlugin_div_result_3_11_10) 
);
defparam _zz_memory_MulDivIterativePlugin_div_result_3_11_s6.INIT=8'h4B;
  LUT4 n19764_s9 (
    .F(n19764_14),
    .I0(n19782_17),
    .I1(n19757_10),
    .I2(n19757_11),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_8) 
);
defparam n19764_s9.INIT=16'hFD00;
  LUT4 n19764_s10 (
    .F(n19764_16),
    .I0(n19757_10),
    .I1(n19757_11),
    .I2(n19767_10),
    .I3(n19765_11) 
);
defparam n19764_s10.INIT=16'hE000;
  LUT4 n19777_s7 (
    .F(n19777_12),
    .I0(n19787_7),
    .I1(n19757_10),
    .I2(n19757_11),
    .I3(n19780_14) 
);
defparam n19777_s7.INIT=16'h0054;
  LUT4 n19778_s10 (
    .F(n19778_16),
    .I0(n19774_9),
    .I1(IBusCachedPlugin_decompressor_isRvc_9),
    .I2(IBusCachedPlugin_decompressor_bufferData[1]),
    .I3(IBusCachedPlugin_decompressor_isRvc_11) 
);
defparam n19778_s10.INIT=16'h4405;
  LUT4 IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s8 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_12),
    .I0(IBusCachedPlugin_decompressor_isRvc_9),
    .I1(IBusCachedPlugin_decompressor_bufferData[1]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(n19774_9) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_16_s8.INIT=16'h005C;
  LUT4 _zz_decode_RS2_2_1_s3 (
    .F(_zz_decode_RS2_2_1_7),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_1_s3.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_2_4_s3 (
    .F(_zz_decode_RS2_2_4_7),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[4]) 
);
defparam _zz_decode_RS2_2_4_s3.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_2_6_s3 (
    .F(_zz_decode_RS2_2_6_7),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[6]) 
);
defparam _zz_decode_RS2_2_6_s3.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_2_24_s4 (
    .F(_zz_decode_RS2_2_24_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I1(memory_to_writeBack_IS_MUL),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_24_s4.INIT=16'h0155;
  LUT4 _zz_decode_RS2_2_26_s4 (
    .F(_zz_decode_RS2_2_26_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I1(memory_to_writeBack_IS_MUL),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_26_s4.INIT=16'h0155;
  LUT4 _zz_decode_RS2_2_29_s5 (
    .F(_zz_decode_RS2_2_29_9),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I1(memory_to_writeBack_IS_MUL),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_29_s5.INIT=16'h0155;
  LUT4 memory_to_writeBack_INSTRUCTION_29_s3 (
    .F(memory_to_writeBack_INSTRUCTION_29_8),
    .I0(when_DBusCachedPlugin_l544_4),
    .I1(n2326_5),
    .I2(when_DBusCachedPlugin_l544_5),
    .I3(when_DBusCachedPlugin_l544_6) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s3.INIT=16'hF1FF;
  LUT4 decode_RS2_27_s13 (
    .F(decode_RS2_27_18),
    .I0(_zz_decode_RS2_1_4_20),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_RS2_27_12) 
);
defparam decode_RS2_27_s13.INIT=16'h00BF;
  LUT3 _zz_decode_RS2_1_12_s15 (
    .F(_zz_decode_RS2_1_12_22),
    .I0(decode_RS2_19_12),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s15.INIT=8'h40;
  LUT4 decode_RS2_6_s11 (
    .F(decode_RS2_6_15),
    .I0(decode_RS2_25_13),
    .I1(decode_RS2_6_10),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_6_s11.INIT=16'h5333;
  LUT4 decode_RS2_9_s13 (
    .F(decode_RS2_9_17),
    .I0(decode_to_execute_IS_CSR),
    .I1(decode_RS2_22_11),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam decode_RS2_9_s13.INIT=16'h4000;
  LUT3 MmuPlugin_ports_1_cache_3_valid_s6 (
    .F(MmuPlugin_ports_1_cache_3_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_1_cache_3_exception) 
);
defparam MmuPlugin_ports_1_cache_3_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_1_cache_2_valid_s6 (
    .F(MmuPlugin_ports_1_cache_2_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_1_cache_2_exception) 
);
defparam MmuPlugin_ports_1_cache_2_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_1_cache_1_valid_s6 (
    .F(MmuPlugin_ports_1_cache_1_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_1_cache_1_exception) 
);
defparam MmuPlugin_ports_1_cache_1_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_1_cache_0_valid_s6 (
    .F(MmuPlugin_ports_1_cache_0_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_1_cache_0_exception) 
);
defparam MmuPlugin_ports_1_cache_0_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_0_cache_3_valid_s6 (
    .F(MmuPlugin_ports_0_cache_3_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_0_cache_3_exception) 
);
defparam MmuPlugin_ports_0_cache_3_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_0_cache_2_valid_s6 (
    .F(MmuPlugin_ports_0_cache_2_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_0_cache_2_exception) 
);
defparam MmuPlugin_ports_0_cache_2_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_0_cache_1_valid_s6 (
    .F(MmuPlugin_ports_0_cache_1_valid_12),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_0_cache_1_exception) 
);
defparam MmuPlugin_ports_0_cache_1_valid_s6.INIT=8'hB0;
  LUT3 MmuPlugin_ports_0_cache_0_valid_s7 (
    .F(MmuPlugin_ports_0_cache_0_valid_13),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(MmuPlugin_ports_0_cache_0_exception) 
);
defparam MmuPlugin_ports_0_cache_0_valid_s7.INIT=8'hB0;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_28_16),
    .I0(n17838_6),
    .I1(n29855_8),
    .I2(IBusCachedPlugin_fetchPc_pc_31_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s11.INIT=8'h0B;
  LUT4 n10472_s11 (
    .F(n10472_15),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(n17838_6),
    .I2(n29855_8),
    .I3(n10472_12) 
);
defparam n10472_s11.INIT=16'hEF00;
  LUT3 execute_arbitration_isValid_s6 (
    .F(execute_arbitration_isValid_12),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(n17838_6),
    .I2(n29855_8) 
);
defparam execute_arbitration_isValid_s6.INIT=8'h10;
  LUT3 _zz_decode_RS2_1_23_s14 (
    .F(_zz_decode_RS2_1_23_19),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_8_5) 
);
defparam _zz_decode_RS2_1_23_s14.INIT=8'h0B;
  LUT4 decode_RS1_28_s6 (
    .F(decode_RS1_28_10),
    .I0(decode_RS2_28_20),
    .I1(decode_to_execute_IS_CSR),
    .I2(execute_arbitration_isValid),
    .I3(decode_RS2_28_9) 
);
defparam decode_RS1_28_s6.INIT=16'h00EF;
  LUT4 decode_RS2_5_s12 (
    .F(decode_RS2_5_16),
    .I0(decode_RS2_5_9),
    .I1(decode_RS2_5_10),
    .I2(decode_to_execute_IS_CSR),
    .I3(execute_arbitration_isValid) 
);
defparam decode_RS2_5_s12.INIT=16'h3A33;
  LUT4 decode_RS2_21_s22 (
    .F(decode_RS2_21_26),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_21_4),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(_zz_decode_RS2_1_31_5) 
);
defparam decode_RS2_21_s22.INIT=16'h007F;
  LUT4 IBusCachedPlugin_iBusRsp_stages_3_input_ready_s21 (
    .F(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(n20571_12) 
);
defparam IBusCachedPlugin_iBusRsp_stages_3_input_ready_s21.INIT=16'h8000;
  LUT4 _zz_decode_RS2_1_23_s15 (
    .F(_zz_decode_RS2_1_23_21),
    .I0(_zz_decode_RS2_1_23_11),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_23_4),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_1_23_s15.INIT=16'hCAAA;
  LUT4 decode_RS1_6_s6 (
    .F(decode_RS1_6_10),
    .I0(decode_RS2_6_15),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_6_4),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam decode_RS1_6_s6.INIT=16'h3AAA;
  LUT4 decode_RS1_27_s6 (
    .F(decode_RS1_27_10),
    .I0(decode_RS2_27_8),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal_27_4),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam decode_RS1_27_s6.INIT=16'hC555;
  LUT4 decode_RS2_24_s15 (
    .F(decode_RS2_24_20),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_24_4),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(decode_RS2_24_8) 
);
defparam decode_RS2_24_s15.INIT=16'h007F;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_s3 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_7),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_19_13) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_19_s3.INIT=16'hBF00;
  LUT4 _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_s5 (
    .F(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I3(n19772_7) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_s5.INIT=16'hFF40;
  LUT4 _zz_MmuPlugin_shared_vpn_0_12_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[12]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[12]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_12_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_13_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[13]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[13]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_13_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_14_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[14]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[14]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_14_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_15_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[15]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[15]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_15_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_16_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[16]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[16]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_16_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_17_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[17]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[17]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_17_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_18_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[18]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[18]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_18_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_19_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[19]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[19]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_19_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_20_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[20]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[20]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_20_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_21_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[21]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[21]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_21_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_22_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[22]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[22]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_22_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_23_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[23]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[23]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_23_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_24_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[24]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[24]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_24_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_25_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[25]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[25]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_25_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_26_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[26]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[26]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_26_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_27_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[27]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[27]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_27_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_28_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[28]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[28]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_28_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_29_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[29]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[29]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_29_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_30_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[30]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[30]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_30_s1.INIT=16'hACAA;
  LUT4 _zz_MmuPlugin_shared_vpn_0_31_s1 (
    .F(_zz_MmuPlugin_shared_vpn_0[31]),
    .I0(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[31]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I2(_zz_MmuPlugin_shared_refills[1]),
    .I3(_zz_MmuPlugin_shared_refills_2_1_4) 
);
defparam _zz_MmuPlugin_shared_vpn_0_31_s1.INIT=16'hACAA;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10),
    .I0(IBusCachedPlugin_fetchPc_output_fire_8),
    .I1(IBusCachedPlugin_fetchPc_output_fire_9),
    .I2(n20538_5),
    .I3(n17753_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4.INIT=16'hF8FF;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10),
    .I0(IBusCachedPlugin_fetchPc_output_fire_8),
    .I1(IBusCachedPlugin_fetchPc_output_fire_9),
    .I2(n20538_5),
    .I3(n20639_9) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s4.INIT=16'hF8FF;
  LUT4 n28557_s1 (
    .F(n28557_5),
    .I0(n28552_4),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_redo),
    .I2(MmuPlugin_shared_dBusRspStaged_valid),
    .I3(MmuPlugin_shared_portSortedOh[1]) 
);
defparam n28557_s1.INIT=16'h1000;
  LUT4 n28552_s3 (
    .F(n28552_7),
    .I0(n28552_4),
    .I1(MmuPlugin_shared_dBusRspStaged_payload_redo),
    .I2(MmuPlugin_shared_dBusRspStaged_valid),
    .I3(MmuPlugin_shared_portSortedOh[0]) 
);
defparam n28552_s3.INIT=16'h1000;
  LUT4 n9660_s3 (
    .F(n9660_7),
    .I0(MmuPlugin_ports_0_cacheHits[0]),
    .I1(MmuPlugin_ports_0_cacheHits[1]),
    .I2(MmuPlugin_ports_0_cacheHits[2]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam n9660_s3.INIT=16'h0001;
  LUT4 _zz_decode_RS2_2_7_s4 (
    .F(_zz_decode_RS2_2_7_8),
    .I0(when_DBusCachedPlugin_l561),
    .I1(memory_to_writeBack_IS_MUL),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam _zz_decode_RS2_2_7_s4.INIT=16'h1000;
  LUT4 n10001_s3 (
    .F(n10001_7),
    .I0(MmuPlugin_ports_1_cacheHits[0]),
    .I1(MmuPlugin_ports_1_cacheHits[1]),
    .I2(MmuPlugin_ports_1_cacheHits[2]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam n10001_s3.INIT=16'h0001;
  LUT4 _zz_decode_RS2_1_16_s21 (
    .F(_zz_decode_RS2_1_16_26),
    .I0(decode_to_execute_SRC2[4]),
    .I1(execute_FullBarrelShifterPlugin_reversed[31]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_16_s21.INIT=16'h8000;
  LUT4 _zz_decode_RS2_2_0_s3 (
    .F(_zz_decode_RS2_2_0_7),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_2_0_9),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_0_s3.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_8_s5 (
    .F(_zz_decode_RS2_2_8_9),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I1(_zz_decode_RS2_2_8_13),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_8_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_9_s4 (
    .F(_zz_decode_RS2_2_9_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I1(_zz_decode_RS2_2_9_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_9_s4.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_10_s4 (
    .F(_zz_decode_RS2_2_10_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I1(_zz_decode_RS2_2_10_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_10_s4.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_11_s4 (
    .F(_zz_decode_RS2_2_11_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I1(_zz_decode_RS2_2_11_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_11_s4.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_12_s4 (
    .F(_zz_decode_RS2_2_12_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I1(_zz_decode_RS2_2_12_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_12_s4.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_14_s4 (
    .F(_zz_decode_RS2_2_14_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I1(_zz_decode_RS2_2_14_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_14_s4.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_15_s6 (
    .F(_zz_decode_RS2_2_15_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_15_s6.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_16_s5 (
    .F(_zz_decode_RS2_2_16_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I1(_zz_decode_RS2_2_16_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_16_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_17_s5 (
    .F(_zz_decode_RS2_2_17_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I1(_zz_decode_RS2_2_17_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_17_s5.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_18_s5 (
    .F(_zz_decode_RS2_2_18_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I1(_zz_decode_RS2_2_18_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_18_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_19_s5 (
    .F(_zz_decode_RS2_2_19_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I1(_zz_decode_RS2_2_19_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_19_s5.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_20_s5 (
    .F(_zz_decode_RS2_2_20_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I1(_zz_decode_RS2_2_20_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_20_s5.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_21_s5 (
    .F(_zz_decode_RS2_2_21_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I1(_zz_decode_RS2_2_21_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_21_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_22_s5 (
    .F(_zz_decode_RS2_2_22_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I1(_zz_decode_RS2_2_22_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_22_s5.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_23_s5 (
    .F(_zz_decode_RS2_2_23_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I1(_zz_decode_RS2_2_23_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_23_s5.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_25_s5 (
    .F(_zz_decode_RS2_2_25_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I1(_zz_decode_RS2_2_25_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_25_s5.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_30_s4 (
    .F(_zz_decode_RS2_2_30_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I1(_zz_decode_RS2_2_30_10),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_30_s4.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_31_s10 (
    .F(_zz_decode_RS2_2_31_14),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I1(_zz_decode_RS2_2_31_20),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_31_s10.INIT=16'hC555;
  LUT4 decode_RS1_0_s5 (
    .F(decode_RS1_0_9),
    .I0(_zz_RegFilePlugin_regFile_port0[0]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_0_s5.INIT=16'h5355;
  LUT4 decode_RS1_2_s7 (
    .F(decode_RS1_2_12),
    .I0(_zz_RegFilePlugin_regFile_port0[2]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_2_s7.INIT=16'h5355;
  LUT4 decode_RS1_4_s5 (
    .F(decode_RS1_4_9),
    .I0(_zz_RegFilePlugin_regFile_port0[4]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_4_s5.INIT=16'h5355;
  LUT4 decode_RS1_5_s5 (
    .F(decode_RS1_5_9),
    .I0(_zz_RegFilePlugin_regFile_port0[5]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_5_s5.INIT=16'h5355;
  LUT4 decode_RS1_10_s5 (
    .F(decode_RS1_10_9),
    .I0(_zz_RegFilePlugin_regFile_port0[10]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_10_s5.INIT=16'h5355;
  LUT4 decode_RS1_13_s7 (
    .F(decode_RS1_13_11),
    .I0(_zz_RegFilePlugin_regFile_port0[13]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_13_s7.INIT=16'hACAA;
  LUT4 decode_RS1_14_s5 (
    .F(decode_RS1_14_9),
    .I0(_zz_RegFilePlugin_regFile_port0[14]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_14_s5.INIT=16'h5355;
  LUT4 decode_RS1_18_s5 (
    .F(decode_RS1_18_9),
    .I0(_zz_RegFilePlugin_regFile_port0[18]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_18_s5.INIT=16'h5355;
  LUT4 decode_RS1_23_s6 (
    .F(decode_RS1_23_10),
    .I0(_zz_RegFilePlugin_regFile_port0[23]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_23_s6.INIT=16'hACAA;
  LUT4 decode_RS1_24_s5 (
    .F(decode_RS1_24_9),
    .I0(_zz_RegFilePlugin_regFile_port0[24]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_24_s5.INIT=16'hACAA;
  LUT4 decode_RS1_26_s5 (
    .F(decode_RS1_26_9),
    .I0(_zz_RegFilePlugin_regFile_port0[26]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_26_s5.INIT=16'hACAA;
  LUT4 decode_RS1_27_s7 (
    .F(decode_RS1_27_12),
    .I0(_zz_RegFilePlugin_regFile_port0[27]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_27_s7.INIT=16'h5355;
  LUT4 decode_RS1_28_s7 (
    .F(decode_RS1_28_12),
    .I0(_zz_RegFilePlugin_regFile_port0[28]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_28_s7.INIT=16'h5355;
  LUT4 decode_RS1_29_s5 (
    .F(decode_RS1_29_9),
    .I0(_zz_RegFilePlugin_regFile_port0[29]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I2(n13699_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_29_s5.INIT=16'h5355;
  LUT4 decode_RS2_2_s7 (
    .F(decode_RS2_2_12),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I1(decode_RS2_2_8),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_2_s7.INIT=16'hC5CC;
  LUT4 decode_RS2_4_s6 (
    .F(decode_RS2_4_10),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I1(decode_RS2_4_8),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_4_s6.INIT=16'hC5CC;
  LUT4 decode_RS2_6_s12 (
    .F(decode_RS2_6_17),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I1(decode_RS2_6_11),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_6_s12.INIT=16'hC5CC;
  LUT4 decode_RS2_7_s9 (
    .F(decode_RS2_7_13),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I1(decode_RS2_7_11),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_7_s9.INIT=16'h3533;
  LUT4 decode_RS2_8_s9 (
    .F(decode_RS2_8_13),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I1(decode_RS2_8_11),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_8_s9.INIT=16'h3533;
  LUT4 decode_RS2_14_s9 (
    .F(decode_RS2_14_14),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I1(decode_RS2_14_10),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_14_s9.INIT=16'hC5CC;
  LUT4 decode_RS2_16_s7 (
    .F(decode_RS2_16_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I1(decode_RS2_16_9),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_16_s7.INIT=16'h3533;
  LUT4 decode_RS2_21_s23 (
    .F(decode_RS2_21_28),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I1(decode_RS2_21_18),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_21_s23.INIT=16'h3533;
  LUT4 decode_RS2_22_s17 (
    .F(decode_RS2_22_21),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I1(decode_RS2_22_18),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_22_s17.INIT=16'hC5CC;
  LUT4 decode_RS2_23_s6 (
    .F(decode_RS2_23_10),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I1(decode_RS2_23_8),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_23_s6.INIT=16'hC5CC;
  LUT4 decode_RS2_24_s16 (
    .F(decode_RS2_24_22),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I1(decode_RS2_24_12),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_24_s16.INIT=16'hC5CC;
  LUT4 decode_RS2_25_s24 (
    .F(decode_RS2_25_31),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I1(decode_RS2_25_15),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_25_s24.INIT=16'hC5CC;
  LUT4 decode_RS2_26_s27 (
    .F(decode_RS2_26_31),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I1(decode_RS2_26_26),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_26_s27.INIT=16'hC5CC;
  LUT4 decode_RS2_27_s14 (
    .F(decode_RS2_27_20),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I1(decode_RS2_27_11),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_27_s14.INIT=16'hC5CC;
  LUT4 decode_RS2_28_s14 (
    .F(decode_RS2_28_18),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I1(decode_RS2_28_13),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_28_s14.INIT=16'h3533;
  LUT4 decode_RS2_29_s12 (
    .F(decode_RS2_29_16),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I1(decode_RS2_29_13),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_29_s12.INIT=16'h3533;
  LUT4 decode_RS2_30_s17 (
    .F(decode_RS2_30_23),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I1(decode_RS2_30_16),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_30_s17.INIT=16'h3533;
  LUT4 decode_RS2_31_s19 (
    .F(decode_RS2_31_27),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I1(decode_RS2_31_16),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_31_s19.INIT=16'hC5CC;
  LUT4 decode_RS2_0_s6 (
    .F(decode_RS2_0_10),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I1(decode_RS2_0_8),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_0_s6.INIT=16'hC5CC;
  LUT4 decode_RS2_1_s7 (
    .F(decode_RS2_1_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I1(decode_RS2_1_9),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_1_s7.INIT=16'hC5CC;
  LUT4 decode_RS2_10_s13 (
    .F(decode_RS2_10_17),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I1(decode_RS2_10_12),
    .I2(n13705_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_10_s13.INIT=16'hC5CC;
  LUT3 n29448_s2 (
    .F(n29448_6),
    .I0(memory_MulDivIterativePlugin_div_done),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_IS_DIV) 
);
defparam n29448_s2.INIT=8'h40;
  LUT4 _zz_decode_RS2_0_s1 (
    .F(_zz_decode_RS2[0]),
    .I0(memory_MulDivIterativePlugin_div_result[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_0_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_1_s1 (
    .F(_zz_decode_RS2[1]),
    .I0(memory_MulDivIterativePlugin_div_result[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_s1 (
    .F(_zz_decode_RS2[2]),
    .I0(memory_MulDivIterativePlugin_div_result[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_2_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_3_s1 (
    .F(_zz_decode_RS2[3]),
    .I0(memory_MulDivIterativePlugin_div_result[3]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_3_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_4_s1 (
    .F(_zz_decode_RS2[4]),
    .I0(memory_MulDivIterativePlugin_div_result[4]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_4_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_5_s1 (
    .F(_zz_decode_RS2[5]),
    .I0(memory_MulDivIterativePlugin_div_result[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_5_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_6_s1 (
    .F(_zz_decode_RS2[6]),
    .I0(memory_MulDivIterativePlugin_div_result[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_6_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_7_s1 (
    .F(_zz_decode_RS2[7]),
    .I0(memory_MulDivIterativePlugin_div_result[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_7_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_8_s1 (
    .F(_zz_decode_RS2[8]),
    .I0(memory_MulDivIterativePlugin_div_result[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_8_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_9_s1 (
    .F(_zz_decode_RS2[9]),
    .I0(memory_MulDivIterativePlugin_div_result[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_9_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_10_s1 (
    .F(_zz_decode_RS2[10]),
    .I0(memory_MulDivIterativePlugin_div_result[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_10_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_11_s1 (
    .F(_zz_decode_RS2[11]),
    .I0(memory_MulDivIterativePlugin_div_result[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_11_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_12_s1 (
    .F(_zz_decode_RS2[12]),
    .I0(memory_MulDivIterativePlugin_div_result[12]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_12_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_13_s1 (
    .F(_zz_decode_RS2[13]),
    .I0(memory_MulDivIterativePlugin_div_result[13]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_13_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_14_s1 (
    .F(_zz_decode_RS2[14]),
    .I0(memory_MulDivIterativePlugin_div_result[14]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_14_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_15_s1 (
    .F(_zz_decode_RS2[15]),
    .I0(memory_MulDivIterativePlugin_div_result[15]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_15_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_16_s1 (
    .F(_zz_decode_RS2[16]),
    .I0(memory_MulDivIterativePlugin_div_result[16]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_16_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_17_s1 (
    .F(_zz_decode_RS2[17]),
    .I0(memory_MulDivIterativePlugin_div_result[17]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_17_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_18_s1 (
    .F(_zz_decode_RS2[18]),
    .I0(memory_MulDivIterativePlugin_div_result[18]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_18_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_19_s1 (
    .F(_zz_decode_RS2[19]),
    .I0(memory_MulDivIterativePlugin_div_result[19]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_19_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_20_s1 (
    .F(_zz_decode_RS2[20]),
    .I0(memory_MulDivIterativePlugin_div_result[20]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_20_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_21_s1 (
    .F(_zz_decode_RS2[21]),
    .I0(memory_MulDivIterativePlugin_div_result[21]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_21_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_22_s1 (
    .F(_zz_decode_RS2[22]),
    .I0(memory_MulDivIterativePlugin_div_result[22]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_22_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_23_s1 (
    .F(_zz_decode_RS2[23]),
    .I0(memory_MulDivIterativePlugin_div_result[23]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_23_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_24_s1 (
    .F(_zz_decode_RS2[24]),
    .I0(memory_MulDivIterativePlugin_div_result[24]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_24_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_25_s1 (
    .F(_zz_decode_RS2[25]),
    .I0(memory_MulDivIterativePlugin_div_result[25]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_25_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_26_s1 (
    .F(_zz_decode_RS2[26]),
    .I0(memory_MulDivIterativePlugin_div_result[26]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_26_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_27_s1 (
    .F(_zz_decode_RS2[27]),
    .I0(memory_MulDivIterativePlugin_div_result[27]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_27_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_28_s1 (
    .F(_zz_decode_RS2[28]),
    .I0(memory_MulDivIterativePlugin_div_result[28]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_28_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_29_s1 (
    .F(_zz_decode_RS2[29]),
    .I0(memory_MulDivIterativePlugin_div_result[29]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_29_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_30_s1 (
    .F(_zz_decode_RS2[30]),
    .I0(memory_MulDivIterativePlugin_div_result[30]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_30_s1.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_31_s2 (
    .F(_zz_decode_RS2[31]),
    .I0(memory_MulDivIterativePlugin_div_result[31]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_31_s2.INIT=16'hACCC;
  LUT4 n20131_s2 (
    .F(n20131_6),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20131_s2.INIT=16'h8000;
  LUT4 n20128_s2 (
    .F(n20128_6),
    .I0(n20127_5),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20128_s2.INIT=16'h4000;
  LUT4 n20119_s2 (
    .F(n20119_6),
    .I0(n20111_8),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20119_s2.INIT=16'h4000;
  LUT4 when_Fetcher_l160_s2 (
    .F(when_Fetcher_l160_6),
    .I0(n10472_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid),
    .I3(IBusCachedPlugin_cache_io_cpu_fill_valid) 
);
defparam when_Fetcher_l160_s2.INIT=16'h002A;
  LUT4 n20374_s5 (
    .F(n20374_10),
    .I0(execute_RS2[18]),
    .I1(execute_RS2[17]),
    .I2(execute_RS2[31]),
    .I3(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n20374_s5.INIT=16'hE777;
  LUT4 n20384_s5 (
    .F(n20384_10),
    .I0(n20390_8),
    .I1(n20402_10),
    .I2(execute_RS2[31]),
    .I3(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n20384_s5.INIT=16'h8000;
  LUT4 n20365_s5 (
    .F(n20365_10),
    .I0(n20365_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[28]) 
);
defparam n20365_s5.INIT=16'hBF40;
  LUT4 n20367_s6 (
    .F(n20367_11),
    .I0(n20367_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[26]) 
);
defparam n20367_s6.INIT=16'hBF40;
  LUT4 n20368_s5 (
    .F(n20368_10),
    .I0(n20368_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[25]) 
);
defparam n20368_s5.INIT=16'hBF40;
  LUT4 n20370_s7 (
    .F(n20370_13),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n20370_11) 
);
defparam n20370_s7.INIT=16'h956A;
  LUT4 n20371_s6 (
    .F(n20371_12),
    .I0(n20371_10),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[22]) 
);
defparam n20371_s6.INIT=16'hBF40;
  LUT4 n20376_s7 (
    .F(n20376_13),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n20376_11) 
);
defparam n20376_s7.INIT=16'h956A;
  LUT4 n20377_s5 (
    .F(n20377_10),
    .I0(n20377_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[16]) 
);
defparam n20377_s5.INIT=16'hBF40;
  LUT4 n20379_s6 (
    .F(n20379_12),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n20379_10) 
);
defparam n20379_s6.INIT=16'h956A;
  LUT4 n20382_s5 (
    .F(n20382_10),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n20382_8) 
);
defparam n20382_s5.INIT=16'h956A;
  LUT4 n20384_s6 (
    .F(n20384_12),
    .I0(n20384_10),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[9]) 
);
defparam n20384_s6.INIT=16'hBF40;
  LUT4 n20386_s5 (
    .F(n20386_10),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n20386_8) 
);
defparam n20386_s5.INIT=16'h956A;
  LUT4 n20388_s5 (
    .F(n20388_10),
    .I0(n20388_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[5]) 
);
defparam n20388_s5.INIT=16'hBF40;
  LUT4 n20390_s5 (
    .F(n20390_10),
    .I0(n20390_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[3]) 
);
defparam n20390_s5.INIT=16'hBF40;
  LUT4 n20392_s4 (
    .F(n20392_9),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[1]) 
);
defparam n20392_s4.INIT=16'h7F80;
  LUT4 n20641_s4 (
    .F(n20641_8),
    .I0(decodeStage_mmuRsp_isPaging),
    .I1(decodeStage_hit_valid),
    .I2(n20571_9),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[1]) 
);
defparam n20641_s4.INIT=16'h1F00;
  LUT4 n10472_s12 (
    .F(n10472_17),
    .I0(IBusCachedPlugin_decodePc_pcReg_0_13),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_14),
    .I2(execute_arbitration_isValid),
    .I3(execute_arbitration_isValid_12) 
);
defparam n10472_s12.INIT=16'hD000;
  LUT4 IBusCachedPlugin_decodePc_pcReg_0_s11 (
    .F(IBusCachedPlugin_decodePc_pcReg_0_18),
    .I0(IBusCachedPlugin_decodePc_pcReg_0_13),
    .I1(IBusCachedPlugin_decodePc_pcReg_0_14),
    .I2(execute_arbitration_isValid),
    .I3(execute_arbitration_isValid_12) 
);
defparam IBusCachedPlugin_decodePc_pcReg_0_s11.INIT=16'hD0FF;
  LUT3 DBusCachedPlugin_mmuBus_rsp_isPaging_s2 (
    .F(DBusCachedPlugin_mmuBus_rsp_isPaging_6),
    .I0(MmuPlugin_ports_1_requireMmuLockup),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(when_DBusCachedPlugin_l544) 
);
defparam DBusCachedPlugin_mmuBus_rsp_isPaging_s2.INIT=8'h01;
  LUT4 n30284_s4 (
    .F(n30284_9),
    .I0(execute_CsrPlugin_csr_256),
    .I1(execute_CsrPlugin_csr_768),
    .I2(decode_to_execute_PC_31_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30284_s4.INIT=16'hE000;
  LUT4 n30270_s3 (
    .F(n30270_8),
    .I0(execute_CsrPlugin_csr_836),
    .I1(execute_CsrPlugin_csr_324),
    .I2(decode_to_execute_PC_31_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30270_s3.INIT=16'hE000;
  LUT4 n30267_s3 (
    .F(n30267_8),
    .I0(execute_CsrPlugin_csr_772),
    .I1(execute_CsrPlugin_csr_260),
    .I2(decode_to_execute_PC_31_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30267_s3.INIT=16'hE000;
  LUT4 n17269_s5 (
    .F(n17269_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28553_3) 
);
defparam n17269_s5.INIT=16'h7F00;
  LUT4 n17270_s5 (
    .F(n17270_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28554_3) 
);
defparam n17270_s5.INIT=16'h7F00;
  LUT4 n17271_s5 (
    .F(n17271_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28555_3) 
);
defparam n17271_s5.INIT=16'h7F00;
  LUT4 n17272_s5 (
    .F(n17272_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28556_3) 
);
defparam n17272_s5.INIT=16'h7F00;
  LUT4 n17274_s5 (
    .F(n17274_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28558_3) 
);
defparam n17274_s5.INIT=16'h7F00;
  LUT4 n17275_s5 (
    .F(n17275_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28559_3) 
);
defparam n17275_s5.INIT=16'h7F00;
  LUT4 n17276_s5 (
    .F(n17276_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28560_3) 
);
defparam n17276_s5.INIT=16'h7F00;
  LUT4 n17277_s5 (
    .F(n17277_10),
    .I0(decode_to_execute_PC_31_6),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26),
    .I2(execute_CsrPlugin_csr_384),
    .I3(n28561_3) 
);
defparam n17277_s5.INIT=16'h7F00;
  LUT3 n21235_s2 (
    .F(n21235_6),
    .I0(execute_CsrPlugin_csr_833),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n21235_s2.INIT=8'h80;
  LUT3 n21166_s2 (
    .F(n21166_6),
    .I0(execute_CsrPlugin_csr_321),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n21166_s2.INIT=8'h80;
  LUT3 n21161_s3 (
    .F(n21161_7),
    .I0(execute_CsrPlugin_csr_322),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n21161_s3.INIT=8'h80;
  LUT3 n21198_s2 (
    .F(n21198_6),
    .I0(execute_CsrPlugin_csr_323),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n21198_s2.INIT=8'h80;
  LUT4 n17881_s5 (
    .F(n17881_9),
    .I0(execute_CsrPlugin_csr_768),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I2(decode_to_execute_PC_31_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n17881_s5.INIT=16'h8000;
  LUT3 n17836_s6 (
    .F(n17836_10),
    .I0(execute_CsrPlugin_csr_768),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n17836_s6.INIT=8'h80;
  LUT3 n30112_s1 (
    .F(n30112_5),
    .I0(execute_CsrPlugin_csr_320),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30112_s1.INIT=8'h80;
  LUT3 n30050_s1 (
    .F(n30050_5),
    .I0(execute_CsrPlugin_csr_261),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30050_s1.INIT=8'h80;
  LUT3 n30018_s1 (
    .F(n30018_5),
    .I0(execute_CsrPlugin_csr_832),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n30018_s1.INIT=8'h80;
  LUT3 n29956_s1 (
    .F(n29956_5),
    .I0(execute_CsrPlugin_csr_773),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n29956_s1.INIT=8'h80;
  LUT3 n28651_s1 (
    .F(n28651_5),
    .I0(execute_CsrPlugin_csr_262),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n28651_s1.INIT=8'h80;
  LUT3 n28650_s1 (
    .F(n28650_5),
    .I0(execute_CsrPlugin_csr_774),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n28650_s1.INIT=8'h80;
  LUT3 n28647_s1 (
    .F(n28647_5),
    .I0(execute_CsrPlugin_csr_771),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n28647_s1.INIT=8'h80;
  LUT3 n28634_s1 (
    .F(n28634_5),
    .I0(execute_CsrPlugin_csr_770),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n28634_s1.INIT=8'h80;
  LUT3 n28628_s1 (
    .F(n28628_5),
    .I0(execute_CsrPlugin_csr_772),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n28628_s1.INIT=8'h80;
  LUT3 n28616_s1 (
    .F(n28616_5),
    .I0(execute_CsrPlugin_csr_384),
    .I1(decode_to_execute_PC_31_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam n28616_s1.INIT=8'h80;
  LUT3 n17840_s3 (
    .F(n17840_7),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(memory_to_writeBack_INSTRUCTION[28]),
    .I2(n17838_6) 
);
defparam n17840_s3.INIT=8'h40;
  LUT3 n17836_s7 (
    .F(n17836_12),
    .I0(stageB_request_amoCtrl_alu[0]),
    .I1(memory_to_writeBack_INSTRUCTION[28]),
    .I2(n17838_6) 
);
defparam n17836_s7.INIT=8'h80;
  LUT4 n17839_s3 (
    .F(n17839_7),
    .I0(n17839_4),
    .I1(n17839_5),
    .I2(memory_to_writeBack_INSTRUCTION[28]),
    .I3(n17838_6) 
);
defparam n17839_s3.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_13_s5 (
    .F(_zz_decode_RS2_2_13_9),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]) 
);
defparam _zz_decode_RS2_2_13_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_15_s7 (
    .F(_zz_decode_RS2_2_15_12),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(memory_to_writeBack_MEMORY_LRSC),
    .I2(memory_to_writeBack_MEMORY_WR),
    .I3(_zz_decode_RS2_2_29_7) 
);
defparam _zz_decode_RS2_2_15_s7.INIT=16'h1500;
  LUT3 _zz_decode_RS2_2_31_s11 (
    .F(_zz_decode_RS2_2_31_16),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_31_s11.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_31_s12 (
    .F(_zz_decode_RS2_2_31_18),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(memory_to_writeBack_INSTRUCTION[13]),
    .I2(memory_to_writeBack_MEMORY_LRSC),
    .I3(memory_to_writeBack_MEMORY_WR) 
);
defparam _zz_decode_RS2_2_31_s12.INIT=16'h0111;
  LUT4 _zz_decode_RS2_2_8_s6 (
    .F(_zz_decode_RS2_2_8_11),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_decode_RS2_2_8_6) 
);
defparam _zz_decode_RS2_2_8_s6.INIT=16'h0007;
  LUT4 _zz_decode_RS2_2_9_s5 (
    .F(_zz_decode_RS2_2_9_10),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_1_9) 
);
defparam _zz_decode_RS2_2_9_s5.INIT=16'h0007;
  LUT4 _zz_decode_RS2_2_10_s5 (
    .F(_zz_decode_RS2_2_10_10),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2[2]) 
);
defparam _zz_decode_RS2_2_10_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_11_s5 (
    .F(_zz_decode_RS2_2_11_10),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2[3]) 
);
defparam _zz_decode_RS2_2_11_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_12_s5 (
    .F(_zz_decode_RS2_2_12_10),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2[4]) 
);
defparam _zz_decode_RS2_2_12_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_14_s5 (
    .F(_zz_decode_RS2_2_14_10),
    .I0(memory_to_writeBack_MEMORY_LRSC),
    .I1(memory_to_writeBack_MEMORY_WR),
    .I2(_zz_decode_RS2_2_29_7),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2[6]) 
);
defparam _zz_decode_RS2_2_14_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_15_s8 (
    .F(_zz_decode_RS2_2_15_14),
    .I0(_zz_decode_RS2_2_29_7),
    .I1(memory_to_writeBack_MEMORY_LRSC),
    .I2(memory_to_writeBack_MEMORY_WR),
    .I3(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]) 
);
defparam _zz_decode_RS2_2_15_s8.INIT=16'h1500;
  LUT4 _zz_decode_RS2_2_0_s4 (
    .F(_zz_decode_RS2_2_0_9),
    .I0(writeBack_MulPlugin_result[32]),
    .I1(memory_to_writeBack_MUL_LOW[0]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_0_s4.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_2_s3 (
    .F(_zz_decode_RS2_2_2_7),
    .I0(writeBack_MulPlugin_result[34]),
    .I1(memory_to_writeBack_MUL_LOW[2]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_2_s3.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_7_s5 (
    .F(_zz_decode_RS2_2_7_10),
    .I0(writeBack_MulPlugin_result[39]),
    .I1(memory_to_writeBack_MUL_LOW[7]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_7_s5.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_8_s7 (
    .F(_zz_decode_RS2_2_8_13),
    .I0(writeBack_MulPlugin_result[40]),
    .I1(memory_to_writeBack_MUL_LOW[8]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_8_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_9_s6 (
    .F(_zz_decode_RS2_2_9_12),
    .I0(writeBack_MulPlugin_result[41]),
    .I1(memory_to_writeBack_MUL_LOW[9]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_9_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_10_s6 (
    .F(_zz_decode_RS2_2_10_12),
    .I0(writeBack_MulPlugin_result[42]),
    .I1(memory_to_writeBack_MUL_LOW[10]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_10_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_11_s6 (
    .F(_zz_decode_RS2_2_11_12),
    .I0(writeBack_MulPlugin_result[43]),
    .I1(memory_to_writeBack_MUL_LOW[11]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_11_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_12_s6 (
    .F(_zz_decode_RS2_2_12_12),
    .I0(writeBack_MulPlugin_result[44]),
    .I1(memory_to_writeBack_MUL_LOW[12]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_12_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_14_s6 (
    .F(_zz_decode_RS2_2_14_12),
    .I0(writeBack_MulPlugin_result[46]),
    .I1(memory_to_writeBack_MUL_LOW[14]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_14_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_15_s9 (
    .F(_zz_decode_RS2_2_15_16),
    .I0(writeBack_MulPlugin_result[47]),
    .I1(memory_to_writeBack_MUL_LOW[15]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_15_s9.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_16_s6 (
    .F(_zz_decode_RS2_2_16_12),
    .I0(writeBack_MulPlugin_result[48]),
    .I1(memory_to_writeBack_MUL_LOW[16]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_16_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_17_s6 (
    .F(_zz_decode_RS2_2_17_12),
    .I0(writeBack_MulPlugin_result[49]),
    .I1(memory_to_writeBack_MUL_LOW[17]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_17_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_18_s6 (
    .F(_zz_decode_RS2_2_18_12),
    .I0(writeBack_MulPlugin_result[50]),
    .I1(memory_to_writeBack_MUL_LOW[18]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_18_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_19_s6 (
    .F(_zz_decode_RS2_2_19_12),
    .I0(writeBack_MulPlugin_result[51]),
    .I1(memory_to_writeBack_MUL_LOW[19]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_19_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_20_s6 (
    .F(_zz_decode_RS2_2_20_12),
    .I0(writeBack_MulPlugin_result[52]),
    .I1(memory_to_writeBack_MUL_LOW[20]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_20_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_21_s6 (
    .F(_zz_decode_RS2_2_21_12),
    .I0(writeBack_MulPlugin_result[53]),
    .I1(memory_to_writeBack_MUL_LOW[21]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_21_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_22_s6 (
    .F(_zz_decode_RS2_2_22_12),
    .I0(writeBack_MulPlugin_result[54]),
    .I1(memory_to_writeBack_MUL_LOW[22]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_22_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_23_s6 (
    .F(_zz_decode_RS2_2_23_12),
    .I0(writeBack_MulPlugin_result[55]),
    .I1(memory_to_writeBack_MUL_LOW[23]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_23_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_25_s6 (
    .F(_zz_decode_RS2_2_25_12),
    .I0(writeBack_MulPlugin_result[57]),
    .I1(memory_to_writeBack_MUL_LOW[25]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_25_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_30_s5 (
    .F(_zz_decode_RS2_2_30_10),
    .I0(writeBack_MulPlugin_result[62]),
    .I1(memory_to_writeBack_MUL_LOW[30]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_30_s5.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_31_s13 (
    .F(_zz_decode_RS2_2_31_20),
    .I0(writeBack_MulPlugin_result[63]),
    .I1(memory_to_writeBack_MUL_LOW[31]),
    .I2(memory_to_writeBack_INSTRUCTION[12]),
    .I3(memory_to_writeBack_INSTRUCTION[13]) 
);
defparam _zz_decode_RS2_2_31_s13.INIT=16'h5553;
  LUT3 _zz_decode_RS2_1_23_s16 (
    .F(_zz_decode_RS2_1_23_23),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(execute_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_23_s16.INIT=8'h40;
  LUT3 decode_RS2_19_s18 (
    .F(decode_RS2_19_23),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_RS2_19_12) 
);
defparam decode_RS2_19_s18.INIT=8'h40;
  LUT3 decode_RS2_22_s18 (
    .F(decode_RS2_22_23),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_RS2_22_11) 
);
defparam decode_RS2_22_s18.INIT=8'h04;
  LUT4 decode_RS2_28_s15 (
    .F(decode_RS2_28_20),
    .I0(decode_RS1_3_9),
    .I1(decode_RS2_28_11),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_28_s15.INIT=16'hC5CC;
  LUT4 decode_RS2_29_s13 (
    .F(decode_RS2_29_18),
    .I0(_zz_decode_RS2_1_2_6),
    .I1(decode_RS2_29_11),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam decode_RS2_29_s13.INIT=16'hC5CC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_15_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[15]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[16]),
    .I3(decode_to_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_15_s1.INIT=16'hFB40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_16_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[16]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[16]),
    .I3(decode_to_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_16_s1.INIT=16'hF4B0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_31_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[31]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[31]),
    .I3(decode_to_execute_SRC1[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_31_s1.INIT=16'hF4B0;
  LUT4 n8_s3 (
    .F(n8_8),
    .I0(decode_to_execute_SRC1[24]),
    .I1(decode_to_execute_SRC1[7]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n8_s3.INIT=16'h3533;
  LUT4 n8_s4 (
    .F(n8_10),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[23]),
    .I3(decode_to_execute_SRC1[8]) 
);
defparam n8_s4.INIT=16'h04BF;
  LUT4 n24_s3 (
    .F(n24_7),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[23]),
    .I3(decode_to_execute_SRC1[8]) 
);
defparam n24_s3.INIT=16'h0B4F;
  LUT4 n24_s4 (
    .F(n24_9),
    .I0(decode_to_execute_SRC1[24]),
    .I1(decode_to_execute_SRC1[7]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n24_s4.INIT=16'h5355;
  LUT4 n9_s2 (
    .F(n9_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[22]),
    .I3(decode_to_execute_SRC1[9]) 
);
defparam n9_s2.INIT=16'h04BF;
  LUT4 n23_s2 (
    .F(n23_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[22]),
    .I3(decode_to_execute_SRC1[9]) 
);
defparam n23_s2.INIT=16'h0B4F;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[21]),
    .I3(decode_to_execute_SRC1[10]) 
);
defparam n10_s2.INIT=16'h04BF;
  LUT4 n22_s2 (
    .F(n22_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[21]),
    .I3(decode_to_execute_SRC1[10]) 
);
defparam n22_s2.INIT=16'h0B4F;
  LUT4 n11_s2 (
    .F(n11_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[20]),
    .I3(decode_to_execute_SRC1[11]) 
);
defparam n11_s2.INIT=16'h04BF;
  LUT4 n21_s2 (
    .F(n21_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[20]),
    .I3(decode_to_execute_SRC1[11]) 
);
defparam n21_s2.INIT=16'h0B4F;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[19]),
    .I3(decode_to_execute_SRC1[12]) 
);
defparam n12_s2.INIT=16'h04BF;
  LUT4 n20_s2 (
    .F(n20_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[19]),
    .I3(decode_to_execute_SRC1[12]) 
);
defparam n20_s2.INIT=16'h0B4F;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[18]),
    .I3(decode_to_execute_SRC1[13]) 
);
defparam n13_s2.INIT=16'h04BF;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[18]),
    .I3(decode_to_execute_SRC1[13]) 
);
defparam n19_s2.INIT=16'h0B4F;
  LUT4 n14_s2 (
    .F(n14_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[17]),
    .I3(decode_to_execute_SRC1[14]) 
);
defparam n14_s2.INIT=16'h04BF;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[17]),
    .I3(decode_to_execute_SRC1[14]) 
);
defparam n18_s2.INIT=16'h0B4F;
  LUT4 n1_s4 (
    .F(n1_9),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[30]),
    .I3(decode_to_execute_SRC1[1]) 
);
defparam n1_s4.INIT=16'h04BF;
  LUT4 n1_s5 (
    .F(n1_11),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[31]),
    .I3(decode_to_execute_SRC1[0]) 
);
defparam n1_s5.INIT=16'hFB40;
  LUT4 n31_s2 (
    .F(n31_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[30]),
    .I3(decode_to_execute_SRC1[1]) 
);
defparam n31_s2.INIT=16'h0B4F;
  LUT4 n2_s3 (
    .F(n2_8),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[29]),
    .I3(decode_to_execute_SRC1[2]) 
);
defparam n2_s3.INIT=16'h04BF;
  LUT4 n30_s2 (
    .F(n30_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[29]),
    .I3(decode_to_execute_SRC1[2]) 
);
defparam n30_s2.INIT=16'h0B4F;
  LUT4 n3_s3 (
    .F(n3_8),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[28]),
    .I3(decode_to_execute_SRC1[3]) 
);
defparam n3_s3.INIT=16'h04BF;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[28]),
    .I3(decode_to_execute_SRC1[3]) 
);
defparam n29_s2.INIT=16'h0B4F;
  LUT4 n4_s2 (
    .F(n4_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[27]),
    .I3(decode_to_execute_SRC1[4]) 
);
defparam n4_s2.INIT=16'h04BF;
  LUT4 n28_s2 (
    .F(n28_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[27]),
    .I3(decode_to_execute_SRC1[4]) 
);
defparam n28_s2.INIT=16'h0B4F;
  LUT4 n5_s2 (
    .F(n5_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[26]),
    .I3(decode_to_execute_SRC1[5]) 
);
defparam n5_s2.INIT=16'h04BF;
  LUT4 n27_s2 (
    .F(n27_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[26]),
    .I3(decode_to_execute_SRC1[5]) 
);
defparam n27_s2.INIT=16'h0B4F;
  LUT4 n6_s2 (
    .F(n6_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[25]),
    .I3(decode_to_execute_SRC1[6]) 
);
defparam n6_s2.INIT=16'h04BF;
  LUT4 n26_s2 (
    .F(n26_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SRC1[25]),
    .I3(decode_to_execute_SRC1[6]) 
);
defparam n26_s2.INIT=16'h0B4F;
  LUT4 n19772_s5 (
    .F(n19772_11),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(IBusCachedPlugin_injector_port_state[2]),
    .I3(IBusCachedPlugin_decompressor_output_payload_rsp_inst[15]) 
);
defparam n19772_s5.INIT=16'h0100;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_exception_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_exception_11),
    .I0(MmuPlugin_ports_0_cache_0_exception),
    .I1(MmuPlugin_ports_0_cache_1_exception),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_exception_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_exception_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_exception_13),
    .I0(MmuPlugin_ports_0_cache_2_exception),
    .I1(MmuPlugin_ports_0_cache_3_exception),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_exception_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_superPage_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_superPage_11),
    .I0(MmuPlugin_ports_0_cache_0_superPage),
    .I1(MmuPlugin_ports_0_cache_1_superPage),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_superPage_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_superPage_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_superPage_13),
    .I0(MmuPlugin_ports_0_cache_2_superPage),
    .I1(MmuPlugin_ports_0_cache_3_superPage),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_superPage_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[9]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[9]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[9]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[9]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[8]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[8]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[8]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[8]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[7]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[7]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[7]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[7]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[6]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[6]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[6]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[6]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[5]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[5]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[5]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[5]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[4]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[4]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[4]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[4]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[3]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[3]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[3]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[3]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[2]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[2]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[2]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[2]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[1]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[1]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[1]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[1]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_0[0]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_0[0]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_0[0]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_0[0]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[9]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[9]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[9]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[9]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[8]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[8]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[8]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[8]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[7]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[7]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[7]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[7]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[6]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[6]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[6]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[6]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[5]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[5]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[5]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[5]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[4]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[4]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[4]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[4]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[3]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[3]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[3]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[3]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[2]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[2]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[2]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[2]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[1]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[1]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[1]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[1]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_11),
    .I0(MmuPlugin_ports_0_cache_0_physicalAddress_1[0]),
    .I1(MmuPlugin_ports_0_cache_1_physicalAddress_1[0]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_13),
    .I0(MmuPlugin_ports_0_cache_2_physicalAddress_1[0]),
    .I1(MmuPlugin_ports_0_cache_3_physicalAddress_1[0]),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_allowExecute_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_allowExecute_11),
    .I0(MmuPlugin_ports_0_cache_0_allowExecute),
    .I1(MmuPlugin_ports_0_cache_1_allowExecute),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_allowExecute_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_allowExecute_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_allowExecute_13),
    .I0(MmuPlugin_ports_0_cache_2_allowExecute),
    .I1(MmuPlugin_ports_0_cache_3_allowExecute),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_allowExecute_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_allowUser_s8 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_allowUser_11),
    .I0(MmuPlugin_ports_0_cache_0_allowUser),
    .I1(MmuPlugin_ports_0_cache_1_allowUser),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_allowUser_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_0_cacheLine_allowUser_s9 (
    .F(_zz_MmuPlugin_ports_0_cacheLine_allowUser_13),
    .I0(MmuPlugin_ports_0_cache_2_allowUser),
    .I1(MmuPlugin_ports_0_cache_3_allowUser),
    .I2(MmuPlugin_ports_0_cacheHits[1]),
    .I3(MmuPlugin_ports_0_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_0_cacheLine_allowUser_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_exception_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_exception_11),
    .I0(MmuPlugin_ports_1_cache_0_exception),
    .I1(MmuPlugin_ports_1_cache_1_exception),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_exception_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_exception_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_exception_13),
    .I0(MmuPlugin_ports_1_cache_2_exception),
    .I1(MmuPlugin_ports_1_cache_3_exception),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_exception_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_superPage_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_superPage_11),
    .I0(MmuPlugin_ports_1_cache_0_superPage),
    .I1(MmuPlugin_ports_1_cache_1_superPage),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_superPage_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_superPage_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_superPage_13),
    .I0(MmuPlugin_ports_1_cache_2_superPage),
    .I1(MmuPlugin_ports_1_cache_3_superPage),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_superPage_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[9]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[9]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[9]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[9]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[8]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[8]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[8]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[8]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[7]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[7]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[7]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[7]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[6]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[6]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[6]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[6]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[5]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[5]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[5]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[5]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[4]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[4]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[4]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[4]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[3]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[3]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[3]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[3]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[2]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[2]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[2]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[2]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[1]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[1]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[1]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[1]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_0[0]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_0[0]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_0[0]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_0[0]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[9]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[9]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[9]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[9]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[8]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[8]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[8]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[8]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[7]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[7]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[7]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[7]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[6]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[6]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[6]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[6]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[5]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[5]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[5]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[5]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[4]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[4]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[4]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[4]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[3]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[3]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[3]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[3]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[2]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[2]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[2]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[2]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[1]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[1]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[1]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[1]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_11),
    .I0(MmuPlugin_ports_1_cache_0_physicalAddress_1[0]),
    .I1(MmuPlugin_ports_1_cache_1_physicalAddress_1[0]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_13),
    .I0(MmuPlugin_ports_1_cache_2_physicalAddress_1[0]),
    .I1(MmuPlugin_ports_1_cache_3_physicalAddress_1[0]),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowRead_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowRead_11),
    .I0(MmuPlugin_ports_1_cache_0_allowRead),
    .I1(MmuPlugin_ports_1_cache_1_allowRead),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowRead_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowRead_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowRead_13),
    .I0(MmuPlugin_ports_1_cache_2_allowRead),
    .I1(MmuPlugin_ports_1_cache_3_allowRead),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowRead_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowWrite_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowWrite_11),
    .I0(MmuPlugin_ports_1_cache_0_allowWrite),
    .I1(MmuPlugin_ports_1_cache_1_allowWrite),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowWrite_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowWrite_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowWrite_13),
    .I0(MmuPlugin_ports_1_cache_2_allowWrite),
    .I1(MmuPlugin_ports_1_cache_3_allowWrite),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowWrite_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowExecute_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowExecute_11),
    .I0(MmuPlugin_ports_1_cache_0_allowExecute),
    .I1(MmuPlugin_ports_1_cache_1_allowExecute),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowExecute_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowExecute_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowExecute_13),
    .I0(MmuPlugin_ports_1_cache_2_allowExecute),
    .I1(MmuPlugin_ports_1_cache_3_allowExecute),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowExecute_s9.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowUser_s8 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowUser_11),
    .I0(MmuPlugin_ports_1_cache_0_allowUser),
    .I1(MmuPlugin_ports_1_cache_1_allowUser),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowUser_s8.INIT=16'hCCCA;
  LUT4 _zz_MmuPlugin_ports_1_cacheLine_allowUser_s9 (
    .F(_zz_MmuPlugin_ports_1_cacheLine_allowUser_13),
    .I0(MmuPlugin_ports_1_cache_2_allowUser),
    .I1(MmuPlugin_ports_1_cache_3_allowUser),
    .I2(MmuPlugin_ports_1_cacheHits[1]),
    .I3(MmuPlugin_ports_1_cacheHits[3]) 
);
defparam _zz_MmuPlugin_ports_1_cacheLine_allowUser_s9.INIT=16'hCCCA;
  LUT3 n17849_s2 (
    .F(n17849_7),
    .I0(n20571_7),
    .I1(n20610_13),
    .I2(MmuPlugin_ports_0_cache_0_valid_9) 
);
defparam n17849_s2.INIT=8'h40;
  LUT4 execute_arbitration_isValid_s7 (
    .F(execute_arbitration_isValid_14),
    .I0(decode_to_execute_PC_31_6),
    .I1(n20571_7),
    .I2(n20610_13),
    .I3(execute_arbitration_isValid_12) 
);
defparam execute_arbitration_isValid_s7.INIT=16'hEFFF;
  LUT4 n20609_s7 (
    .F(n20609_11),
    .I0(n20571_7),
    .I1(n20610_13),
    .I2(n20609_6),
    .I3(n20609_7) 
);
defparam n20609_s7.INIT=16'hFF40;
  LUT4 n20608_s3 (
    .F(n20608_7),
    .I0(n20571_7),
    .I1(n20610_13),
    .I2(n20538_5),
    .I3(n20608_5) 
);
defparam n20608_s3.INIT=16'hBF00;
  LUT4 n21849_s2 (
    .F(n21849_6),
    .I0(execute_SrcPlugin_addSub[12]),
    .I1(_zz_decode_RS2_1_12_12),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21849_s2.INIT=16'hA3AA;
  LUT4 n21848_s2 (
    .F(n21848_6),
    .I0(execute_SrcPlugin_addSub[13]),
    .I1(_zz_decode_RS2_1_13_11),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21848_s2.INIT=16'hA3AA;
  LUT4 n21847_s2 (
    .F(n21847_6),
    .I0(execute_SrcPlugin_addSub[14]),
    .I1(_zz_decode_RS2_1_14_6),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21847_s2.INIT=16'hA3AA;
  LUT4 n21846_s2 (
    .F(n21846_6),
    .I0(execute_SrcPlugin_addSub[15]),
    .I1(_zz_decode_RS2_1_15_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21846_s2.INIT=16'hA3AA;
  LUT4 n21845_s2 (
    .F(n21845_6),
    .I0(execute_SrcPlugin_addSub[16]),
    .I1(_zz_decode_RS2_1_16_15),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21845_s2.INIT=16'hA3AA;
  LUT4 n21844_s2 (
    .F(n21844_6),
    .I0(execute_SrcPlugin_addSub[17]),
    .I1(_zz_decode_RS2_1_17_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21844_s2.INIT=16'hA3AA;
  LUT4 n21843_s2 (
    .F(n21843_6),
    .I0(_zz_decode_RS2_1_18_4),
    .I1(execute_SrcPlugin_addSub[18]),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21843_s2.INIT=16'hC5CC;
  LUT4 n21842_s2 (
    .F(n21842_6),
    .I0(execute_SrcPlugin_addSub[19]),
    .I1(_zz_decode_RS2_1_19_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21842_s2.INIT=16'hA3AA;
  LUT4 n21841_s3 (
    .F(n21841_7),
    .I0(execute_SrcPlugin_addSub[20]),
    .I1(n21841_5),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21841_s3.INIT=16'hA3AA;
  LUT4 n21840_s2 (
    .F(n21840_6),
    .I0(execute_SrcPlugin_addSub[21]),
    .I1(_zz_decode_RS2_1_21_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21840_s2.INIT=16'hA3AA;
  LUT4 n21839_s2 (
    .F(n21839_6),
    .I0(execute_SrcPlugin_addSub[22]),
    .I1(_zz_decode_RS2_1_22_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21839_s2.INIT=16'hA3AA;
  LUT4 n21838_s2 (
    .F(n21838_6),
    .I0(execute_SrcPlugin_addSub[23]),
    .I1(_zz_decode_RS2_1_23_11),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21838_s2.INIT=16'hA3AA;
  LUT4 n21837_s2 (
    .F(n21837_6),
    .I0(execute_SrcPlugin_addSub[24]),
    .I1(_zz_decode_RS2_1_24_5),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21837_s2.INIT=16'hA3AA;
  LUT4 n21836_s2 (
    .F(n21836_6),
    .I0(execute_SrcPlugin_addSub[25]),
    .I1(_zz_decode_RS2_1_25_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21836_s2.INIT=16'hA3AA;
  LUT4 n21835_s2 (
    .F(n21835_6),
    .I0(execute_SrcPlugin_addSub[26]),
    .I1(_zz_decode_RS2_1_26_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21835_s2.INIT=16'hA3AA;
  LUT4 n21834_s2 (
    .F(n21834_6),
    .I0(execute_SrcPlugin_addSub[27]),
    .I1(_zz_decode_RS2_1_27_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21834_s2.INIT=16'hA3AA;
  LUT4 n21833_s2 (
    .F(n21833_6),
    .I0(execute_SrcPlugin_addSub[28]),
    .I1(_zz_decode_RS2_1_28_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21833_s2.INIT=16'hA3AA;
  LUT4 n21832_s2 (
    .F(n21832_6),
    .I0(_zz_decode_RS2_1_29_4),
    .I1(execute_SrcPlugin_addSub[29]),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21832_s2.INIT=16'hC5CC;
  LUT4 n21831_s2 (
    .F(n21831_6),
    .I0(_zz_decode_RS2_1_30_4),
    .I1(execute_SrcPlugin_addSub[30]),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21831_s2.INIT=16'hC5CC;
  LUT4 n21830_s2 (
    .F(n21830_6),
    .I0(_zz_decode_RS2_1_31_4),
    .I1(execute_SrcPlugin_addSub[31]),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam n21830_s2.INIT=16'hC5CC;
  LUT4 _zz_decode_RS2_1_12_s16 (
    .F(_zz_decode_RS2_1_12_24),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_12_4),
    .I1(_zz_decode_RS2_1_12_12),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam _zz_decode_RS2_1_12_s16.INIT=16'hACAA;
  LUT3 _zz_decode_RS2_1_13_s16 (
    .F(_zz_decode_RS2_1_13_23),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(decode_RS1_13_8) 
);
defparam _zz_decode_RS2_1_13_s16.INIT=8'hB0;
  LUT4 MmuPlugin_dBusAccess_cmd_ready_s2 (
    .F(MmuPlugin_dBusAccess_cmd_ready),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_to_execute_PC_31_6) 
);
defparam MmuPlugin_dBusAccess_cmd_ready_s2.INIT=16'h1000;
  LUT4 dataCache_1_io_cpu_execute_args_isLrsc_s3 (
    .F(dataCache_1_io_cpu_execute_args_isLrsc_7),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(decode_to_execute_MEMORY_LRSC),
    .I3(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam dataCache_1_io_cpu_execute_args_isLrsc_s3.INIT=16'h4F00;
  LUT3 execute_MEMORY_LRSC_s6 (
    .F(execute_MEMORY_LRSC_11),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(execute_to_memory_IS_DBUS_SHARING_8) 
);
defparam execute_MEMORY_LRSC_s6.INIT=8'h40;
  LUT4 dataCache_1_io_cpu_execute_address_2_s12 (
    .F(dataCache_1_io_cpu_execute_address[2]),
    .I0(dataCache_1_io_cpu_execute_address_2_13),
    .I1(dataCache_1_io_cpu_execute_address_2_14),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_2_s12.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_3_s11 (
    .F(dataCache_1_io_cpu_execute_address[3]),
    .I0(dataCache_1_io_cpu_execute_address_3_13),
    .I1(_zz_decode_RS2_1_3_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_3_s11.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_4_s12 (
    .F(dataCache_1_io_cpu_execute_address[4]),
    .I0(dataCache_1_io_cpu_execute_address_4_13),
    .I1(dataCache_1_io_cpu_execute_address_4_14),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_4_s12.INIT=16'h3533;
  LUT4 dataCache_1_io_cpu_execute_address_5_s11 (
    .F(dataCache_1_io_cpu_execute_address[5]),
    .I0(dataCache_1_io_cpu_execute_address_5_13),
    .I1(_zz_decode_RS2_1_5_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_5_s11.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_6_s13 (
    .F(dataCache_1_io_cpu_execute_address[6]),
    .I0(dataCache_1_io_cpu_execute_address_6_15),
    .I1(_zz_decode_RS2_1_6_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_6_s13.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_7_s14 (
    .F(dataCache_1_io_cpu_execute_address[7]),
    .I0(dataCache_1_io_cpu_execute_address_7_15),
    .I1(dataCache_1_io_cpu_execute_address_7_16),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_7_s14.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_8_s13 (
    .F(dataCache_1_io_cpu_execute_address[8]),
    .I0(dataCache_1_io_cpu_execute_address_8_15),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(_zz_decode_RS2_1_8_6) 
);
defparam dataCache_1_io_cpu_execute_address_8_s13.INIT=16'h0075;
  LUT4 dataCache_1_io_cpu_execute_address_9_s13 (
    .F(dataCache_1_io_cpu_execute_address[9]),
    .I0(dataCache_1_io_cpu_execute_address_9_15),
    .I1(_zz_decode_RS2_1_9_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_9_s13.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_10_s13 (
    .F(dataCache_1_io_cpu_execute_address[10]),
    .I0(dataCache_1_io_cpu_execute_address_10_15),
    .I1(_zz_decode_RS2_1_10_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_10_s13.INIT=16'h5355;
  LUT4 dataCache_1_io_cpu_execute_address_11_s13 (
    .F(dataCache_1_io_cpu_execute_address[11]),
    .I0(dataCache_1_io_cpu_execute_address_11_15),
    .I1(_zz_decode_RS2_1_11_6),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam dataCache_1_io_cpu_execute_address_11_s13.INIT=16'h5355;
  LUT4 _zz_decode_RS2_1_5_s2 (
    .F(_zz_decode_RS2_1[5]),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(_zz_decode_RS2_1_5_4),
    .I3(decode_RS2_5_16) 
);
defparam _zz_decode_RS2_1_5_s2.INIT=16'hFF04;
  LUT4 _zz_decode_RS2_1_6_s2 (
    .F(_zz_decode_RS2_1[6]),
    .I0(decode_RS1_6_10),
    .I1(_zz_decode_RS2_1_6_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam _zz_decode_RS2_1_6_s2.INIT=16'hA3AA;
  LUT4 _zz_decode_RS2_1_9_s2 (
    .F(_zz_decode_RS2_1[9]),
    .I0(_zz_decode_RS2_1_9_4),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_RS2_9_6) 
);
defparam _zz_decode_RS2_1_9_s2.INIT=16'h00DF;
  LUT4 _zz_decode_RS2_1_10_s2 (
    .F(_zz_decode_RS2_1[10]),
    .I0(_zz_decode_RS2_1_10_4),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_RS2_10_7) 
);
defparam _zz_decode_RS2_1_10_s2.INIT=16'h00DF;
  LUT4 _zz_decode_RS2_1_15_s2 (
    .F(_zz_decode_RS2_1[15]),
    .I0(_zz_decode_RS2_1_15_4),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_RS2_15_7) 
);
defparam _zz_decode_RS2_1_15_s2.INIT=16'h00DF;
  LUT4 _zz_decode_RS2_1_17_s2 (
    .F(_zz_decode_RS2_1[17]),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(_zz_decode_RS2_1_17_4),
    .I3(decode_RS2_17_7) 
);
defparam _zz_decode_RS2_1_17_s2.INIT=16'hFF04;
  LUT4 _zz_decode_RS2_1_18_s2 (
    .F(_zz_decode_RS2_1[18]),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(_zz_decode_RS2_1_18_4),
    .I3(decode_RS2_18_6) 
);
defparam _zz_decode_RS2_1_18_s2.INIT=16'hFF04;
  LUT4 _zz_decode_RS2_1_19_s2 (
    .F(_zz_decode_RS2_1[19]),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(_zz_decode_RS2_1_19_4),
    .I3(decode_RS2_19_7) 
);
defparam _zz_decode_RS2_1_19_s2.INIT=16'hFF04;
  LUT4 _zz_decode_RS2_1_21_s2 (
    .F(_zz_decode_RS2_1[21]),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(_zz_decode_RS2_1_21_4),
    .I3(decode_RS2_21_6) 
);
defparam _zz_decode_RS2_1_21_s2.INIT=16'h04FF;
  LUT4 _zz_decode_RS2_1_22_s2 (
    .F(_zz_decode_RS2_1[22]),
    .I0(_zz_decode_RS2_1_22_4),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_RS1_22_5) 
);
defparam _zz_decode_RS2_1_22_s2.INIT=16'h00DF;
  LUT4 _zz_decode_RS2_1_27_s2 (
    .F(_zz_decode_RS2_1[27]),
    .I0(decode_RS1_27_10),
    .I1(_zz_decode_RS2_1_27_4),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam _zz_decode_RS2_1_27_s2.INIT=16'h5355;
  LUT4 _zz_decode_RS2_1_28_s2 (
    .F(_zz_decode_RS2_1[28]),
    .I0(_zz_decode_RS2_1_28_4),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_RS1_28_10) 
);
defparam _zz_decode_RS2_1_28_s2.INIT=16'h00DF;
  LUT4 _zz_decode_RS2_1_29_s2 (
    .F(_zz_decode_RS2_1[29]),
    .I0(execute_arbitration_isValid),
    .I1(_zz_decode_RS2_1_31_9),
    .I2(_zz_decode_RS2_1_29_4),
    .I3(decode_RS2_29_6) 
);
defparam _zz_decode_RS2_1_29_s2.INIT=16'hFF04;
  LUT4 _zz_decode_RS2_1_30_s2 (
    .F(_zz_decode_RS2_1[30]),
    .I0(_zz_decode_RS2_1_30_4),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_1_31_9),
    .I3(decode_RS2_30_19) 
);
defparam _zz_decode_RS2_1_30_s2.INIT=16'hDF00;
  LUT4 _zz_decode_RS2_1_31_s6 (
    .F(_zz_decode_RS2_1[31]),
    .I0(_zz_decode_RS2_1_31_4),
    .I1(decode_RS1_31_5),
    .I2(execute_arbitration_isValid),
    .I3(_zz_decode_RS2_1_31_9) 
);
defparam _zz_decode_RS2_1_31_s6.INIT=16'h3533;
  LUT4 MmuPlugin_ports_0_dirty_s4 (
    .F(MmuPlugin_ports_0_dirty_10),
    .I0(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_7),
    .I3(n28552_7) 
);
defparam MmuPlugin_ports_0_dirty_s4.INIT=16'hFF40;
  LUT4 IBusCachedPlugin_mmuBus_rsp_isPaging_s2 (
    .F(IBusCachedPlugin_mmuBus_rsp_isPaging_6),
    .I0(MmuPlugin_ports_0_requireMmuLockup),
    .I1(IBusCachedPlugin_iBusRsp_stages_3_input_ready_5),
    .I2(IBusCachedPlugin_iBusRsp_stages_3_input_ready_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_7) 
);
defparam IBusCachedPlugin_mmuBus_rsp_isPaging_s2.INIT=16'h1000;
  LUT2 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_s4 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_s4.INIT=4'hD;
  LUT2 n17861_s20 (
    .F(n17861_30),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[1]) 
);
defparam n17861_s20.INIT=4'h4;
  LUT4 IBusCachedPlugin_injector_port_state_0_s5 (
    .F(IBusCachedPlugin_injector_port_state_0_11),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I3(IBusCachedPlugin_injector_port_state[2]) 
);
defparam IBusCachedPlugin_injector_port_state_0_s5.INIT=16'h00F7;
  LUT3 n28658_s2 (
    .F(n28658_6),
    .I0(_zz_MmuPlugin_shared_refills[1]),
    .I1(_zz_MmuPlugin_shared_refills_2_1_4),
    .I2(n28658_4) 
);
defparam n28658_s2.INIT=8'hE0;
  LUT2 n17846_s5 (
    .F(n17846_11),
    .I0(MmuPlugin_dBusAccess_rsp_valid),
    .I1(execute_to_memory_IS_DBUS_SHARING) 
);
defparam n17846_s5.INIT=4'h4;
  LUT3 n17860_s18 (
    .F(n17860_27),
    .I0(IBusCachedPlugin_injector_port_state[1]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6),
    .I2(n17860_29) 
);
defparam n17860_s18.INIT=8'hF2;
  LUT3 n17860_s19 (
    .F(n17860_29),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[1]),
    .I2(IBusCachedPlugin_injector_port_state[2]) 
);
defparam n17860_s19.INIT=8'hC6;
  LUT2 IBusCachedPlugin_fetchPc_output_fire_s43 (
    .F(IBusCachedPlugin_fetchPc_output_fire_49),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[1]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s43.INIT=4'h2;
  LUT3 IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s12 (
    .F(IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_19),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[19]) 
);
defparam IBusCachedPlugin_decompressor_output_payload_rsp_inst_19_s12.INIT=8'h1D;
  LUT3 n20125_s3 (
    .F(n20125_8),
    .I0(execute_RS1[6]),
    .I1(n20402_6),
    .I2(n20126_5) 
);
defparam n20125_s3.INIT=8'h8C;
  LUT3 MmuPlugin_shared_state_1_2_s7 (
    .F(MmuPlugin_shared_state_1_2_14),
    .I0(MmuPlugin_shared_state_1[2]),
    .I1(MmuPlugin_shared_state_1[0]),
    .I2(MmuPlugin_shared_state_1[1]) 
);
defparam MmuPlugin_shared_state_1_2_s7.INIT=8'h45;
  LUT3 _zz_decode_RS2_1_12_s17 (
    .F(_zz_decode_RS2_1_12_26),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(decode_to_execute_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s17.INIT=8'h57;
  LUT3 decode_RS2_31_s20 (
    .F(decode_RS2_31_29),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_IS_CSR) 
);
defparam decode_RS2_31_s20.INIT=8'h57;
  LUT2 n17323_s2 (
    .F(n17323_7),
    .I0(n17323_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_8) 
);
defparam n17323_s2.INIT=4'h1;
  LUT4 n17323_s3 (
    .F(n17323_8),
    .I0(IBusCachedPlugin_decodePc_pcReg[31]),
    .I1(GND),
    .I2(IBusCachedPlugin_decodePc_pcPlus_30_2),
    .I3(n10472_6) 
);
defparam n17323_s3.INIT=16'h6900;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s44 (
    .F(IBusCachedPlugin_fetchPc_output_fire_51),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[1]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s44.INIT=16'h4000;
  LUT4 _zz_MmuPlugin_shared_refills_2_1_s5 (
    .F(_zz_MmuPlugin_shared_refills_2_1_11),
    .I0(MmuPlugin_shared_portSortedOh[0]),
    .I1(_zz_MmuPlugin_shared_refills[1]),
    .I2(_zz_MmuPlugin_shared_refills_2_1_4),
    .I3(n28658_6) 
);
defparam _zz_MmuPlugin_shared_refills_2_1_s5.INIT=16'h30AA;
  LUT4 n17846_s6 (
    .F(n17846_13),
    .I0(memory_to_writeBack_IS_DBUS_SHARING),
    .I1(MmuPlugin_dBusAccess_rsp_valid),
    .I2(when_DBusCachedPlugin_l544),
    .I3(n17846_11) 
);
defparam n17846_s6.INIT=16'hEF20;
  LUT3 _zz__zz_decode_IS_CSR_149_s3 (
    .F(_zz__zz_decode_IS_CSR_149),
    .I0(_zz__zz_decode_IS_CSR_149_6),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(_zz__zz_decode_IS_CSR_8_0_8) 
);
defparam _zz__zz_decode_IS_CSR_149_s3.INIT=8'hEA;
  LUT3 decode_RS2_16_s8 (
    .F(decode_RS2[16]),
    .I0(decode_RS2_16_5),
    .I1(decode_RS2_30_21),
    .I2(_zz_decode_RS2_1[16]) 
);
defparam decode_RS2_16_s8.INIT=8'hEA;
  LUT4 _zz_decode_SRC2_4_24_s6 (
    .F(_zz_decode_SRC2_4_24_11),
    .I0(_zz_decode_RS2_2[24]),
    .I1(decode_RS2_24_7),
    .I2(decode_RS2_31_19),
    .I3(_zz_decode_SRC2_4_23_12) 
);
defparam _zz_decode_SRC2_4_24_s6.INIT=16'hAC00;
  LUT4 n17861_s21 (
    .F(n17861_32),
    .I0(IBusCachedPlugin_injector_port_state[0]),
    .I1(IBusCachedPlugin_injector_port_state[0]),
    .I2(IBusCachedPlugin_injector_port_state[1]),
    .I3(IBusCachedPlugin_injector_port_state_0_11) 
);
defparam n17861_s21.INIT=16'h30AA;
  LUT4 n29554_s8 (
    .F(n29554_14),
    .I0(n29554_12),
    .I1(n29554_10),
    .I2(CsrPlugin_mideleg_SE),
    .I3(n29554_8) 
);
defparam n29554_s8.INIT=16'hFFEA;
  LUT4 _zz__zz_decode_IS_CSR_113_s3 (
    .F(_zz__zz_decode_IS_CSR_113),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]) 
);
defparam _zz__zz_decode_IS_CSR_113_s3.INIT=16'h0200;
  LUT4 lastStageRegFileWrite_payload_data_2_s3 (
    .F(lastStageRegFileWrite_payload_data[2]),
    .I0(_zz_5),
    .I1(_zz_writeBack_DBusCachedPlugin_rspShifted[2]),
    .I2(_zz_decode_RS2_2_7_8),
    .I3(_zz_decode_RS2_2_2_4) 
);
defparam lastStageRegFileWrite_payload_data_2_s3.INIT=16'h4055;
  LUT4 lastStageRegFileWrite_payload_data_7_s3 (
    .F(lastStageRegFileWrite_payload_data[7]),
    .I0(_zz_5),
    .I1(_zz_decode_RS2_2_7_8),
    .I2(_zz_writeBack_DBusCachedPlugin_rspShifted[7]),
    .I3(_zz_decode_RS2_2_7_5) 
);
defparam lastStageRegFileWrite_payload_data_7_s3.INIT=16'h4055;
  LUT4 n17881_s6 (
    .F(n17881_11),
    .I0(n17881_7),
    .I1(stageB_request_amoCtrl_alu[0]),
    .I2(memory_to_writeBack_INSTRUCTION[28]),
    .I3(n17838_6) 
);
defparam n17881_s6.INIT=16'h1555;
  LUT4 n22231_s9 (
    .F(n22231_15),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(n22220_10),
    .I3(n22231_13) 
);
defparam n22231_s9.INIT=16'h1000;
  LUT4 n22236_s4 (
    .F(n22236_8),
    .I0(n22180_10),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I3(n22220_10) 
);
defparam n22236_s4.INIT=16'h0200;
  LUT4 n22304_s6 (
    .F(n22304_11),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .I2(n22220_10),
    .I3(n22304_9) 
);
defparam n22304_s6.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s45 (
    .F(IBusCachedPlugin_fetchPc_output_fire_53),
    .I0(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I1(IBusCachedPlugin_fetchPc_output_fire_30),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[1]),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s45.INIT=16'h0010;
  LUT4 n19775_s11 (
    .F(n19775_16),
    .I0(IBusCachedPlugin_decompressor_isRvc),
    .I1(IBusCachedPlugin_decompressor_bufferData[12]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12) 
);
defparam n19775_s11.INIT=16'h0051;
  LUT4 n19759_s7 (
    .F(n19759_12),
    .I0(IBusCachedPlugin_decompressor_bufferData[12]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12),
    .I3(n19779_11) 
);
defparam n19759_s7.INIT=16'hF200;
  LUT4 n19756_s6 (
    .F(n19756_11),
    .I0(IBusCachedPlugin_decompressor_bufferData[12]),
    .I1(IBusCachedPlugin_decompressor_isRvc_11),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_12),
    .I3(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c_18_15) 
);
defparam n19756_s6.INIT=16'h00F2;
  LUT4 n19779_s6 (
    .F(n19779_11),
    .I0(IBusCachedPlugin_decompressor_output_payload_rsp_inst_15_9),
    .I1(IBusCachedPlugin_decompressor_bufferData[15]),
    .I2(IBusCachedPlugin_decompressor_isRvc_11),
    .I3(n19782_12) 
);
defparam n19779_s6.INIT=16'h00AE;
  LUT4 memory_arbitration_isValid_s5 (
    .F(memory_arbitration_isValid_11),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(IBusCachedPlugin_fetchPc_pc_31_4),
    .I2(n17838_6),
    .I3(n29855_8) 
);
defparam memory_arbitration_isValid_s5.INIT=16'h0100;
  LUT4 CsrPlugin_mepc_31_s4 (
    .F(CsrPlugin_mepc_31_10),
    .I0(n29855_4),
    .I1(execute_CsrPlugin_csr_833),
    .I2(decode_to_execute_PC_31_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_3_input_ready_26) 
);
defparam CsrPlugin_mepc_31_s4.INIT=16'hEAAA;
  LUT4 _zz_decode_SRC2_4_30_s7 (
    .F(_zz_decode_SRC2_4_30_12),
    .I0(decode_RS2_30_21),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(_zz_decode_SRC2_4_4_12) 
);
defparam _zz_decode_SRC2_4_30_s7.INIT=16'h2000;
  LUT4 _zz_decode_SRC2_4_23_s7 (
    .F(_zz_decode_SRC2_4_23_12),
    .I0(decode_RS2_30_21),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(_zz_decode_SRC2_4_4_12) 
);
defparam _zz_decode_SRC2_4_23_s7.INIT=16'h1000;
  LUT4 _zz_decode_SRC2_4_2_s9 (
    .F(_zz_decode_SRC2_4_2_15),
    .I0(decode_RS2_2_5),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .I2(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .I3(_zz_decode_SRC2_4_4_12) 
);
defparam _zz_decode_SRC2_4_2_s9.INIT=16'h1000;
  LUT4 execute_to_memory_IS_DBUS_SHARING_s3 (
    .F(execute_to_memory_IS_DBUS_SHARING_8),
    .I0(memory_MulDivIterativePlugin_div_done),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_IS_DIV),
    .I3(when_DBusCachedPlugin_l544) 
);
defparam execute_to_memory_IS_DBUS_SHARING_s3.INIT=16'h00BF;
  LUT4 memory_MulDivIterativePlugin_rs1_31_s4 (
    .F(memory_MulDivIterativePlugin_rs1_31_10),
    .I0(memory_MulDivIterativePlugin_div_done),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_IS_DIV),
    .I3(when_DBusCachedPlugin_l544) 
);
defparam memory_MulDivIterativePlugin_rs1_31_s4.INIT=16'h40FF;
  LUT4 memory_MulDivIterativePlugin_div_counter_valueNext_1_s3 (
    .F(memory_MulDivIterativePlugin_div_counter_valueNext_1_8),
    .I0(memory_MulDivIterativePlugin_div_counter_value[0]),
    .I1(memory_MulDivIterativePlugin_div_done),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_IS_DIV) 
);
defparam memory_MulDivIterativePlugin_div_counter_valueNext_1_s3.INIT=16'h2000;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s8 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_15),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .I2(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .I3(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_s8.INIT=16'hBBFB;
  LUT4 cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_s7 (
    .F(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_16),
    .I0(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4),
    .I1(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .I2(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .I3(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_s7.INIT=16'hFF4F;
  DFFCE MmuPlugin_status_mxr_s0 (
    .Q(MmuPlugin_status_mxr),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(sys_clk),
    .CE(n30284_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE MmuPlugin_satp_mode_s0 (
    .Q(MmuPlugin_satp_mode),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(sys_clk),
    .CE(n28616_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC MmuPlugin_ports_0_entryToReplace_value_1_s0 (
    .Q(MmuPlugin_ports_0_entryToReplace_value[1]),
    .D(n9594_9),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC MmuPlugin_ports_0_entryToReplace_value_0_s0 (
    .Q(MmuPlugin_ports_0_entryToReplace_value[0]),
    .D(n9595_11),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC MmuPlugin_ports_1_entryToReplace_value_1_s0 (
    .Q(MmuPlugin_ports_1_entryToReplace_value[1]),
    .D(n9935_9),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC MmuPlugin_ports_1_entryToReplace_value_0_s0 (
    .Q(MmuPlugin_ports_1_entryToReplace_value[0]),
    .D(n9936_11),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC MmuPlugin_shared_dBusRspStaged_valid_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_valid),
    .D(MmuPlugin_dBusAccess_rsp_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_31_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[31]),
    .D(IBusCachedPlugin_fetchPc_pc[31]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_30_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[30]),
    .D(IBusCachedPlugin_fetchPc_pc[30]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_29_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[29]),
    .D(IBusCachedPlugin_fetchPc_pc[29]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_28_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[28]),
    .D(IBusCachedPlugin_fetchPc_pc[28]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_27_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[27]),
    .D(IBusCachedPlugin_fetchPc_pc[27]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_26_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[26]),
    .D(IBusCachedPlugin_fetchPc_pc[26]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_25_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[25]),
    .D(IBusCachedPlugin_fetchPc_pc[25]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_24_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[24]),
    .D(IBusCachedPlugin_fetchPc_pc[24]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_23_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[23]),
    .D(IBusCachedPlugin_fetchPc_pc[23]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_22_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[22]),
    .D(IBusCachedPlugin_fetchPc_pc[22]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_21_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[21]),
    .D(IBusCachedPlugin_fetchPc_pc[21]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_20_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[20]),
    .D(IBusCachedPlugin_fetchPc_pc[20]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_19_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[19]),
    .D(IBusCachedPlugin_fetchPc_pc[19]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_18_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[18]),
    .D(IBusCachedPlugin_fetchPc_pc[18]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_17_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[17]),
    .D(IBusCachedPlugin_fetchPc_pc[17]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_16_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[16]),
    .D(IBusCachedPlugin_fetchPc_pc[16]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_15_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[15]),
    .D(IBusCachedPlugin_fetchPc_pc[15]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_14_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[14]),
    .D(IBusCachedPlugin_fetchPc_pc[14]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_13_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[13]),
    .D(IBusCachedPlugin_fetchPc_pc[13]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_12_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[12]),
    .D(IBusCachedPlugin_fetchPc_pc[12]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_11_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[11]),
    .D(IBusCachedPlugin_fetchPc_pc[11]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_10_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[10]),
    .D(IBusCachedPlugin_fetchPc_pc[10]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_9_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[9]),
    .D(IBusCachedPlugin_fetchPc_pc[9]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_8_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[8]),
    .D(IBusCachedPlugin_fetchPc_pc[8]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_7_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[7]),
    .D(IBusCachedPlugin_fetchPc_pc[7]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_6_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[6]),
    .D(IBusCachedPlugin_fetchPc_pc[6]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_5_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[5]),
    .D(IBusCachedPlugin_fetchPc_pc[5]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_4_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[4]),
    .D(IBusCachedPlugin_fetchPc_pc[4]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_3_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[3]),
    .D(IBusCachedPlugin_fetchPc_pc[3]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_2_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[2]),
    .D(IBusCachedPlugin_fetchPc_pc[2]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l160),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE IBusCachedPlugin_fetchPc_pcReg_1_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[1]),
    .D(n10472_4),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_fetchPc_pcReg_1_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC IBusCachedPlugin_fetchPc_booted_s0 (
    .Q(IBusCachedPlugin_fetchPc_booted),
    .D(VCC),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC dBus_rsp_regNext_valid_s0 (
    .Q(dBus_rsp_regNext_valid),
    .D(cores_0_cpu_logic_cpu_dBus_rsp_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFP _zz_5_s0 (
    .Q(_zz_5),
    .D(GND),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFC HazardSimplePlugin_writeBackBuffer_valid_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_valid),
    .D(HazardSimplePlugin_writeBackWrites_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC memory_MulDivIterativePlugin_div_counter_value_5_s0 (
    .Q(memory_MulDivIterativePlugin_div_counter_value[5]),
    .D(memory_MulDivIterativePlugin_div_counter_valueNext[5]),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC memory_MulDivIterativePlugin_div_counter_value_4_s0 (
    .Q(memory_MulDivIterativePlugin_div_counter_value[4]),
    .D(memory_MulDivIterativePlugin_div_counter_valueNext[4]),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC memory_MulDivIterativePlugin_div_counter_value_3_s0 (
    .Q(memory_MulDivIterativePlugin_div_counter_value[3]),
    .D(memory_MulDivIterativePlugin_div_counter_valueNext[3]),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC memory_MulDivIterativePlugin_div_counter_value_2_s0 (
    .Q(memory_MulDivIterativePlugin_div_counter_value[2]),
    .D(memory_MulDivIterativePlugin_div_counter_valueNext[2]),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC memory_MulDivIterativePlugin_div_counter_value_1_s0 (
    .Q(memory_MulDivIterativePlugin_div_counter_value[1]),
    .D(memory_MulDivIterativePlugin_div_counter_valueNext[1]),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC memory_MulDivIterativePlugin_div_counter_value_0_s0 (
    .Q(memory_MulDivIterativePlugin_div_counter_value[0]),
    .D(memory_MulDivIterativePlugin_div_counter_valueNext[0]),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFP _zz_CsrPlugin_privilege_1_s0 (
    .Q(_zz_CsrPlugin_privilege[1]),
    .D(n17838_3),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFP _zz_CsrPlugin_privilege_0_s0 (
    .Q(_zz_CsrPlugin_privilege[0]),
    .D(n17839_7),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFP CsrPlugin_mstatus_MPP_1_s0 (
    .Q(CsrPlugin_mstatus_MPP[1]),
    .D(n17881_3),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFP CsrPlugin_mstatus_MPP_0_s0 (
    .Q(CsrPlugin_mstatus_MPP[0]),
    .D(n17882_3),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_mie_MEIE_s0 (
    .Q(CsrPlugin_mie_MEIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(sys_clk),
    .CE(n28628_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_mie_MTIE_s0 (
    .Q(CsrPlugin_mie_MTIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n28628_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_mie_MSIE_s0 (
    .Q(CsrPlugin_mie_MSIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n28628_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_IAM_s0 (
    .Q(CsrPlugin_medeleg_IAM),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_IAF_s0 (
    .Q(CsrPlugin_medeleg_IAF),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_II_s0 (
    .Q(CsrPlugin_medeleg_II),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_BP_s0 (
    .Q(CsrPlugin_medeleg_BP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_LAM_s0 (
    .Q(CsrPlugin_medeleg_LAM),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_LAF_s0 (
    .Q(CsrPlugin_medeleg_LAF),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_SAM_s0 (
    .Q(CsrPlugin_medeleg_SAM),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_SAF_s0 (
    .Q(CsrPlugin_medeleg_SAF),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_EU_s0 (
    .Q(CsrPlugin_medeleg_EU),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_ES_s0 (
    .Q(CsrPlugin_medeleg_ES),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_IPF_s0 (
    .Q(CsrPlugin_medeleg_IPF),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_LPF_s0 (
    .Q(CsrPlugin_medeleg_LPF),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_medeleg_SPF_s0 (
    .Q(CsrPlugin_medeleg_SPF),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(sys_clk),
    .CE(n28634_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_mideleg_ST_s0 (
    .Q(CsrPlugin_mideleg_ST),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n28647_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_mideleg_SE_s0 (
    .Q(CsrPlugin_mideleg_SE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n28647_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_mideleg_SS_s0 (
    .Q(CsrPlugin_mideleg_SS),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n28647_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFPE CsrPlugin_mcounteren_TM_s0 (
    .Q(CsrPlugin_mcounteren_TM),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n28650_5),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFPE CsrPlugin_scounteren_TM_s0 (
    .Q(CsrPlugin_scounteren_TM),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n28651_5),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_sip_SEIP_SOFT_s0 (
    .Q(CsrPlugin_sip_SEIP_SOFT),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n30270_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_sip_STIP_s0 (
    .Q(CsrPlugin_sip_STIP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n30270_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_sip_SSIP_s0 (
    .Q(CsrPlugin_sip_SSIP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n30270_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_sie_SEIE_s0 (
    .Q(CsrPlugin_sie_SEIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n30267_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_sie_STIE_s0 (
    .Q(CsrPlugin_sie_STIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n30267_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE CsrPlugin_sie_SSIE_s0 (
    .Q(CsrPlugin_sie_SSIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n30267_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .D(n17747_5),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .D(n17750_3),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .D(n17753_3),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .D(n17756_6),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC CsrPlugin_interrupt_valid_s0 (
    .Q(CsrPlugin_interrupt_valid),
    .D(n17780_5),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC CsrPlugin_hadException_s0 (
    .Q(CsrPlugin_hadException),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC execute_CsrPlugin_wfiWake_s0 (
    .Q(execute_CsrPlugin_wfiWake),
    .D(n17843_3),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE execute_to_memory_IS_DBUS_SHARING_s0 (
    .Q(execute_to_memory_IS_DBUS_SHARING),
    .D(MmuPlugin_dBusAccess_cmd_ready),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFRE MmuPlugin_ports_0_requireMmuLockup_s0 (
    .Q(MmuPlugin_ports_0_requireMmuLockup),
    .D(n9465_8),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .RESET(MmuPlugin_ports_0_requireMmuLockupCalc_7) 
);
  DFFE MmuPlugin_ports_0_cacheHits_3_s0 (
    .Q(MmuPlugin_ports_0_cacheHits[3]),
    .D(MmuPlugin_ports_0_cacheHitsCalc[3]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE MmuPlugin_ports_0_cacheHits_2_s0 (
    .Q(MmuPlugin_ports_0_cacheHits[2]),
    .D(MmuPlugin_ports_0_cacheHitsCalc[2]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE MmuPlugin_ports_0_cacheHits_1_s0 (
    .Q(MmuPlugin_ports_0_cacheHits[1]),
    .D(MmuPlugin_ports_0_cacheHitsCalc[1]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE MmuPlugin_ports_0_cacheHits_0_s0 (
    .Q(MmuPlugin_ports_0_cacheHits[0]),
    .D(MmuPlugin_ports_0_cacheHitsCalc[0]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFRE MmuPlugin_ports_1_requireMmuLockup_s0 (
    .Q(MmuPlugin_ports_1_requireMmuLockup),
    .D(n9800_6),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(MmuPlugin_ports_1_requireMmuLockupCalc_7) 
);
  DFFE MmuPlugin_ports_1_cacheHits_3_s0 (
    .Q(MmuPlugin_ports_1_cacheHits[3]),
    .D(MmuPlugin_ports_1_cacheHitsCalc[3]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE MmuPlugin_ports_1_cacheHits_2_s0 (
    .Q(MmuPlugin_ports_1_cacheHits[2]),
    .D(MmuPlugin_ports_1_cacheHitsCalc[2]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE MmuPlugin_ports_1_cacheHits_1_s0 (
    .Q(MmuPlugin_ports_1_cacheHits[1]),
    .D(MmuPlugin_ports_1_cacheHitsCalc[1]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE MmuPlugin_ports_1_cacheHits_0_s0 (
    .Q(MmuPlugin_ports_1_cacheHits[0]),
    .D(MmuPlugin_ports_1_cacheHitsCalc[0]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_29_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .D(dataCache_1_io_cpu_writeBack_data[29]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_28_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .D(dataCache_1_io_cpu_writeBack_data[28]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_27_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .D(dataCache_1_io_cpu_writeBack_data[27]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_26_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .D(dataCache_1_io_cpu_writeBack_data[26]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_25_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .D(dataCache_1_io_cpu_writeBack_data[25]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_24_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .D(dataCache_1_io_cpu_writeBack_data[24]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_23_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .D(dataCache_1_io_cpu_writeBack_data[23]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_22_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .D(dataCache_1_io_cpu_writeBack_data[22]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_21_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .D(dataCache_1_io_cpu_writeBack_data[21]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_20_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .D(dataCache_1_io_cpu_writeBack_data[20]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_19_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .D(dataCache_1_io_cpu_writeBack_data[19]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_18_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .D(dataCache_1_io_cpu_writeBack_data[18]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_17_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .D(dataCache_1_io_cpu_writeBack_data[17]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_16_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .D(dataCache_1_io_cpu_writeBack_data[16]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_15_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_14_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted_2[6]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_13_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_12_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted_2[4]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_11_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted_2[3]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_10_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted_2[2]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_7_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[7]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted[7]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_6_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[6]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted[6]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_4_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted[4]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_3_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted[3]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_2_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[2]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted[2]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFFR MmuPlugin_shared_dBusRspStaged_payload_data_1_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .D(_zz_writeBack_DBusCachedPlugin_rspShifted[1]),
    .CLK(sys_clk),
    .RESET(when_DBusCachedPlugin_l561) 
);
  DFF MmuPlugin_shared_dBusRspStaged_payload_data_0_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_data[0]),
    .D(writeBack_DBusCachedPlugin_rspRf[0]),
    .CLK(sys_clk) 
);
  DFFS MmuPlugin_shared_dBusRspStaged_payload_error_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_error),
    .D(dataCache_1_io_cpu_writeBack_accessError),
    .CLK(sys_clk),
    .SET(dataCache_1_io_cpu_writeBack_unalignedAccess) 
);
  DFFS MmuPlugin_shared_dBusRspStaged_payload_redo_s0 (
    .Q(MmuPlugin_shared_dBusRspStaged_payload_redo),
    .D(n1030_9),
    .CLK(sys_clk),
    .SET(when_DataCache_l1129) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_9_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_8_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_7_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_6_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_5_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_4_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_3_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_2_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_1_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN0_0_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_9_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_8_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_7_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_6_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_5_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_4_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_3_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_2_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_1_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_pteBuffer_PPN1_0_s0 (
    .Q(MmuPlugin_shared_pteBuffer_PPN1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(when_MmuPlugin_l211) 
);
  DFFE MmuPlugin_shared_portSortedOh_1_s0 (
    .Q(MmuPlugin_shared_portSortedOh[1]),
    .D(_zz_MmuPlugin_shared_refills[1]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_9_s0 (
    .Q(MmuPlugin_shared_vpn_1[9]),
    .D(_zz_MmuPlugin_shared_vpn_0[31]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_8_s0 (
    .Q(MmuPlugin_shared_vpn_1[8]),
    .D(_zz_MmuPlugin_shared_vpn_0[30]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_7_s0 (
    .Q(MmuPlugin_shared_vpn_1[7]),
    .D(_zz_MmuPlugin_shared_vpn_0[29]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_6_s0 (
    .Q(MmuPlugin_shared_vpn_1[6]),
    .D(_zz_MmuPlugin_shared_vpn_0[28]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_5_s0 (
    .Q(MmuPlugin_shared_vpn_1[5]),
    .D(_zz_MmuPlugin_shared_vpn_0[27]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_4_s0 (
    .Q(MmuPlugin_shared_vpn_1[4]),
    .D(_zz_MmuPlugin_shared_vpn_0[26]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_3_s0 (
    .Q(MmuPlugin_shared_vpn_1[3]),
    .D(_zz_MmuPlugin_shared_vpn_0[25]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_2_s0 (
    .Q(MmuPlugin_shared_vpn_1[2]),
    .D(_zz_MmuPlugin_shared_vpn_0[24]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_1_s0 (
    .Q(MmuPlugin_shared_vpn_1[1]),
    .D(_zz_MmuPlugin_shared_vpn_0[23]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_1_0_s0 (
    .Q(MmuPlugin_shared_vpn_1[0]),
    .D(_zz_MmuPlugin_shared_vpn_0[22]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_9_s0 (
    .Q(MmuPlugin_shared_vpn_0[9]),
    .D(_zz_MmuPlugin_shared_vpn_0[21]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_8_s0 (
    .Q(MmuPlugin_shared_vpn_0[8]),
    .D(_zz_MmuPlugin_shared_vpn_0[20]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_7_s0 (
    .Q(MmuPlugin_shared_vpn_0[7]),
    .D(_zz_MmuPlugin_shared_vpn_0[19]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_6_s0 (
    .Q(MmuPlugin_shared_vpn_0[6]),
    .D(_zz_MmuPlugin_shared_vpn_0[18]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_5_s0 (
    .Q(MmuPlugin_shared_vpn_0[5]),
    .D(_zz_MmuPlugin_shared_vpn_0[17]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_4_s0 (
    .Q(MmuPlugin_shared_vpn_0[4]),
    .D(_zz_MmuPlugin_shared_vpn_0[16]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_3_s0 (
    .Q(MmuPlugin_shared_vpn_0[3]),
    .D(_zz_MmuPlugin_shared_vpn_0[15]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_2_s0 (
    .Q(MmuPlugin_shared_vpn_0[2]),
    .D(_zz_MmuPlugin_shared_vpn_0[14]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_1_s0 (
    .Q(MmuPlugin_shared_vpn_0[1]),
    .D(_zz_MmuPlugin_shared_vpn_0[13]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_shared_vpn_0_0_s0 (
    .Q(MmuPlugin_shared_vpn_0[0]),
    .D(_zz_MmuPlugin_shared_vpn_0[12]),
    .CLK(sys_clk),
    .CE(n28658_6) 
);
  DFFE MmuPlugin_ports_0_cache_0_exception_s0 (
    .Q(MmuPlugin_ports_0_cache_0_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_0_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_0_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_allowExecute_s0 (
    .Q(MmuPlugin_ports_0_cache_0_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_allowUser_s0 (
    .Q(MmuPlugin_ports_0_cache_0_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_0_superPage_s0 (
    .Q(MmuPlugin_ports_0_cache_0_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28553_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_exception_s0 (
    .Q(MmuPlugin_ports_0_cache_1_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_1_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_1_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_allowExecute_s0 (
    .Q(MmuPlugin_ports_0_cache_1_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_allowUser_s0 (
    .Q(MmuPlugin_ports_0_cache_1_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_1_superPage_s0 (
    .Q(MmuPlugin_ports_0_cache_1_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28554_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_exception_s0 (
    .Q(MmuPlugin_ports_0_cache_2_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_2_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_2_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_allowExecute_s0 (
    .Q(MmuPlugin_ports_0_cache_2_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_allowUser_s0 (
    .Q(MmuPlugin_ports_0_cache_2_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_2_superPage_s0 (
    .Q(MmuPlugin_ports_0_cache_2_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28555_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_exception_s0 (
    .Q(MmuPlugin_ports_0_cache_3_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_3_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_0_cache_3_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_allowExecute_s0 (
    .Q(MmuPlugin_ports_0_cache_3_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_allowUser_s0 (
    .Q(MmuPlugin_ports_0_cache_3_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_0_cache_3_superPage_s0 (
    .Q(MmuPlugin_ports_0_cache_3_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28556_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_exception_s0 (
    .Q(MmuPlugin_ports_1_cache_0_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_0_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_0_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_allowRead_s0 (
    .Q(MmuPlugin_ports_1_cache_0_allowRead),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_allowWrite_s0 (
    .Q(MmuPlugin_ports_1_cache_0_allowWrite),
    .D(n18464_3),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_allowExecute_s0 (
    .Q(MmuPlugin_ports_1_cache_0_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_allowUser_s0 (
    .Q(MmuPlugin_ports_1_cache_0_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_0_superPage_s0 (
    .Q(MmuPlugin_ports_1_cache_0_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28558_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_exception_s0 (
    .Q(MmuPlugin_ports_1_cache_1_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_1_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_1_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_allowRead_s0 (
    .Q(MmuPlugin_ports_1_cache_1_allowRead),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_allowWrite_s0 (
    .Q(MmuPlugin_ports_1_cache_1_allowWrite),
    .D(n18464_3),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_allowExecute_s0 (
    .Q(MmuPlugin_ports_1_cache_1_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_allowUser_s0 (
    .Q(MmuPlugin_ports_1_cache_1_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_1_superPage_s0 (
    .Q(MmuPlugin_ports_1_cache_1_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28559_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_exception_s0 (
    .Q(MmuPlugin_ports_1_cache_2_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_2_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_2_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_allowRead_s0 (
    .Q(MmuPlugin_ports_1_cache_2_allowRead),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_allowWrite_s0 (
    .Q(MmuPlugin_ports_1_cache_2_allowWrite),
    .D(n18464_3),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_allowExecute_s0 (
    .Q(MmuPlugin_ports_1_cache_2_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_allowUser_s0 (
    .Q(MmuPlugin_ports_1_cache_2_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_2_superPage_s0 (
    .Q(MmuPlugin_ports_1_cache_2_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28560_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_exception_s0 (
    .Q(MmuPlugin_ports_1_cache_3_exception),
    .D(n18463_3),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[9]),
    .D(MmuPlugin_shared_vpn_0[9]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[8]),
    .D(MmuPlugin_shared_vpn_0[8]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[7]),
    .D(MmuPlugin_shared_vpn_0[7]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[6]),
    .D(MmuPlugin_shared_vpn_0[6]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[5]),
    .D(MmuPlugin_shared_vpn_0[5]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[4]),
    .D(MmuPlugin_shared_vpn_0[4]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[3]),
    .D(MmuPlugin_shared_vpn_0[3]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[2]),
    .D(MmuPlugin_shared_vpn_0[2]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[1]),
    .D(MmuPlugin_shared_vpn_0[1]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_0[0]),
    .D(MmuPlugin_shared_vpn_0[0]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[9]),
    .D(MmuPlugin_shared_vpn_1[9]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[8]),
    .D(MmuPlugin_shared_vpn_1[8]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[7]),
    .D(MmuPlugin_shared_vpn_1[7]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[6]),
    .D(MmuPlugin_shared_vpn_1[6]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[5]),
    .D(MmuPlugin_shared_vpn_1[5]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[4]),
    .D(MmuPlugin_shared_vpn_1[4]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[3]),
    .D(MmuPlugin_shared_vpn_1[3]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[2]),
    .D(MmuPlugin_shared_vpn_1[2]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[1]),
    .D(MmuPlugin_shared_vpn_1[1]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_virtualAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_3_virtualAddress_1[0]),
    .D(MmuPlugin_shared_vpn_1[0]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_9_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[19]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_8_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[18]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_7_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[17]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_6_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[16]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_5_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[15]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_4_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[14]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_3_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[13]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_2_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[12]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_1_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[11]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_0_0_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_0[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[10]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_9_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[9]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[29]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_8_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[8]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[28]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_7_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[7]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[27]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_6_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[6]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[26]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_5_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[5]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[25]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_4_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[4]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[24]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_3_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[3]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[23]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_2_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[2]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[22]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_1_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[1]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[21]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_physicalAddress_1_0_s0 (
    .Q(MmuPlugin_ports_1_cache_3_physicalAddress_1[0]),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[20]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_allowRead_s0 (
    .Q(MmuPlugin_ports_1_cache_3_allowRead),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[1]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_allowWrite_s0 (
    .Q(MmuPlugin_ports_1_cache_3_allowWrite),
    .D(n18464_3),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_allowExecute_s0 (
    .Q(MmuPlugin_ports_1_cache_3_allowExecute),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[3]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_allowUser_s0 (
    .Q(MmuPlugin_ports_1_cache_3_allowUser),
    .D(MmuPlugin_shared_dBusRspStaged_payload_data[4]),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE MmuPlugin_ports_1_cache_3_superPage_s0 (
    .Q(MmuPlugin_ports_1_cache_3_superPage),
    .D(n17240_4),
    .CLK(sys_clk),
    .CE(n28561_3) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_31_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .D(IBusCachedPlugin_fetchPc_pcReg[31]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .D(IBusCachedPlugin_fetchPc_pcReg[30]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .D(IBusCachedPlugin_fetchPc_pcReg[29]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_28_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .D(IBusCachedPlugin_fetchPc_pcReg[28]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_27_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .D(IBusCachedPlugin_fetchPc_pcReg[27]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_26_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .D(IBusCachedPlugin_fetchPc_pcReg[26]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_25_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .D(IBusCachedPlugin_fetchPc_pcReg[25]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_24_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .D(IBusCachedPlugin_fetchPc_pcReg[24]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_23_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .D(IBusCachedPlugin_fetchPc_pcReg[23]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_22_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .D(IBusCachedPlugin_fetchPc_pcReg[22]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_21_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .D(IBusCachedPlugin_fetchPc_pcReg[21]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .D(IBusCachedPlugin_fetchPc_pcReg[20]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_19_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .D(IBusCachedPlugin_fetchPc_pcReg[19]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .D(IBusCachedPlugin_fetchPc_pcReg[18]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .D(IBusCachedPlugin_fetchPc_pcReg[17]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .D(IBusCachedPlugin_fetchPc_pcReg[16]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .D(IBusCachedPlugin_fetchPc_pcReg[15]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .D(IBusCachedPlugin_fetchPc_pcReg[14]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .D(IBusCachedPlugin_fetchPc_pcReg[13]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .D(IBusCachedPlugin_fetchPc_pcReg[12]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_11_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .D(IBusCachedPlugin_fetchPc_pcReg[11]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_10_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .D(IBusCachedPlugin_fetchPc_pcReg[10]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_9_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .D(IBusCachedPlugin_fetchPc_pcReg[9]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_8_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .D(IBusCachedPlugin_fetchPc_pcReg[8]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_7_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .D(IBusCachedPlugin_fetchPc_pcReg[7]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_6_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .D(IBusCachedPlugin_fetchPc_pcReg[6]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_5_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .D(IBusCachedPlugin_fetchPc_pcReg[5]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_4_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .D(IBusCachedPlugin_fetchPc_pcReg[4]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_3_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .D(IBusCachedPlugin_fetchPc_pcReg[3]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_2_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .D(IBusCachedPlugin_fetchPc_pcReg[2]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_1_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]),
    .D(IBusCachedPlugin_fetchPc_pcReg[1]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_31_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[31]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_30_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[30]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_29_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[29]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_28_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[28]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_27_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[27]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_26_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[26]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_25_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[25]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_24_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[24]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_23_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[23]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_22_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[22]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_21_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[21]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_20_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[20]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_19_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[19]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_18_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[18]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_17_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[17]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_16_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[16]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_15_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[15]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_14_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[14]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_13_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[13]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_12_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[12]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_11_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[11]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_10_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[10]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_9_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[9]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_8_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[8]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_7_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[7]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_6_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[6]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_5_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[5]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_4_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[4]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_3_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[3]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_2_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[2]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload_1_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[1]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_iBusRsp_stages_3_input_ready) 
);
  DFFE IBusCachedPlugin_decompressor_bufferValidLatch_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferValidLatch),
    .D(IBusCachedPlugin_decompressor_bufferValid),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decompressor_input_valid) 
);
  DFFE IBusCachedPlugin_decompressor_throw2BytesLatch_s0 (
    .Q(IBusCachedPlugin_decompressor_throw2BytesLatch),
    .D(IBusCachedPlugin_decompressor_throw2Bytes),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decompressor_input_valid) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_15_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[15]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_14_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[14]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_13_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[13]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_12_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[12]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_11_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[11]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_10_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[10]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_9_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[9]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_8_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[8]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_7_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[7]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_6_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[6]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_5_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[5]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_4_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[4]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_3_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[3]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_2_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[2]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_1_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[1]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE IBusCachedPlugin_decompressor_bufferData_0_s0 (
    .Q(IBusCachedPlugin_decompressor_bufferData[0]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .CLK(sys_clk),
    .CE(when_Fetcher_l285) 
);
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_s0 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc),
    .D(IBusCachedPlugin_decompressor_isRvc),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc_6) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_wr_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_wr),
    .D(dataCache_1_io_cpu_writeBack_isWrite),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_5_7) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_31_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[31]),
    .D(dataCache_1_io_mem_cmd_payload_address[31]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_30_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[30]),
    .D(dataCache_1_io_mem_cmd_payload_address[30]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_29_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[29]),
    .D(dataCache_1_io_mem_cmd_payload_address[29]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_28_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[28]),
    .D(dataCache_1_io_mem_cmd_payload_address[28]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_27_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[27]),
    .D(dataCache_1_io_mem_cmd_payload_address[27]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_26_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[26]),
    .D(dataCache_1_io_mem_cmd_payload_address[26]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_25_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[25]),
    .D(dataCache_1_io_mem_cmd_payload_address[25]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_24_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[24]),
    .D(dataCache_1_io_mem_cmd_payload_address[24]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_23_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[23]),
    .D(dataCache_1_io_mem_cmd_payload_address[23]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_22_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[22]),
    .D(dataCache_1_io_mem_cmd_payload_address[22]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_21_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[21]),
    .D(dataCache_1_io_mem_cmd_payload_address[21]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_20_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[20]),
    .D(dataCache_1_io_mem_cmd_payload_address[20]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_19_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[19]),
    .D(dataCache_1_io_mem_cmd_payload_address[19]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_18_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[18]),
    .D(dataCache_1_io_mem_cmd_payload_address[18]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_17_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[17]),
    .D(dataCache_1_io_mem_cmd_payload_address[17]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_16_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[16]),
    .D(dataCache_1_io_mem_cmd_payload_address[16]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_15_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[15]),
    .D(dataCache_1_io_mem_cmd_payload_address[15]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_14_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[14]),
    .D(dataCache_1_io_mem_cmd_payload_address[14]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_13_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[13]),
    .D(dataCache_1_io_mem_cmd_payload_address[13]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_12_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[12]),
    .D(dataCache_1_io_mem_cmd_payload_address[12]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_11_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[11]),
    .D(dataCache_1_io_mem_cmd_payload_address[11]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_10_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[10]),
    .D(dataCache_1_io_mem_cmd_payload_address[10]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_9_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[9]),
    .D(dataCache_1_io_mem_cmd_payload_address[9]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_8_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[8]),
    .D(dataCache_1_io_mem_cmd_payload_address[8]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_7_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[7]),
    .D(dataCache_1_io_mem_cmd_payload_address[7]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_6_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[6]),
    .D(dataCache_1_io_mem_cmd_payload_address[6]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_5_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[5]),
    .D(stageB_mmuRsp_physicalAddress[5]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_5_7) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_4_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[4]),
    .D(stageB_mmuRsp_physicalAddress[4]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_5_7) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_3_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[3]),
    .D(stageB_mmuRsp_physicalAddress[3]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_5_7) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_address[2]),
    .D(stageB_mmuRsp_physicalAddress[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_5_7) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_31_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[31]),
    .D(dataCache_1_io_mem_cmd_payload_data[31]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_30_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[30]),
    .D(dataCache_1_io_mem_cmd_payload_data[30]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_29_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[29]),
    .D(dataCache_1_io_mem_cmd_payload_data[29]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_28_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[28]),
    .D(dataCache_1_io_mem_cmd_payload_data[28]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_27_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[27]),
    .D(dataCache_1_io_mem_cmd_payload_data[27]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_26_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[26]),
    .D(dataCache_1_io_mem_cmd_payload_data[26]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_25_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[25]),
    .D(dataCache_1_io_mem_cmd_payload_data[25]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_24_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[24]),
    .D(dataCache_1_io_mem_cmd_payload_data[24]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_23_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[23]),
    .D(dataCache_1_io_mem_cmd_payload_data[23]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_22_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[22]),
    .D(dataCache_1_io_mem_cmd_payload_data[22]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_21_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[21]),
    .D(dataCache_1_io_mem_cmd_payload_data[21]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_20_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[20]),
    .D(dataCache_1_io_mem_cmd_payload_data[20]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_19_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[19]),
    .D(dataCache_1_io_mem_cmd_payload_data[19]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_18_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[18]),
    .D(dataCache_1_io_mem_cmd_payload_data[18]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_17_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[17]),
    .D(dataCache_1_io_mem_cmd_payload_data[17]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_16_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[16]),
    .D(dataCache_1_io_mem_cmd_payload_data[16]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_15_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[15]),
    .D(dataCache_1_io_mem_cmd_payload_data[15]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_14_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[14]),
    .D(dataCache_1_io_mem_cmd_payload_data[14]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_13_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[13]),
    .D(dataCache_1_io_mem_cmd_payload_data[13]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_12_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[12]),
    .D(dataCache_1_io_mem_cmd_payload_data[12]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_11_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[11]),
    .D(dataCache_1_io_mem_cmd_payload_data[11]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_10_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[10]),
    .D(dataCache_1_io_mem_cmd_payload_data[10]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_9_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[9]),
    .D(dataCache_1_io_mem_cmd_payload_data[9]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_8_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[8]),
    .D(dataCache_1_io_mem_cmd_payload_data[8]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_7_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[7]),
    .D(dataCache_1_io_mem_cmd_payload_data[7]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_6_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[6]),
    .D(dataCache_1_io_mem_cmd_payload_data[6]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_5_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[5]),
    .D(dataCache_1_io_mem_cmd_payload_data[5]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_4_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[4]),
    .D(dataCache_1_io_mem_cmd_payload_data[4]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_3_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[3]),
    .D(dataCache_1_io_mem_cmd_payload_data[3]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[2]),
    .D(dataCache_1_io_mem_cmd_payload_data[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_1_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[1]),
    .D(dataCache_1_io_mem_cmd_payload_data[1]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data_0_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_data[0]),
    .D(dataCache_1_io_mem_cmd_payload_data[0]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask_3_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[3]),
    .D(dataCache_1_io_mem_cmd_payload_mask[3]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[2]),
    .D(dataCache_1_io_mem_cmd_payload_mask[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask_1_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[1]),
    .D(dataCache_1_io_mem_cmd_payload_mask[1]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask_0_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_mask[0]),
    .D(dataCache_1_io_mem_cmd_payload_mask[0]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size[2]),
    .D(n2326_5),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_size_2_7) 
);
  DFFSE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size_1_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size[1]),
    .D(stageB_request_size[1]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .SET(io_mem_cmd_payload_address_5_7) 
);
  DFFRE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size_0_s0 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rData_size[0]),
    .D(stageB_request_size[0]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_5_7) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_wr),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_31_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[31]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_30_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[30]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_29_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[29]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_28_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[28]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_27_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[27]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_26_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[26]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_25_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[25]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_24_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[24]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_23_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[23]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_22_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[22]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_21_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[21]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_20_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[20]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_19_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[19]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_18_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[18]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_17_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[17]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_16_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[16]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_15_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[15]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_14_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[14]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_13_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[13]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_12_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[12]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_11_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[11]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_10_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[10]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_9_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[9]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_8_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[8]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_7_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[7]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_6_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[6]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_5_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[5]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_4_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[4]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_3_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[3]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_address_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[2]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_31_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[31]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_30_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[30]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_29_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[29]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_28_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[28]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_27_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[27]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_26_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[26]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_25_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[25]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_24_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[24]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_23_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[23]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_22_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[22]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_21_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[21]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[20]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_19_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[19]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_18_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[18]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_17_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[17]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_16_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[16]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_15_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[15]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_14_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[14]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_13_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[13]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_12_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[12]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_11_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[11]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_10_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[10]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_9_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[9]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_8_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[8]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_7_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[7]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_6_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[6]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_5_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[5]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_4_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[4]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_3_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[3]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[2]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_1_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[1]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_data_0_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[0]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_3_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[3]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[2]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_1_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[1]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_0_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[0]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_size_2_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_size_1_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[1]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[0]),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .CLK(sys_clk),
    .CE(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFF dBus_rsp_regNext_payload_data_31_s0 (
    .Q(dBus_rsp_regNext_payload_data[31]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[31]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_30_s0 (
    .Q(dBus_rsp_regNext_payload_data[30]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[30]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_29_s0 (
    .Q(dBus_rsp_regNext_payload_data[29]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[29]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_28_s0 (
    .Q(dBus_rsp_regNext_payload_data[28]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[28]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_27_s0 (
    .Q(dBus_rsp_regNext_payload_data[27]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[27]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_26_s0 (
    .Q(dBus_rsp_regNext_payload_data[26]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[26]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_25_s0 (
    .Q(dBus_rsp_regNext_payload_data[25]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[25]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_24_s0 (
    .Q(dBus_rsp_regNext_payload_data[24]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[24]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_23_s0 (
    .Q(dBus_rsp_regNext_payload_data[23]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[23]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_22_s0 (
    .Q(dBus_rsp_regNext_payload_data[22]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[22]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_21_s0 (
    .Q(dBus_rsp_regNext_payload_data[21]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[21]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_20_s0 (
    .Q(dBus_rsp_regNext_payload_data[20]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[20]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_19_s0 (
    .Q(dBus_rsp_regNext_payload_data[19]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[19]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_18_s0 (
    .Q(dBus_rsp_regNext_payload_data[18]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[18]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_17_s0 (
    .Q(dBus_rsp_regNext_payload_data[17]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[17]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_16_s0 (
    .Q(dBus_rsp_regNext_payload_data[16]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[16]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_15_s0 (
    .Q(dBus_rsp_regNext_payload_data[15]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[15]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_14_s0 (
    .Q(dBus_rsp_regNext_payload_data[14]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[14]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_13_s0 (
    .Q(dBus_rsp_regNext_payload_data[13]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[13]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_12_s0 (
    .Q(dBus_rsp_regNext_payload_data[12]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[12]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_11_s0 (
    .Q(dBus_rsp_regNext_payload_data[11]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[11]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_10_s0 (
    .Q(dBus_rsp_regNext_payload_data[10]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[10]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_9_s0 (
    .Q(dBus_rsp_regNext_payload_data[9]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[9]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_8_s0 (
    .Q(dBus_rsp_regNext_payload_data[8]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[8]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_7_s0 (
    .Q(dBus_rsp_regNext_payload_data[7]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[7]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_6_s0 (
    .Q(dBus_rsp_regNext_payload_data[6]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[6]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_5_s0 (
    .Q(dBus_rsp_regNext_payload_data[5]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[5]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_4_s0 (
    .Q(dBus_rsp_regNext_payload_data[4]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[4]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_3_s0 (
    .Q(dBus_rsp_regNext_payload_data[3]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[3]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_2_s0 (
    .Q(dBus_rsp_regNext_payload_data[2]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[2]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_1_s0 (
    .Q(dBus_rsp_regNext_payload_data[1]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[1]),
    .CLK(sys_clk) 
);
  DFF dBus_rsp_regNext_payload_data_0_s0 (
    .Q(dBus_rsp_regNext_payload_data[0]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[0]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .D(memory_to_writeBack_INSTRUCTION[11]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .D(memory_to_writeBack_INSTRUCTION[10]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .D(memory_to_writeBack_INSTRUCTION[9]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .D(memory_to_writeBack_INSTRUCTION[8]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .D(memory_to_writeBack_INSTRUCTION[7]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_31_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .D(_zz_decode_RS2_2[31]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_30_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .D(_zz_decode_RS2_2[30]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_29_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .D(_zz_decode_RS2_2[29]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_28_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .D(_zz_decode_RS2_2[28]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_27_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .D(_zz_decode_RS2_2[27]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_26_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .D(_zz_decode_RS2_2[26]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_25_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .D(_zz_decode_RS2_2[25]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_24_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .D(_zz_decode_RS2_2[24]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_23_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .D(_zz_decode_RS2_2[23]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_22_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .D(_zz_decode_RS2_2[22]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_21_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .D(_zz_decode_RS2_2[21]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_20_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .D(_zz_decode_RS2_2[20]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_19_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .D(_zz_decode_RS2_2[19]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_18_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .D(_zz_decode_RS2_2[18]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_17_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .D(_zz_decode_RS2_2[17]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_16_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .D(_zz_decode_RS2_2[16]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_15_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .D(_zz_decode_RS2_2[15]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_14_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .D(_zz_decode_RS2_2[14]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_13_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .D(_zz_decode_RS2_2[13]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_12_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .D(_zz_decode_RS2_2[12]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_11_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .D(_zz_decode_RS2_2[11]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_10_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .D(_zz_decode_RS2_2[10]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_9_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .D(_zz_decode_RS2_2[9]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_8_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .D(_zz_decode_RS2_2[8]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_7_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .D(_zz_decode_RS2_2[7]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_6_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .D(_zz_decode_RS2_2[6]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_5_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .D(_zz_decode_RS2_2[5]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .D(_zz_decode_RS2_2[4]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .D(_zz_decode_RS2_2[3]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .D(_zz_decode_RS2_2[2]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .D(_zz_decode_RS2_2[1]),
    .CLK(sys_clk) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .D(_zz_decode_RS2_2[0]),
    .CLK(sys_clk) 
);
  DFFRE memory_MulDivIterativePlugin_div_done_s0 (
    .Q(memory_MulDivIterativePlugin_div_done),
    .D(VCC),
    .CLK(sys_clk),
    .CE(when_MulDivIterativePlugin_l126),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_31_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[31]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[31]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_30_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[30]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[30]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_29_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[29]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[29]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_28_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[28]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[28]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_27_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[27]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[27]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_26_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[26]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[26]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_25_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[25]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[25]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_24_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[24]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[24]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_23_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[23]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[23]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_22_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[22]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[22]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_21_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[21]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[21]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_20_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[20]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[20]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_19_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[19]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[19]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_18_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[18]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[18]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_17_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[17]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[17]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_16_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[16]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[16]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_15_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[15]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[15]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_14_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[14]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[14]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_13_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[13]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[13]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_12_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[12]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[12]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_11_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[11]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[11]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_10_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[10]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[10]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_9_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[9]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[9]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_8_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[8]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[8]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_7_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[7]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[7]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_6_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[6]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[6]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_5_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[5]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[5]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_4_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[4]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[4]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_3_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[3]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[3]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_2_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[2]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[2]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_1_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[1]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[1]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE memory_MulDivIterativePlugin_accumulator_0_s0 (
    .Q(memory_MulDivIterativePlugin_accumulator[0]),
    .D(memory_MulDivIterativePlugin_div_stage_0_outRemainder[0]),
    .CLK(sys_clk),
    .CE(n29448_6),
    .RESET(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_div_result_31_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[31]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[31]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_30_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[30]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[30]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_29_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[29]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[29]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_28_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[28]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[28]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_27_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[27]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[27]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_26_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[26]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[26]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_25_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[25]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[25]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_24_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[24]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[24]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_23_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[23]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[23]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_22_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[22]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[22]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_21_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[21]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[21]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_20_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[20]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[20]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_19_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[19]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[19]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_18_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[18]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[18]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_17_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[17]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[17]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_16_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[16]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[16]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_15_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[15]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[15]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_14_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[14]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[14]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_13_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[13]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[13]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_12_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[12]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[12]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_11_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[11]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[11]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_10_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[10]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[10]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_9_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[9]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[9]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_8_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[8]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[8]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_7_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[7]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[7]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_6_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[6]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[6]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_5_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[5]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[5]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_4_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[4]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[4]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_3_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[3]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[3]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_2_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[2]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[2]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_1_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[1]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3[1]),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_div_result_0_s0 (
    .Q(memory_MulDivIterativePlugin_div_result[0]),
    .D(_zz_memory_MulDivIterativePlugin_div_result_3_0_8),
    .CLK(sys_clk),
    .CE(n29512_5) 
);
  DFFE memory_MulDivIterativePlugin_rs2_31_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[31]),
    .D(n20362_5),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_30_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[30]),
    .D(n20363_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_29_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[29]),
    .D(n20364_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_28_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[28]),
    .D(n20365_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_27_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[27]),
    .D(n20366_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_26_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[26]),
    .D(n20367_11),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_25_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[25]),
    .D(n20368_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_24_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[24]),
    .D(n20369_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_23_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[23]),
    .D(n20370_13),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_22_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[22]),
    .D(n20371_12),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_21_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[21]),
    .D(n20372_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_20_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[20]),
    .D(n20373_12),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_19_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[19]),
    .D(n20374_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_18_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[18]),
    .D(n20375_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_17_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[17]),
    .D(n20376_13),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_16_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[16]),
    .D(n20377_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_15_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[15]),
    .D(n20378_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_14_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[14]),
    .D(n20379_12),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_13_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[13]),
    .D(n20380_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_12_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[12]),
    .D(n20381_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_11_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[11]),
    .D(n20382_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_10_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[10]),
    .D(n20383_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_9_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[9]),
    .D(n20384_12),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_8_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[8]),
    .D(n20385_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_7_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[7]),
    .D(n20386_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_6_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[6]),
    .D(n20387_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_5_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[5]),
    .D(n20388_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_4_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[4]),
    .D(n20389_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_3_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[3]),
    .D(n20390_10),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_2_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[2]),
    .D(n20391_7),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_1_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[1]),
    .D(n20392_9),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_rs2_0_s0 (
    .Q(memory_MulDivIterativePlugin_rs2[0]),
    .D(execute_RS2[0]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_MulDivIterativePlugin_div_needRevert_s0 (
    .Q(memory_MulDivIterativePlugin_div_needRevert),
    .D(n20402_3),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFF CsrPlugin_mip_MEIP_s0 (
    .Q(CsrPlugin_mip_MEIP),
    .D(cores_0_cpu_externalInterrupt_plic_target_iep_regNext),
    .CLK(sys_clk) 
);
  DFF CsrPlugin_mip_MTIP_s0 (
    .Q(CsrPlugin_mip_MTIP),
    .D(clint_logic_io_timerInterrupt[0]),
    .CLK(sys_clk) 
);
  DFF CsrPlugin_mip_MSIP_s0 (
    .Q(CsrPlugin_mip_MSIP),
    .D(n22398_3),
    .CLK(sys_clk) 
);
  DFF CsrPlugin_sip_SEIP_INPUT_s0 (
    .Q(CsrPlugin_sip_SEIP_INPUT),
    .D(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext),
    .CLK(sys_clk) 
);
  DFF CsrPlugin_interrupt_code_3_s0 (
    .Q(CsrPlugin_interrupt_code[3]),
    .D(n20738_3),
    .CLK(sys_clk) 
);
  DFF CsrPlugin_interrupt_code_2_s0 (
    .Q(CsrPlugin_interrupt_code[2]),
    .D(n20739_3),
    .CLK(sys_clk) 
);
  DFF CsrPlugin_interrupt_code_1_s0 (
    .Q(CsrPlugin_interrupt_code[1]),
    .D(n20740_3),
    .CLK(sys_clk) 
);
  DFFSE CsrPlugin_interrupt_targetPrivilege_1_s0 (
    .Q(CsrPlugin_interrupt_targetPrivilege[1]),
    .D(GND),
    .CLK(sys_clk),
    .CE(n29554_14),
    .SET(n28569_3) 
);
  DFFE CsrPlugin_mcause_interrupt_s0 (
    .Q(CsrPlugin_mcause_interrupt),
    .D(n21230_5),
    .CLK(sys_clk),
    .CE(n29855_4) 
);
  DFFE CsrPlugin_mcause_exceptionCode_3_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[3]),
    .D(CsrPlugin_trapCause[3]),
    .CLK(sys_clk),
    .CE(n29855_4) 
);
  DFFE CsrPlugin_mcause_exceptionCode_2_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[2]),
    .D(CsrPlugin_trapCause[2]),
    .CLK(sys_clk),
    .CE(n29855_4) 
);
  DFFE CsrPlugin_mcause_exceptionCode_1_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[1]),
    .D(CsrPlugin_trapCause[1]),
    .CLK(sys_clk),
    .CE(n29855_4) 
);
  DFFE CsrPlugin_mcause_exceptionCode_0_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[0]),
    .D(CsrPlugin_trapCause[0]),
    .CLK(sys_clk),
    .CE(n29855_4) 
);
  DFFE CsrPlugin_mtval_31_s0 (
    .Q(CsrPlugin_mtval[31]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_30_s0 (
    .Q(CsrPlugin_mtval[30]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_29_s0 (
    .Q(CsrPlugin_mtval[29]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_28_s0 (
    .Q(CsrPlugin_mtval[28]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_27_s0 (
    .Q(CsrPlugin_mtval[27]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_26_s0 (
    .Q(CsrPlugin_mtval[26]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_25_s0 (
    .Q(CsrPlugin_mtval[25]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_24_s0 (
    .Q(CsrPlugin_mtval[24]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_23_s0 (
    .Q(CsrPlugin_mtval[23]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_22_s0 (
    .Q(CsrPlugin_mtval[22]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_21_s0 (
    .Q(CsrPlugin_mtval[21]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_20_s0 (
    .Q(CsrPlugin_mtval[20]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_19_s0 (
    .Q(CsrPlugin_mtval[19]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_18_s0 (
    .Q(CsrPlugin_mtval[18]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_17_s0 (
    .Q(CsrPlugin_mtval[17]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_16_s0 (
    .Q(CsrPlugin_mtval[16]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_15_s0 (
    .Q(CsrPlugin_mtval[15]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_14_s0 (
    .Q(CsrPlugin_mtval[14]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_13_s0 (
    .Q(CsrPlugin_mtval[13]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_12_s0 (
    .Q(CsrPlugin_mtval[12]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_11_s0 (
    .Q(CsrPlugin_mtval[11]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_10_s0 (
    .Q(CsrPlugin_mtval[10]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_9_s0 (
    .Q(CsrPlugin_mtval[9]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_8_s0 (
    .Q(CsrPlugin_mtval[8]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_7_s0 (
    .Q(CsrPlugin_mtval[7]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_6_s0 (
    .Q(CsrPlugin_mtval[6]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_5_s0 (
    .Q(CsrPlugin_mtval[5]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_4_s0 (
    .Q(CsrPlugin_mtval[4]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_3_s0 (
    .Q(CsrPlugin_mtval[3]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_2_s0 (
    .Q(CsrPlugin_mtval[2]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_1_s0 (
    .Q(CsrPlugin_mtval[1]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE CsrPlugin_mtval_0_s0 (
    .Q(CsrPlugin_mtval[0]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .CLK(sys_clk),
    .CE(n29892_5) 
);
  DFFE decode_to_execute_PC_31_s0 (
    .Q(decode_to_execute_PC[31]),
    .D(IBusCachedPlugin_decodePc_pcReg[31]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_30_s0 (
    .Q(decode_to_execute_PC[30]),
    .D(IBusCachedPlugin_decodePc_pcReg[30]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_29_s0 (
    .Q(decode_to_execute_PC[29]),
    .D(IBusCachedPlugin_decodePc_pcReg[29]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_28_s0 (
    .Q(decode_to_execute_PC[28]),
    .D(IBusCachedPlugin_decodePc_pcReg[28]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_27_s0 (
    .Q(decode_to_execute_PC[27]),
    .D(IBusCachedPlugin_decodePc_pcReg[27]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_26_s0 (
    .Q(decode_to_execute_PC[26]),
    .D(IBusCachedPlugin_decodePc_pcReg[26]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_25_s0 (
    .Q(decode_to_execute_PC[25]),
    .D(IBusCachedPlugin_decodePc_pcReg[25]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_24_s0 (
    .Q(decode_to_execute_PC[24]),
    .D(IBusCachedPlugin_decodePc_pcReg[24]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_23_s0 (
    .Q(decode_to_execute_PC[23]),
    .D(IBusCachedPlugin_decodePc_pcReg[23]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_22_s0 (
    .Q(decode_to_execute_PC[22]),
    .D(IBusCachedPlugin_decodePc_pcReg[22]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_21_s0 (
    .Q(decode_to_execute_PC[21]),
    .D(IBusCachedPlugin_decodePc_pcReg[21]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_20_s0 (
    .Q(decode_to_execute_PC[20]),
    .D(IBusCachedPlugin_decodePc_pcReg[20]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_19_s0 (
    .Q(decode_to_execute_PC[19]),
    .D(IBusCachedPlugin_decodePc_pcReg[19]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_18_s0 (
    .Q(decode_to_execute_PC[18]),
    .D(IBusCachedPlugin_decodePc_pcReg[18]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_17_s0 (
    .Q(decode_to_execute_PC[17]),
    .D(IBusCachedPlugin_decodePc_pcReg[17]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_16_s0 (
    .Q(decode_to_execute_PC[16]),
    .D(IBusCachedPlugin_decodePc_pcReg[16]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_15_s0 (
    .Q(decode_to_execute_PC[15]),
    .D(IBusCachedPlugin_decodePc_pcReg[15]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_14_s0 (
    .Q(decode_to_execute_PC[14]),
    .D(IBusCachedPlugin_decodePc_pcReg[14]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_13_s0 (
    .Q(decode_to_execute_PC[13]),
    .D(IBusCachedPlugin_decodePc_pcReg[13]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_12_s0 (
    .Q(decode_to_execute_PC[12]),
    .D(IBusCachedPlugin_decodePc_pcReg[12]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_11_s0 (
    .Q(decode_to_execute_PC[11]),
    .D(IBusCachedPlugin_decodePc_pcReg[11]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_10_s0 (
    .Q(decode_to_execute_PC[10]),
    .D(IBusCachedPlugin_decodePc_pcReg[10]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_9_s0 (
    .Q(decode_to_execute_PC[9]),
    .D(IBusCachedPlugin_decodePc_pcReg[9]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_8_s0 (
    .Q(decode_to_execute_PC[8]),
    .D(IBusCachedPlugin_decodePc_pcReg[8]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_7_s0 (
    .Q(decode_to_execute_PC[7]),
    .D(IBusCachedPlugin_decodePc_pcReg[7]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_6_s0 (
    .Q(decode_to_execute_PC[6]),
    .D(IBusCachedPlugin_decodePc_pcReg[6]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_5_s0 (
    .Q(decode_to_execute_PC[5]),
    .D(IBusCachedPlugin_decodePc_pcReg[5]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_4_s0 (
    .Q(decode_to_execute_PC[4]),
    .D(IBusCachedPlugin_decodePc_pcReg[4]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_3_s0 (
    .Q(decode_to_execute_PC[3]),
    .D(IBusCachedPlugin_decodePc_pcReg[3]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_2_s0 (
    .Q(decode_to_execute_PC[2]),
    .D(IBusCachedPlugin_decodePc_pcReg[2]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_1_s0 (
    .Q(decode_to_execute_PC[1]),
    .D(IBusCachedPlugin_decodePc_pcReg[1]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_PC_0_s0 (
    .Q(decode_to_execute_PC[0]),
    .D(IBusCachedPlugin_decodePc_pcReg[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_PC_31_s0 (
    .Q(execute_to_memory_PC[31]),
    .D(decode_to_execute_PC[31]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_30_s0 (
    .Q(execute_to_memory_PC[30]),
    .D(decode_to_execute_PC[30]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_29_s0 (
    .Q(execute_to_memory_PC[29]),
    .D(decode_to_execute_PC[29]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_28_s0 (
    .Q(execute_to_memory_PC[28]),
    .D(decode_to_execute_PC[28]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_27_s0 (
    .Q(execute_to_memory_PC[27]),
    .D(decode_to_execute_PC[27]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_26_s0 (
    .Q(execute_to_memory_PC[26]),
    .D(decode_to_execute_PC[26]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_25_s0 (
    .Q(execute_to_memory_PC[25]),
    .D(decode_to_execute_PC[25]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_24_s0 (
    .Q(execute_to_memory_PC[24]),
    .D(decode_to_execute_PC[24]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_23_s0 (
    .Q(execute_to_memory_PC[23]),
    .D(decode_to_execute_PC[23]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_22_s0 (
    .Q(execute_to_memory_PC[22]),
    .D(decode_to_execute_PC[22]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_21_s0 (
    .Q(execute_to_memory_PC[21]),
    .D(decode_to_execute_PC[21]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_20_s0 (
    .Q(execute_to_memory_PC[20]),
    .D(decode_to_execute_PC[20]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_19_s0 (
    .Q(execute_to_memory_PC[19]),
    .D(decode_to_execute_PC[19]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_18_s0 (
    .Q(execute_to_memory_PC[18]),
    .D(decode_to_execute_PC[18]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_17_s0 (
    .Q(execute_to_memory_PC[17]),
    .D(decode_to_execute_PC[17]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_16_s0 (
    .Q(execute_to_memory_PC[16]),
    .D(decode_to_execute_PC[16]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_15_s0 (
    .Q(execute_to_memory_PC[15]),
    .D(decode_to_execute_PC[15]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_14_s0 (
    .Q(execute_to_memory_PC[14]),
    .D(decode_to_execute_PC[14]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_13_s0 (
    .Q(execute_to_memory_PC[13]),
    .D(decode_to_execute_PC[13]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_12_s0 (
    .Q(execute_to_memory_PC[12]),
    .D(decode_to_execute_PC[12]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_11_s0 (
    .Q(execute_to_memory_PC[11]),
    .D(decode_to_execute_PC[11]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_10_s0 (
    .Q(execute_to_memory_PC[10]),
    .D(decode_to_execute_PC[10]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_9_s0 (
    .Q(execute_to_memory_PC[9]),
    .D(decode_to_execute_PC[9]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_8_s0 (
    .Q(execute_to_memory_PC[8]),
    .D(decode_to_execute_PC[8]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_7_s0 (
    .Q(execute_to_memory_PC[7]),
    .D(decode_to_execute_PC[7]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_6_s0 (
    .Q(execute_to_memory_PC[6]),
    .D(decode_to_execute_PC[6]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_5_s0 (
    .Q(execute_to_memory_PC[5]),
    .D(decode_to_execute_PC[5]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_4_s0 (
    .Q(execute_to_memory_PC[4]),
    .D(decode_to_execute_PC[4]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_3_s0 (
    .Q(execute_to_memory_PC[3]),
    .D(decode_to_execute_PC[3]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_2_s0 (
    .Q(execute_to_memory_PC[2]),
    .D(decode_to_execute_PC[2]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_1_s0 (
    .Q(execute_to_memory_PC[1]),
    .D(decode_to_execute_PC[1]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_PC_0_s0 (
    .Q(execute_to_memory_PC[0]),
    .D(decode_to_execute_PC[0]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_PC_31_s0 (
    .Q(memory_to_writeBack_PC[31]),
    .D(execute_to_memory_PC[31]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_30_s0 (
    .Q(memory_to_writeBack_PC[30]),
    .D(execute_to_memory_PC[30]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_29_s0 (
    .Q(memory_to_writeBack_PC[29]),
    .D(execute_to_memory_PC[29]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_28_s0 (
    .Q(memory_to_writeBack_PC[28]),
    .D(execute_to_memory_PC[28]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_27_s0 (
    .Q(memory_to_writeBack_PC[27]),
    .D(execute_to_memory_PC[27]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_26_s0 (
    .Q(memory_to_writeBack_PC[26]),
    .D(execute_to_memory_PC[26]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_25_s0 (
    .Q(memory_to_writeBack_PC[25]),
    .D(execute_to_memory_PC[25]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_24_s0 (
    .Q(memory_to_writeBack_PC[24]),
    .D(execute_to_memory_PC[24]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_23_s0 (
    .Q(memory_to_writeBack_PC[23]),
    .D(execute_to_memory_PC[23]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_22_s0 (
    .Q(memory_to_writeBack_PC[22]),
    .D(execute_to_memory_PC[22]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_21_s0 (
    .Q(memory_to_writeBack_PC[21]),
    .D(execute_to_memory_PC[21]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_20_s0 (
    .Q(memory_to_writeBack_PC[20]),
    .D(execute_to_memory_PC[20]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_19_s0 (
    .Q(memory_to_writeBack_PC[19]),
    .D(execute_to_memory_PC[19]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_18_s0 (
    .Q(memory_to_writeBack_PC[18]),
    .D(execute_to_memory_PC[18]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_17_s0 (
    .Q(memory_to_writeBack_PC[17]),
    .D(execute_to_memory_PC[17]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_16_s0 (
    .Q(memory_to_writeBack_PC[16]),
    .D(execute_to_memory_PC[16]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_15_s0 (
    .Q(memory_to_writeBack_PC[15]),
    .D(execute_to_memory_PC[15]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_14_s0 (
    .Q(memory_to_writeBack_PC[14]),
    .D(execute_to_memory_PC[14]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_13_s0 (
    .Q(memory_to_writeBack_PC[13]),
    .D(execute_to_memory_PC[13]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_12_s0 (
    .Q(memory_to_writeBack_PC[12]),
    .D(execute_to_memory_PC[12]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_11_s0 (
    .Q(memory_to_writeBack_PC[11]),
    .D(execute_to_memory_PC[11]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_10_s0 (
    .Q(memory_to_writeBack_PC[10]),
    .D(execute_to_memory_PC[10]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_9_s0 (
    .Q(memory_to_writeBack_PC[9]),
    .D(execute_to_memory_PC[9]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_8_s0 (
    .Q(memory_to_writeBack_PC[8]),
    .D(execute_to_memory_PC[8]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_7_s0 (
    .Q(memory_to_writeBack_PC[7]),
    .D(execute_to_memory_PC[7]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_6_s0 (
    .Q(memory_to_writeBack_PC[6]),
    .D(execute_to_memory_PC[6]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_5_s0 (
    .Q(memory_to_writeBack_PC[5]),
    .D(execute_to_memory_PC[5]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_4_s0 (
    .Q(memory_to_writeBack_PC[4]),
    .D(execute_to_memory_PC[4]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_3_s0 (
    .Q(memory_to_writeBack_PC[3]),
    .D(execute_to_memory_PC[3]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_2_s0 (
    .Q(memory_to_writeBack_PC[2]),
    .D(execute_to_memory_PC[2]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_1_s0 (
    .Q(memory_to_writeBack_PC[1]),
    .D(execute_to_memory_PC[1]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_0_s0 (
    .Q(memory_to_writeBack_PC[0]),
    .D(execute_to_memory_PC[0]),
    .CLK(sys_clk),
    .CE(when_Pipeline_l124_2) 
);
  DFFE decode_to_execute_INSTRUCTION_31_s0 (
    .Q(decode_to_execute_INSTRUCTION[31]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_30_s0 (
    .Q(decode_to_execute_INSTRUCTION[30]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_29_s0 (
    .Q(decode_to_execute_INSTRUCTION[29]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_28_s0 (
    .Q(decode_to_execute_INSTRUCTION[28]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_27_s0 (
    .Q(decode_to_execute_INSTRUCTION[27]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_26_s0 (
    .Q(decode_to_execute_INSTRUCTION[26]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_25_s0 (
    .Q(decode_to_execute_INSTRUCTION[25]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_24_s0 (
    .Q(decode_to_execute_INSTRUCTION[24]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_23_s0 (
    .Q(decode_to_execute_INSTRUCTION[23]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_22_s0 (
    .Q(decode_to_execute_INSTRUCTION[22]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_21_s0 (
    .Q(decode_to_execute_INSTRUCTION[21]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_20_s0 (
    .Q(decode_to_execute_INSTRUCTION[20]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_19_s0 (
    .Q(decode_to_execute_INSTRUCTION[19]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_18_s0 (
    .Q(decode_to_execute_INSTRUCTION[18]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_17_s0 (
    .Q(decode_to_execute_INSTRUCTION[17]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_16_s0 (
    .Q(decode_to_execute_INSTRUCTION[16]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_15_s0 (
    .Q(decode_to_execute_INSTRUCTION[15]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_14_s0 (
    .Q(decode_to_execute_INSTRUCTION[14]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_13_s0 (
    .Q(decode_to_execute_INSTRUCTION[13]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_12_s0 (
    .Q(decode_to_execute_INSTRUCTION[12]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_11_s0 (
    .Q(decode_to_execute_INSTRUCTION[11]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_10_s0 (
    .Q(decode_to_execute_INSTRUCTION[10]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_9_s0 (
    .Q(decode_to_execute_INSTRUCTION[9]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_8_s0 (
    .Q(decode_to_execute_INSTRUCTION[8]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_7_s0 (
    .Q(decode_to_execute_INSTRUCTION[7]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_6_s0 (
    .Q(decode_to_execute_INSTRUCTION[6]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_5_s0 (
    .Q(decode_to_execute_INSTRUCTION[5]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_4_s0 (
    .Q(decode_to_execute_INSTRUCTION[4]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_3_s0 (
    .Q(decode_to_execute_INSTRUCTION[3]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_2_s0 (
    .Q(decode_to_execute_INSTRUCTION[2]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_INSTRUCTION_0_s0 (
    .Q(decode_to_execute_INSTRUCTION[0]),
    .D(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[1]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_INSTRUCTION_29_s0 (
    .Q(execute_to_memory_INSTRUCTION[29]),
    .D(decode_to_execute_INSTRUCTION[29]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_28_s0 (
    .Q(execute_to_memory_INSTRUCTION[28]),
    .D(decode_to_execute_INSTRUCTION[28]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_14_s0 (
    .Q(execute_to_memory_INSTRUCTION[14]),
    .D(decode_to_execute_INSTRUCTION[14]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_13_s0 (
    .Q(execute_to_memory_INSTRUCTION[13]),
    .D(decode_to_execute_INSTRUCTION[13]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_12_s0 (
    .Q(execute_to_memory_INSTRUCTION[12]),
    .D(decode_to_execute_INSTRUCTION[12]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_11_s0 (
    .Q(execute_to_memory_INSTRUCTION[11]),
    .D(decode_to_execute_INSTRUCTION[11]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_10_s0 (
    .Q(execute_to_memory_INSTRUCTION[10]),
    .D(decode_to_execute_INSTRUCTION[10]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_9_s0 (
    .Q(execute_to_memory_INSTRUCTION[9]),
    .D(decode_to_execute_INSTRUCTION[9]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_8_s0 (
    .Q(execute_to_memory_INSTRUCTION[8]),
    .D(decode_to_execute_INSTRUCTION[8]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_INSTRUCTION_7_s0 (
    .Q(execute_to_memory_INSTRUCTION[7]),
    .D(decode_to_execute_INSTRUCTION[7]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_28_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[28]),
    .D(execute_to_memory_INSTRUCTION[28]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_14_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[14]),
    .D(execute_to_memory_INSTRUCTION[14]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_13_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[13]),
    .D(execute_to_memory_INSTRUCTION[13]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_12_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[12]),
    .D(execute_to_memory_INSTRUCTION[12]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_11_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[11]),
    .D(execute_to_memory_INSTRUCTION[11]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_10_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[10]),
    .D(execute_to_memory_INSTRUCTION[10]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_9_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[9]),
    .D(execute_to_memory_INSTRUCTION[9]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_8_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[8]),
    .D(execute_to_memory_INSTRUCTION[8]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_7_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[7]),
    .D(execute_to_memory_INSTRUCTION[7]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_IS_SFENCE_VMA2_s0 (
    .Q(decode_to_execute_IS_SFENCE_VMA2),
    .D(_zz_decode_IS_CSR_1),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RESCHEDULE_NEXT_s0 (
    .Q(decode_to_execute_RESCHEDULE_NEXT),
    .D(_zz__zz_decode_IS_CSR_149),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC_USE_SUB_LESS_s0 (
    .Q(decode_to_execute_SRC_USE_SUB_LESS),
    .D(_zz__zz_decode_IS_CSR_130[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_MEMORY_ENABLE_s0 (
    .Q(decode_to_execute_MEMORY_ENABLE),
    .D(_zz__zz_decode_IS_CSR_127),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_MEMORY_ENABLE_s0 (
    .Q(execute_to_memory_MEMORY_ENABLE),
    .D(decode_to_execute_MEMORY_ENABLE),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_MEMORY_ENABLE_s0 (
    .Q(memory_to_writeBack_MEMORY_ENABLE),
    .D(execute_to_memory_MEMORY_ENABLE),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_ALU_CTRL_1_s0 (
    .Q(decode_to_execute_ALU_CTRL[1]),
    .D(_zz__zz_decode_IS_CSR_108[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_ALU_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_CTRL[0]),
    .D(_zz__zz_decode_IS_CSR_113),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_REGFILE_WRITE_VALID_s0 (
    .Q(decode_to_execute_REGFILE_WRITE_VALID),
    .D(_zz__zz_decode_IS_CSR_82),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(decode_REGFILE_WRITE_VALID_5) 
);
  DFFE execute_to_memory_REGFILE_WRITE_VALID_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_VALID),
    .D(decode_to_execute_REGFILE_WRITE_VALID),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_VALID_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_VALID),
    .D(execute_to_memory_REGFILE_WRITE_VALID),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_BYPASSABLE_EXECUTE_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .D(_zz__zz_decode_IS_CSR_76[13]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .D(_zz__zz_decode_IS_CSR_65[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .D(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE decode_to_execute_MEMORY_WR_s0 (
    .Q(decode_to_execute_MEMORY_WR),
    .D(_zz__zz_decode_IS_CSR_56),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_MEMORY_WR_s0 (
    .Q(execute_to_memory_MEMORY_WR),
    .D(decode_to_execute_MEMORY_WR),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_MEMORY_WR_s0 (
    .Q(memory_to_writeBack_MEMORY_WR),
    .D(execute_to_memory_MEMORY_WR),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_MEMORY_LRSC_s0 (
    .Q(decode_to_execute_MEMORY_LRSC),
    .D(n21605_4),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_LRSC_s0 (
    .Q(execute_to_memory_MEMORY_LRSC),
    .D(decode_to_execute_MEMORY_LRSC),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(execute_MEMORY_LRSC_11) 
);
  DFFE memory_to_writeBack_MEMORY_LRSC_s0 (
    .Q(memory_to_writeBack_MEMORY_LRSC),
    .D(execute_to_memory_MEMORY_LRSC),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_MEMORY_AMO_s0 (
    .Q(decode_to_execute_MEMORY_AMO),
    .D(n21608_4),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_MEMORY_MANAGMENT_s0 (
    .Q(decode_to_execute_MEMORY_MANAGMENT),
    .D(_zz__zz_decode_IS_CSR_28),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC_LESS_UNSIGNED_s0 (
    .Q(decode_to_execute_SRC_LESS_UNSIGNED),
    .D(_zz__zz_decode_IS_CSR_25[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_ALU_BITWISE_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .D(n21612_4),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SHIFT_CTRL_1_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[1]),
    .D(_zz__zz_decode_IS_CSR_17[26]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SHIFT_CTRL_0_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[0]),
    .D(_zz__zz_decode_IS_CSR_17[25]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_IS_MUL_s0 (
    .Q(decode_to_execute_IS_MUL),
    .D(_zz__zz_decode_IS_CSR_15[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_IS_MUL_s0 (
    .Q(execute_to_memory_IS_MUL),
    .D(decode_to_execute_IS_MUL),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_IS_MUL_s0 (
    .Q(memory_to_writeBack_IS_MUL),
    .D(execute_to_memory_IS_MUL),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_IS_DIV_s0 (
    .Q(decode_to_execute_IS_DIV),
    .D(_zz__zz_decode_IS_CSR_14),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_IS_DIV_s0 (
    .Q(execute_to_memory_IS_DIV),
    .D(decode_to_execute_IS_DIV),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE decode_to_execute_IS_RS1_SIGNED_s0 (
    .Q(decode_to_execute_IS_RS1_SIGNED),
    .D(n21620_5),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_IS_CSR_s0 (
    .Q(decode_to_execute_IS_CSR),
    .D(_zz__zz_decode_IS_CSR_10[31]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_ENV_CTRL_2_s0 (
    .Q(decode_to_execute_ENV_CTRL[2]),
    .D(_zz_decode_IS_CSR_12),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_ENV_CTRL_1_s0 (
    .Q(decode_to_execute_ENV_CTRL[1]),
    .D(_zz__zz_decode_IS_CSR_5),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_ENV_CTRL_0_s0 (
    .Q(decode_to_execute_ENV_CTRL[0]),
    .D(_zz__zz_decode_IS_CSR_8[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_ENV_CTRL_2_s0 (
    .Q(execute_to_memory_ENV_CTRL[2]),
    .D(decode_to_execute_ENV_CTRL[2]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_ENV_CTRL_1_s0 (
    .Q(execute_to_memory_ENV_CTRL[1]),
    .D(decode_to_execute_ENV_CTRL[1]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_ENV_CTRL_0_s0 (
    .Q(execute_to_memory_ENV_CTRL[0]),
    .D(decode_to_execute_ENV_CTRL[0]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_ENV_CTRL_2_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[2]),
    .D(execute_to_memory_ENV_CTRL[2]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_ENV_CTRL_1_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[1]),
    .D(execute_to_memory_ENV_CTRL[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_ENV_CTRL_0_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[0]),
    .D(execute_to_memory_ENV_CTRL[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_BRANCH_CTRL_1_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[1]),
    .D(_zz_decode_IS_CSR[37]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_BRANCH_CTRL_0_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[0]),
    .D(_zz_decode_IS_CSR[36]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_31_s0 (
    .Q(execute_RS1[31]),
    .D(decode_RS1[31]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_30_s0 (
    .Q(execute_RS1[30]),
    .D(decode_RS1[30]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_29_s0 (
    .Q(execute_RS1[29]),
    .D(decode_RS1[29]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_28_s0 (
    .Q(execute_RS1[28]),
    .D(decode_RS1[28]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_27_s0 (
    .Q(execute_RS1[27]),
    .D(decode_RS1[27]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_26_s0 (
    .Q(execute_RS1[26]),
    .D(decode_RS1[26]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_25_s0 (
    .Q(execute_RS1[25]),
    .D(decode_RS1[25]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_24_s0 (
    .Q(execute_RS1[24]),
    .D(decode_RS1[24]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_23_s0 (
    .Q(execute_RS1[23]),
    .D(decode_RS1[23]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_22_s0 (
    .Q(execute_RS1[22]),
    .D(decode_RS1[22]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_21_s0 (
    .Q(execute_RS1[21]),
    .D(decode_RS1[21]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_20_s0 (
    .Q(execute_RS1[20]),
    .D(decode_RS1[20]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_19_s0 (
    .Q(execute_RS1[19]),
    .D(decode_RS1[19]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_18_s0 (
    .Q(execute_RS1[18]),
    .D(decode_RS1[18]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_17_s0 (
    .Q(execute_RS1[17]),
    .D(decode_RS1[17]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_16_s0 (
    .Q(execute_RS1[16]),
    .D(decode_RS1[16]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_15_s0 (
    .Q(execute_RS1[15]),
    .D(decode_RS1[15]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_14_s0 (
    .Q(execute_RS1[14]),
    .D(decode_RS1[14]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_13_s0 (
    .Q(execute_RS1[13]),
    .D(decode_RS1[13]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_12_s0 (
    .Q(execute_RS1[12]),
    .D(decode_RS1[12]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_11_s0 (
    .Q(execute_RS1[11]),
    .D(decode_RS1[11]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_10_s0 (
    .Q(execute_RS1[10]),
    .D(decode_RS1[10]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_9_s0 (
    .Q(execute_RS1[9]),
    .D(decode_RS1[9]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_8_s0 (
    .Q(execute_RS1[8]),
    .D(decode_RS1[8]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_7_s0 (
    .Q(execute_RS1[7]),
    .D(decode_RS1[7]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_6_s0 (
    .Q(execute_RS1[6]),
    .D(decode_RS1[6]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_5_s0 (
    .Q(execute_RS1[5]),
    .D(decode_RS1[5]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_4_s0 (
    .Q(execute_RS1[4]),
    .D(decode_RS1[4]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_3_s0 (
    .Q(execute_RS1[3]),
    .D(decode_RS1[3]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_2_s0 (
    .Q(execute_RS1[2]),
    .D(decode_RS1[2]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_1_s0 (
    .Q(execute_RS1[1]),
    .D(decode_RS1[1]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS1_0_s0 (
    .Q(execute_RS1[0]),
    .D(decode_RS1[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_31_s0 (
    .Q(execute_RS2[31]),
    .D(decode_RS2[31]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_30_s0 (
    .Q(execute_RS2[30]),
    .D(decode_RS2[30]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_29_s0 (
    .Q(execute_RS2[29]),
    .D(decode_RS2[29]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_28_s0 (
    .Q(execute_RS2[28]),
    .D(decode_RS2[28]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_27_s0 (
    .Q(execute_RS2[27]),
    .D(decode_RS2[27]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_26_s0 (
    .Q(execute_RS2[26]),
    .D(decode_RS2[26]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_25_s0 (
    .Q(execute_RS2[25]),
    .D(decode_RS2[25]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_24_s0 (
    .Q(execute_RS2[24]),
    .D(decode_RS2[24]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_23_s0 (
    .Q(execute_RS2[23]),
    .D(decode_RS2[23]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_22_s0 (
    .Q(execute_RS2[22]),
    .D(decode_RS2[22]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_21_s0 (
    .Q(execute_RS2[21]),
    .D(decode_RS2[21]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_20_s0 (
    .Q(execute_RS2[20]),
    .D(decode_RS2[20]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_19_s0 (
    .Q(execute_RS2[19]),
    .D(decode_RS2[19]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_18_s0 (
    .Q(execute_RS2[18]),
    .D(decode_RS2[18]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_17_s0 (
    .Q(execute_RS2[17]),
    .D(decode_RS2[17]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_16_s0 (
    .Q(execute_RS2[16]),
    .D(decode_RS2[16]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_15_s0 (
    .Q(execute_RS2[15]),
    .D(decode_RS2[15]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_14_s0 (
    .Q(execute_RS2[14]),
    .D(decode_RS2[14]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_13_s0 (
    .Q(execute_RS2[13]),
    .D(decode_RS2[13]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_12_s0 (
    .Q(execute_RS2[12]),
    .D(decode_RS2[12]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_11_s0 (
    .Q(execute_RS2[11]),
    .D(decode_RS2[11]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_10_s0 (
    .Q(execute_RS2[10]),
    .D(decode_RS2[10]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_9_s0 (
    .Q(execute_RS2[9]),
    .D(decode_RS2[9]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_8_s0 (
    .Q(execute_RS2[8]),
    .D(decode_RS2[8]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_7_s0 (
    .Q(execute_RS2[7]),
    .D(decode_RS2[7]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_6_s0 (
    .Q(execute_RS2[6]),
    .D(decode_RS2[6]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_5_s0 (
    .Q(execute_RS2[5]),
    .D(decode_RS2[5]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_4_s0 (
    .Q(execute_RS2[4]),
    .D(decode_RS2[4]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_3_s0 (
    .Q(execute_RS2[3]),
    .D(decode_RS2[3]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_2_s0 (
    .Q(execute_RS2[2]),
    .D(decode_RS2[2]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_1_s0 (
    .Q(execute_RS2[1]),
    .D(decode_RS2[1]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_RS2_0_s0 (
    .Q(execute_RS2[0]),
    .D(decode_RS2[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_FORCE_ZERO_s0 (
    .Q(decode_to_execute_SRC2_FORCE_ZERO),
    .D(decode_SRC2_FORCE_ZERO),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC1_31_s0 (
    .Q(decode_to_execute_SRC1[31]),
    .D(_zz_decode_SRC1_31_9),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_30_s0 (
    .Q(decode_to_execute_SRC1[30]),
    .D(_zz_decode_SRC1_30_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_29_s0 (
    .Q(decode_to_execute_SRC1[29]),
    .D(_zz_decode_SRC1_29_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_28_s0 (
    .Q(decode_to_execute_SRC1[28]),
    .D(_zz_decode_SRC1_28_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_27_s0 (
    .Q(decode_to_execute_SRC1[27]),
    .D(_zz_decode_SRC1_27_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_26_s0 (
    .Q(decode_to_execute_SRC1[26]),
    .D(_zz_decode_SRC1_26_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_25_s0 (
    .Q(decode_to_execute_SRC1[25]),
    .D(_zz_decode_SRC1_25_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_24_s0 (
    .Q(decode_to_execute_SRC1[24]),
    .D(_zz_decode_SRC1_24_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_23_s0 (
    .Q(decode_to_execute_SRC1[23]),
    .D(_zz_decode_SRC1_23_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_22_s0 (
    .Q(decode_to_execute_SRC1[22]),
    .D(_zz_decode_SRC1_22_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_21_s0 (
    .Q(decode_to_execute_SRC1[21]),
    .D(_zz_decode_SRC1_21_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_20_s0 (
    .Q(decode_to_execute_SRC1[20]),
    .D(_zz_decode_SRC1_20_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_19_s0 (
    .Q(decode_to_execute_SRC1[19]),
    .D(_zz_decode_SRC1_19_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_18_s0 (
    .Q(decode_to_execute_SRC1[18]),
    .D(_zz_decode_SRC1_18_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_17_s0 (
    .Q(decode_to_execute_SRC1[17]),
    .D(_zz_decode_SRC1_17_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_16_s0 (
    .Q(decode_to_execute_SRC1[16]),
    .D(_zz_decode_SRC1_16_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_15_s0 (
    .Q(decode_to_execute_SRC1[15]),
    .D(_zz_decode_SRC1_15_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_14_s0 (
    .Q(decode_to_execute_SRC1[14]),
    .D(_zz_decode_SRC1_14_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_13_s0 (
    .Q(decode_to_execute_SRC1[13]),
    .D(_zz_decode_SRC1_13_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_12_s0 (
    .Q(decode_to_execute_SRC1[12]),
    .D(_zz_decode_SRC1_12_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_11_s0 (
    .Q(decode_to_execute_SRC1[11]),
    .D(_zz_decode_SRC1_11_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_10_s0 (
    .Q(decode_to_execute_SRC1[10]),
    .D(_zz_decode_SRC1_10_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_9_s0 (
    .Q(decode_to_execute_SRC1[9]),
    .D(_zz_decode_SRC1_9_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_8_s0 (
    .Q(decode_to_execute_SRC1[8]),
    .D(_zz_decode_SRC1_8_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_7_s0 (
    .Q(decode_to_execute_SRC1[7]),
    .D(_zz_decode_SRC1_7_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_6_s0 (
    .Q(decode_to_execute_SRC1[6]),
    .D(_zz_decode_SRC1_6_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFRE decode_to_execute_SRC1_5_s0 (
    .Q(decode_to_execute_SRC1[5]),
    .D(_zz_decode_SRC1_5_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6),
    .RESET(_zz_decode_SRC1_31_11) 
);
  DFFE decode_to_execute_SRC1_4_s0 (
    .Q(decode_to_execute_SRC1[4]),
    .D(_zz_decode_SRC1_4_9),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC1_3_s0 (
    .Q(decode_to_execute_SRC1[3]),
    .D(_zz_decode_SRC1_3_9),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC1_2_s0 (
    .Q(decode_to_execute_SRC1[2]),
    .D(_zz_decode_SRC1[2]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC1_1_s0 (
    .Q(decode_to_execute_SRC1[1]),
    .D(_zz_decode_SRC1[1]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC1_0_s0 (
    .Q(decode_to_execute_SRC1[0]),
    .D(_zz_decode_SRC1_0_10),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_31_s0 (
    .Q(decode_to_execute_SRC2[31]),
    .D(_zz_decode_SRC2_4_31_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_30_s0 (
    .Q(decode_to_execute_SRC2[30]),
    .D(_zz_decode_SRC2_4_30_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_29_s0 (
    .Q(decode_to_execute_SRC2[29]),
    .D(_zz_decode_SRC2_4_29_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_28_s0 (
    .Q(decode_to_execute_SRC2[28]),
    .D(_zz_decode_SRC2_4_28_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_27_s0 (
    .Q(decode_to_execute_SRC2[27]),
    .D(_zz_decode_SRC2_4_27_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_26_s0 (
    .Q(decode_to_execute_SRC2[26]),
    .D(_zz_decode_SRC2_4_26_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_25_s0 (
    .Q(decode_to_execute_SRC2[25]),
    .D(_zz_decode_SRC2_4_25_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_24_s0 (
    .Q(decode_to_execute_SRC2[24]),
    .D(_zz_decode_SRC2_4_24_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_23_s0 (
    .Q(decode_to_execute_SRC2[23]),
    .D(_zz_decode_SRC2_4_23_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_22_s0 (
    .Q(decode_to_execute_SRC2[22]),
    .D(_zz_decode_SRC2_4_22_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_21_s0 (
    .Q(decode_to_execute_SRC2[21]),
    .D(_zz_decode_SRC2_4_21_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_20_s0 (
    .Q(decode_to_execute_SRC2[20]),
    .D(_zz_decode_SRC2_4_20_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_19_s0 (
    .Q(decode_to_execute_SRC2[19]),
    .D(_zz_decode_SRC2_4_19_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_18_s0 (
    .Q(decode_to_execute_SRC2[18]),
    .D(_zz_decode_SRC2_4_18_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_17_s0 (
    .Q(decode_to_execute_SRC2[17]),
    .D(_zz_decode_SRC2_4_17_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_16_s0 (
    .Q(decode_to_execute_SRC2[16]),
    .D(_zz_decode_SRC2_4_16_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_15_s0 (
    .Q(decode_to_execute_SRC2[15]),
    .D(_zz_decode_SRC2_4_15_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_14_s0 (
    .Q(decode_to_execute_SRC2[14]),
    .D(_zz_decode_SRC2_4_14_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_13_s0 (
    .Q(decode_to_execute_SRC2[13]),
    .D(_zz_decode_SRC2_4_13_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_12_s0 (
    .Q(decode_to_execute_SRC2[12]),
    .D(_zz_decode_SRC2_4_12_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_11_s0 (
    .Q(decode_to_execute_SRC2[11]),
    .D(_zz_decode_SRC2_4_11_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_10_s0 (
    .Q(decode_to_execute_SRC2[10]),
    .D(_zz_decode_SRC2_4_10_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_9_s0 (
    .Q(decode_to_execute_SRC2[9]),
    .D(_zz_decode_SRC2_4_9_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_8_s0 (
    .Q(decode_to_execute_SRC2[8]),
    .D(_zz_decode_SRC2_4_8_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_7_s0 (
    .Q(decode_to_execute_SRC2[7]),
    .D(_zz_decode_SRC2_4_7_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_6_s0 (
    .Q(decode_to_execute_SRC2[6]),
    .D(_zz_decode_SRC2_4_6_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_5_s0 (
    .Q(decode_to_execute_SRC2[5]),
    .D(_zz_decode_SRC2_4_5_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_4_s0 (
    .Q(decode_to_execute_SRC2[4]),
    .D(_zz_decode_SRC2_4[4]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_3_s0 (
    .Q(decode_to_execute_SRC2[3]),
    .D(_zz_decode_SRC2_4[3]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_2_s0 (
    .Q(decode_to_execute_SRC2[2]),
    .D(_zz_decode_SRC2_4[2]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_1_s0 (
    .Q(decode_to_execute_SRC2[1]),
    .D(_zz_decode_SRC2_4[1]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_SRC2_0_s0 (
    .Q(decode_to_execute_SRC2[0]),
    .D(_zz_decode_SRC2_4[0]),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_CSR_WRITE_OPCODE_s0 (
    .Q(decode_to_execute_CSR_WRITE_OPCODE),
    .D(n21763_4),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE decode_to_execute_CSR_READ_OPCODE_s0 (
    .Q(decode_to_execute_CSR_READ_OPCODE),
    .D(decode_CSR_READ_OPCODE),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .D(execute_RS2[7]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .D(execute_RS2[6]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .D(execute_RS2[5]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .D(execute_RS2[4]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .D(execute_RS2[3]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .D(execute_RS2[2]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .D(execute_RS2[1]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[31]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[30]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[29]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[28]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[27]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[26]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[25]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[24]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[23]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[22]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[21]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[20]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[19]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[18]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[17]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[16]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[15]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[14]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[13]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[12]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[11]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[10]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[9]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[8]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[7]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[6]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[5]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[4]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[3]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[2]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[1]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_0_s0 (
    .Q(memory_to_writeBack_MEMORY_STORE_DATA_RF[0]),
    .D(memory_MulDivIterativePlugin_rs2[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_31_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[31]),
    .D(n21830_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_30_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[30]),
    .D(n21831_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_29_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[29]),
    .D(n21832_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_28_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[28]),
    .D(n21833_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_27_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[27]),
    .D(n21834_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_26_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[26]),
    .D(n21835_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_25_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[25]),
    .D(n21836_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_24_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[24]),
    .D(n21837_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_23_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[23]),
    .D(n21838_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_22_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[22]),
    .D(n21839_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_21_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[21]),
    .D(n21840_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_20_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[20]),
    .D(n21841_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_19_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[19]),
    .D(n21842_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_18_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[18]),
    .D(n21843_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_17_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[17]),
    .D(n21844_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_16_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[16]),
    .D(n21845_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_15_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[15]),
    .D(n21846_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_14_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[14]),
    .D(n21847_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_13_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[13]),
    .D(n21848_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_12_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[12]),
    .D(n21849_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_11_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[11]),
    .D(n21850_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_10_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[10]),
    .D(n21851_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_9_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[9]),
    .D(n21852_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_8_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[8]),
    .D(n21853_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_7_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[7]),
    .D(n21854_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_6_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[6]),
    .D(n21855_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_5_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[5]),
    .D(n21856_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_4_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[4]),
    .D(n21857_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_3_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[3]),
    .D(n21858_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_2_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[2]),
    .D(n21859_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_1_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[1]),
    .D(n21860_3),
    .CLK(sys_clk) 
);
  DFF execute_to_memory_MEMORY_VIRTUAL_ADDRESS_0_s1 (
    .Q(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[0]),
    .D(n21861_3),
    .CLK(sys_clk) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_31_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2_1[31]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_30_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2_1[30]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_29_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2_1[29]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_28_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2_1[28]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_27_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2_1[27]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_26_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2_1[26]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_25_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2_1[25]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_24_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2_1[24]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_23_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2_1[23]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_22_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2_1[22]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_21_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2_1[21]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_20_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2_1[20]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_19_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2_1[19]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_18_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2_1[18]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_17_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2_1[17]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_16_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2_1[16]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_15_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2_1[15]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_14_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2_1[14]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_13_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2_1[13]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_12_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2_1[12]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_11_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2_1[11]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_10_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2_1[10]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_9_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2_1[9]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_8_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2_1[8]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_7_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2_1[7]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_6_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2_1[6]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_5_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2_1[5]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_4_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2_1[4]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_3_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2_1[3]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_2_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2_1[2]),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_1_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .D(n8302_3),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(execute_MEMORY_LRSC_11) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_0_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .D(n8303_3),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(execute_MEMORY_LRSC_11) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_31_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2[31]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_30_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2[30]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_29_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2[29]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_28_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2[28]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_27_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2[27]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_26_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2[26]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_25_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2[25]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_24_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2[24]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_23_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2[23]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_22_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2[22]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_21_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2[21]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_20_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2[20]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_19_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2[19]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_18_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2[18]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_17_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2[17]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_16_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2[16]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_15_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2[15]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_14_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2[14]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_13_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2[13]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_12_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2[12]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_11_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2[11]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_10_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2[10]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_9_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2[9]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_8_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2[8]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_7_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2[7]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_6_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2[6]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_5_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2[5]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_4_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2[4]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_3_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2[3]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_2_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2[2]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_1_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_0_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_31_s0 (
    .Q(memory_to_writeBack_MUL_HH[31]),
    .D(execute_to_memory_MUL_HH[31]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_30_s0 (
    .Q(memory_to_writeBack_MUL_HH[30]),
    .D(execute_to_memory_MUL_HH[30]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_29_s0 (
    .Q(memory_to_writeBack_MUL_HH[29]),
    .D(execute_to_memory_MUL_HH[29]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_28_s0 (
    .Q(memory_to_writeBack_MUL_HH[28]),
    .D(execute_to_memory_MUL_HH[28]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_27_s0 (
    .Q(memory_to_writeBack_MUL_HH[27]),
    .D(execute_to_memory_MUL_HH[27]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_26_s0 (
    .Q(memory_to_writeBack_MUL_HH[26]),
    .D(execute_to_memory_MUL_HH[26]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_25_s0 (
    .Q(memory_to_writeBack_MUL_HH[25]),
    .D(execute_to_memory_MUL_HH[25]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_24_s0 (
    .Q(memory_to_writeBack_MUL_HH[24]),
    .D(execute_to_memory_MUL_HH[24]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_23_s0 (
    .Q(memory_to_writeBack_MUL_HH[23]),
    .D(execute_to_memory_MUL_HH[23]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_22_s0 (
    .Q(memory_to_writeBack_MUL_HH[22]),
    .D(execute_to_memory_MUL_HH[22]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_21_s0 (
    .Q(memory_to_writeBack_MUL_HH[21]),
    .D(execute_to_memory_MUL_HH[21]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_20_s0 (
    .Q(memory_to_writeBack_MUL_HH[20]),
    .D(execute_to_memory_MUL_HH[20]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_19_s0 (
    .Q(memory_to_writeBack_MUL_HH[19]),
    .D(execute_to_memory_MUL_HH[19]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_18_s0 (
    .Q(memory_to_writeBack_MUL_HH[18]),
    .D(execute_to_memory_MUL_HH[18]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_17_s0 (
    .Q(memory_to_writeBack_MUL_HH[17]),
    .D(execute_to_memory_MUL_HH[17]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_16_s0 (
    .Q(memory_to_writeBack_MUL_HH[16]),
    .D(execute_to_memory_MUL_HH[16]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_15_s0 (
    .Q(memory_to_writeBack_MUL_HH[15]),
    .D(execute_to_memory_MUL_HH[15]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_14_s0 (
    .Q(memory_to_writeBack_MUL_HH[14]),
    .D(execute_to_memory_MUL_HH[14]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_13_s0 (
    .Q(memory_to_writeBack_MUL_HH[13]),
    .D(execute_to_memory_MUL_HH[13]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_12_s0 (
    .Q(memory_to_writeBack_MUL_HH[12]),
    .D(execute_to_memory_MUL_HH[12]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_11_s0 (
    .Q(memory_to_writeBack_MUL_HH[11]),
    .D(execute_to_memory_MUL_HH[11]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_10_s0 (
    .Q(memory_to_writeBack_MUL_HH[10]),
    .D(execute_to_memory_MUL_HH[10]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_9_s0 (
    .Q(memory_to_writeBack_MUL_HH[9]),
    .D(execute_to_memory_MUL_HH[9]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_8_s0 (
    .Q(memory_to_writeBack_MUL_HH[8]),
    .D(execute_to_memory_MUL_HH[8]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_7_s0 (
    .Q(memory_to_writeBack_MUL_HH[7]),
    .D(execute_to_memory_MUL_HH[7]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_6_s0 (
    .Q(memory_to_writeBack_MUL_HH[6]),
    .D(execute_to_memory_MUL_HH[6]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_5_s0 (
    .Q(memory_to_writeBack_MUL_HH[5]),
    .D(execute_to_memory_MUL_HH[5]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_4_s0 (
    .Q(memory_to_writeBack_MUL_HH[4]),
    .D(execute_to_memory_MUL_HH[4]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_3_s0 (
    .Q(memory_to_writeBack_MUL_HH[3]),
    .D(execute_to_memory_MUL_HH[3]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_2_s0 (
    .Q(memory_to_writeBack_MUL_HH[2]),
    .D(execute_to_memory_MUL_HH[2]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_1_s0 (
    .Q(memory_to_writeBack_MUL_HH[1]),
    .D(execute_to_memory_MUL_HH[1]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_0_s0 (
    .Q(memory_to_writeBack_MUL_HH[0]),
    .D(execute_to_memory_MUL_HH[0]),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE execute_CsrPlugin_csr_768_s0 (
    .Q(execute_CsrPlugin_csr_768),
    .D(n22180_12),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_256_s0 (
    .Q(execute_CsrPlugin_csr_256),
    .D(n22183_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_384_s0 (
    .Q(execute_CsrPlugin_csr_384),
    .D(n22187_5),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_3857_s0 (
    .Q(execute_CsrPlugin_csr_3857),
    .D(n22195_9),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_3858_s0 (
    .Q(execute_CsrPlugin_csr_3858),
    .D(n22203_9),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_3859_s0 (
    .Q(execute_CsrPlugin_csr_3859),
    .D(n22212_10),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_3860_s0 (
    .Q(execute_CsrPlugin_csr_3860),
    .D(n22220_9),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_769_s0 (
    .Q(execute_CsrPlugin_csr_769),
    .D(n22225_6),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_836_s0 (
    .Q(execute_CsrPlugin_csr_836),
    .D(n22231_15),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_772_s0 (
    .Q(execute_CsrPlugin_csr_772),
    .D(n22236_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_773_s0 (
    .Q(execute_CsrPlugin_csr_773),
    .D(n22242_12),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_833_s0 (
    .Q(execute_CsrPlugin_csr_833),
    .D(n22248_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_832_s0 (
    .Q(execute_CsrPlugin_csr_832),
    .D(n22253_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_834_s0 (
    .Q(execute_CsrPlugin_csr_834),
    .D(n22259_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_835_s0 (
    .Q(execute_CsrPlugin_csr_835),
    .D(n22266_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_770_s0 (
    .Q(execute_CsrPlugin_csr_770),
    .D(n22271_6),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_771_s0 (
    .Q(execute_CsrPlugin_csr_771),
    .D(n22277_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_3073_s0 (
    .Q(execute_CsrPlugin_csr_3073),
    .D(n22282_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_3201_s0 (
    .Q(execute_CsrPlugin_csr_3201),
    .D(n22288_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_774_s0 (
    .Q(execute_CsrPlugin_csr_774),
    .D(n22294_10),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_262_s0 (
    .Q(execute_CsrPlugin_csr_262),
    .D(n22299_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_324_s0 (
    .Q(execute_CsrPlugin_csr_324),
    .D(n22304_11),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_260_s0 (
    .Q(execute_CsrPlugin_csr_260),
    .D(n22308_5),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_261_s0 (
    .Q(execute_CsrPlugin_csr_261),
    .D(n22313_8),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_321_s0 (
    .Q(execute_CsrPlugin_csr_321),
    .D(n22318_6),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_320_s0 (
    .Q(execute_CsrPlugin_csr_320),
    .D(n22322_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_322_s0 (
    .Q(execute_CsrPlugin_csr_322),
    .D(n22327_6),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE execute_CsrPlugin_csr_323_s0 (
    .Q(execute_CsrPlugin_csr_323),
    .D(n22333_7),
    .CLK(sys_clk),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFE MmuPlugin_satp_asid_8_s0 (
    .Q(MmuPlugin_satp_asid[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_7_s0 (
    .Q(MmuPlugin_satp_asid[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_6_s0 (
    .Q(MmuPlugin_satp_asid[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_5_s0 (
    .Q(MmuPlugin_satp_asid[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_4_s0 (
    .Q(MmuPlugin_satp_asid[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_3_s0 (
    .Q(MmuPlugin_satp_asid[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_2_s0 (
    .Q(MmuPlugin_satp_asid[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_1_s0 (
    .Q(MmuPlugin_satp_asid[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_asid_0_s0 (
    .Q(MmuPlugin_satp_asid[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_21_s0 (
    .Q(MmuPlugin_satp_ppn[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_20_s0 (
    .Q(MmuPlugin_satp_ppn[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_19_s0 (
    .Q(MmuPlugin_satp_ppn[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_18_s0 (
    .Q(MmuPlugin_satp_ppn[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_17_s0 (
    .Q(MmuPlugin_satp_ppn[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_16_s0 (
    .Q(MmuPlugin_satp_ppn[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_15_s0 (
    .Q(MmuPlugin_satp_ppn[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_14_s0 (
    .Q(MmuPlugin_satp_ppn[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_13_s0 (
    .Q(MmuPlugin_satp_ppn[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_12_s0 (
    .Q(MmuPlugin_satp_ppn[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_11_s0 (
    .Q(MmuPlugin_satp_ppn[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_10_s0 (
    .Q(MmuPlugin_satp_ppn[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_9_s0 (
    .Q(MmuPlugin_satp_ppn[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_8_s0 (
    .Q(MmuPlugin_satp_ppn[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_7_s0 (
    .Q(MmuPlugin_satp_ppn[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_6_s0 (
    .Q(MmuPlugin_satp_ppn[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_5_s0 (
    .Q(MmuPlugin_satp_ppn[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_4_s0 (
    .Q(MmuPlugin_satp_ppn[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_3_s0 (
    .Q(MmuPlugin_satp_ppn[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_2_s0 (
    .Q(MmuPlugin_satp_ppn[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_1_s0 (
    .Q(MmuPlugin_satp_ppn[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE MmuPlugin_satp_ppn_0_s0 (
    .Q(MmuPlugin_satp_ppn[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(sys_clk),
    .CE(n28616_5) 
);
  DFFE CsrPlugin_mtvec_base_29_s0 (
    .Q(CsrPlugin_mtvec_base[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_28_s0 (
    .Q(CsrPlugin_mtvec_base[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_27_s0 (
    .Q(CsrPlugin_mtvec_base[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_26_s0 (
    .Q(CsrPlugin_mtvec_base[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_25_s0 (
    .Q(CsrPlugin_mtvec_base[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_24_s0 (
    .Q(CsrPlugin_mtvec_base[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_23_s0 (
    .Q(CsrPlugin_mtvec_base[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_22_s0 (
    .Q(CsrPlugin_mtvec_base[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_21_s0 (
    .Q(CsrPlugin_mtvec_base[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_20_s0 (
    .Q(CsrPlugin_mtvec_base[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_19_s0 (
    .Q(CsrPlugin_mtvec_base[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_18_s0 (
    .Q(CsrPlugin_mtvec_base[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_17_s0 (
    .Q(CsrPlugin_mtvec_base[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_16_s0 (
    .Q(CsrPlugin_mtvec_base[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_15_s0 (
    .Q(CsrPlugin_mtvec_base[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_14_s0 (
    .Q(CsrPlugin_mtvec_base[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_13_s0 (
    .Q(CsrPlugin_mtvec_base[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_12_s0 (
    .Q(CsrPlugin_mtvec_base[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_11_s0 (
    .Q(CsrPlugin_mtvec_base[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_10_s0 (
    .Q(CsrPlugin_mtvec_base[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_9_s0 (
    .Q(CsrPlugin_mtvec_base[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_8_s0 (
    .Q(CsrPlugin_mtvec_base[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_7_s0 (
    .Q(CsrPlugin_mtvec_base[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_6_s0 (
    .Q(CsrPlugin_mtvec_base[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_5_s0 (
    .Q(CsrPlugin_mtvec_base[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_4_s0 (
    .Q(CsrPlugin_mtvec_base[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_3_s0 (
    .Q(CsrPlugin_mtvec_base[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_2_s0 (
    .Q(CsrPlugin_mtvec_base[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_1_s0 (
    .Q(CsrPlugin_mtvec_base[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mtvec_base_0_s0 (
    .Q(CsrPlugin_mtvec_base[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(sys_clk),
    .CE(n29956_5) 
);
  DFFE CsrPlugin_mscratch_31_s0 (
    .Q(CsrPlugin_mscratch[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_30_s0 (
    .Q(CsrPlugin_mscratch[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_29_s0 (
    .Q(CsrPlugin_mscratch[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_28_s0 (
    .Q(CsrPlugin_mscratch[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_27_s0 (
    .Q(CsrPlugin_mscratch[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_26_s0 (
    .Q(CsrPlugin_mscratch[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_25_s0 (
    .Q(CsrPlugin_mscratch[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_24_s0 (
    .Q(CsrPlugin_mscratch[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_23_s0 (
    .Q(CsrPlugin_mscratch[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_22_s0 (
    .Q(CsrPlugin_mscratch[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_21_s0 (
    .Q(CsrPlugin_mscratch[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_20_s0 (
    .Q(CsrPlugin_mscratch[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_19_s0 (
    .Q(CsrPlugin_mscratch[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_18_s0 (
    .Q(CsrPlugin_mscratch[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_17_s0 (
    .Q(CsrPlugin_mscratch[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_16_s0 (
    .Q(CsrPlugin_mscratch[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_15_s0 (
    .Q(CsrPlugin_mscratch[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_14_s0 (
    .Q(CsrPlugin_mscratch[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_13_s0 (
    .Q(CsrPlugin_mscratch[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_12_s0 (
    .Q(CsrPlugin_mscratch[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_11_s0 (
    .Q(CsrPlugin_mscratch[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_10_s0 (
    .Q(CsrPlugin_mscratch[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_9_s0 (
    .Q(CsrPlugin_mscratch[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_8_s0 (
    .Q(CsrPlugin_mscratch[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_7_s0 (
    .Q(CsrPlugin_mscratch[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_6_s0 (
    .Q(CsrPlugin_mscratch[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_5_s0 (
    .Q(CsrPlugin_mscratch[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_4_s0 (
    .Q(CsrPlugin_mscratch[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_3_s0 (
    .Q(CsrPlugin_mscratch[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_2_s0 (
    .Q(CsrPlugin_mscratch[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_1_s0 (
    .Q(CsrPlugin_mscratch[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_mscratch_0_s0 (
    .Q(CsrPlugin_mscratch[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(sys_clk),
    .CE(n30018_5) 
);
  DFFE CsrPlugin_stvec_base_29_s0 (
    .Q(CsrPlugin_stvec_base[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_28_s0 (
    .Q(CsrPlugin_stvec_base[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_27_s0 (
    .Q(CsrPlugin_stvec_base[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_26_s0 (
    .Q(CsrPlugin_stvec_base[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_25_s0 (
    .Q(CsrPlugin_stvec_base[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_24_s0 (
    .Q(CsrPlugin_stvec_base[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_23_s0 (
    .Q(CsrPlugin_stvec_base[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_22_s0 (
    .Q(CsrPlugin_stvec_base[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_21_s0 (
    .Q(CsrPlugin_stvec_base[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_20_s0 (
    .Q(CsrPlugin_stvec_base[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_19_s0 (
    .Q(CsrPlugin_stvec_base[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_18_s0 (
    .Q(CsrPlugin_stvec_base[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_17_s0 (
    .Q(CsrPlugin_stvec_base[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_16_s0 (
    .Q(CsrPlugin_stvec_base[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_15_s0 (
    .Q(CsrPlugin_stvec_base[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_14_s0 (
    .Q(CsrPlugin_stvec_base[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_13_s0 (
    .Q(CsrPlugin_stvec_base[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_12_s0 (
    .Q(CsrPlugin_stvec_base[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_11_s0 (
    .Q(CsrPlugin_stvec_base[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_10_s0 (
    .Q(CsrPlugin_stvec_base[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_9_s0 (
    .Q(CsrPlugin_stvec_base[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_8_s0 (
    .Q(CsrPlugin_stvec_base[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_7_s0 (
    .Q(CsrPlugin_stvec_base[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_6_s0 (
    .Q(CsrPlugin_stvec_base[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_5_s0 (
    .Q(CsrPlugin_stvec_base[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_4_s0 (
    .Q(CsrPlugin_stvec_base[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_3_s0 (
    .Q(CsrPlugin_stvec_base[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_2_s0 (
    .Q(CsrPlugin_stvec_base[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_1_s0 (
    .Q(CsrPlugin_stvec_base[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_stvec_base_0_s0 (
    .Q(CsrPlugin_stvec_base[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(sys_clk),
    .CE(n30050_5) 
);
  DFFE CsrPlugin_sscratch_31_s0 (
    .Q(CsrPlugin_sscratch[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_30_s0 (
    .Q(CsrPlugin_sscratch[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_29_s0 (
    .Q(CsrPlugin_sscratch[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_28_s0 (
    .Q(CsrPlugin_sscratch[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_27_s0 (
    .Q(CsrPlugin_sscratch[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_26_s0 (
    .Q(CsrPlugin_sscratch[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_25_s0 (
    .Q(CsrPlugin_sscratch[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_24_s0 (
    .Q(CsrPlugin_sscratch[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_23_s0 (
    .Q(CsrPlugin_sscratch[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_22_s0 (
    .Q(CsrPlugin_sscratch[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_21_s0 (
    .Q(CsrPlugin_sscratch[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_20_s0 (
    .Q(CsrPlugin_sscratch[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_19_s0 (
    .Q(CsrPlugin_sscratch[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_18_s0 (
    .Q(CsrPlugin_sscratch[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_17_s0 (
    .Q(CsrPlugin_sscratch[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_16_s0 (
    .Q(CsrPlugin_sscratch[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_15_s0 (
    .Q(CsrPlugin_sscratch[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_14_s0 (
    .Q(CsrPlugin_sscratch[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_13_s0 (
    .Q(CsrPlugin_sscratch[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_12_s0 (
    .Q(CsrPlugin_sscratch[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_11_s0 (
    .Q(CsrPlugin_sscratch[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_10_s0 (
    .Q(CsrPlugin_sscratch[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_9_s0 (
    .Q(CsrPlugin_sscratch[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_8_s0 (
    .Q(CsrPlugin_sscratch[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_7_s0 (
    .Q(CsrPlugin_sscratch[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_6_s0 (
    .Q(CsrPlugin_sscratch[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_5_s0 (
    .Q(CsrPlugin_sscratch[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_4_s0 (
    .Q(CsrPlugin_sscratch[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_3_s0 (
    .Q(CsrPlugin_sscratch[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_2_s0 (
    .Q(CsrPlugin_sscratch[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_1_s0 (
    .Q(CsrPlugin_sscratch[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFE CsrPlugin_sscratch_0_s0 (
    .Q(CsrPlugin_sscratch[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(sys_clk),
    .CE(n30112_5) 
);
  DFFCE MmuPlugin_status_sum_s0 (
    .Q(MmuPlugin_status_sum),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(sys_clk),
    .CE(n30284_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE MmuPlugin_status_mprv_s1 (
    .Q(MmuPlugin_status_mprv),
    .D(n17196_5),
    .CLK(sys_clk),
    .CE(MmuPlugin_status_mprv_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_status_mprv_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_0_cache_0_valid_s1 (
    .Q(MmuPlugin_ports_0_cache_0_valid),
    .D(n17269_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_0_cache_0_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_0_cache_0_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_0_cache_1_valid_s1 (
    .Q(MmuPlugin_ports_0_cache_1_valid),
    .D(n17270_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_0_cache_1_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_0_cache_1_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_0_cache_2_valid_s1 (
    .Q(MmuPlugin_ports_0_cache_2_valid),
    .D(n17271_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_0_cache_2_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_0_cache_2_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_0_cache_3_valid_s1 (
    .Q(MmuPlugin_ports_0_cache_3_valid),
    .D(n17272_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_0_cache_3_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_0_cache_3_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_0_dirty_s1 (
    .Q(MmuPlugin_ports_0_dirty),
    .D(n28552_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_0_dirty_10),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_0_dirty_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_1_cache_0_valid_s1 (
    .Q(MmuPlugin_ports_1_cache_0_valid),
    .D(n17274_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_1_cache_0_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_1_cache_0_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_1_cache_1_valid_s1 (
    .Q(MmuPlugin_ports_1_cache_1_valid),
    .D(n17275_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_1_cache_1_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_1_cache_1_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_1_cache_2_valid_s1 (
    .Q(MmuPlugin_ports_1_cache_2_valid),
    .D(n17276_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_1_cache_2_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_1_cache_2_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_1_cache_3_valid_s1 (
    .Q(MmuPlugin_ports_1_cache_3_valid),
    .D(n17277_7),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_1_cache_3_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_1_cache_3_valid_s1.INIT=1'b0;
  DFFCE MmuPlugin_ports_1_dirty_s1 (
    .Q(MmuPlugin_ports_1_dirty),
    .D(n28557_5),
    .CLK(sys_clk),
    .CE(MmuPlugin_ports_1_dirty_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_ports_1_dirty_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_fetchPc_inc_s1 (
    .Q(IBusCachedPlugin_fetchPc_inc),
    .D(n17289_6),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_fetchPc_inc_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_fetchPc_inc_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_31_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[31]),
    .D(n17323_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_31_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_30_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[30]),
    .D(n17324_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_30_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_29_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[29]),
    .D(n17325_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_29_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_28_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[28]),
    .D(n17326_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_28_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_27_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[27]),
    .D(n17327_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_27_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_26_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[26]),
    .D(n17328_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_26_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_25_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[25]),
    .D(n17329_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_25_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_24_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[24]),
    .D(n17330_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_24_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_23_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[23]),
    .D(n17331_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_23_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_22_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[22]),
    .D(n17332_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_22_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_21_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[21]),
    .D(n17333_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_21_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_20_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[20]),
    .D(n17334_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_20_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_19_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[19]),
    .D(n17335_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_19_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_18_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[18]),
    .D(n17336_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_18_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_17_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[17]),
    .D(n17337_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_17_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_16_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[16]),
    .D(n17338_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_16_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_15_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[15]),
    .D(n17339_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_15_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_14_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[14]),
    .D(n17340_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_14_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_13_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[13]),
    .D(n17341_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_13_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_12_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[12]),
    .D(n17342_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_12_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_11_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[11]),
    .D(n17343_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_11_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_10_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[10]),
    .D(n17344_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_10_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_9_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[9]),
    .D(n17345_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_9_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_8_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[8]),
    .D(n17346_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_8_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_7_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[7]),
    .D(n17347_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_7_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_6_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[6]),
    .D(n17348_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_6_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_5_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[5]),
    .D(n17349_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_5_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_4_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[4]),
    .D(n17350_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_4_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_3_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[3]),
    .D(n17351_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_3_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_2_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[2]),
    .D(n17352_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_2_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_1_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[1]),
    .D(n17353_3),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_31_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decodePc_pcReg_1_s1.INIT=1'b0;
  DFFCE _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .D(n17289_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1.INIT=1'b0;
  DFFCE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .D(n17389_5),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1.INIT=1'b0;
  DFFCE _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid),
    .D(n17393_5),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decompressor_bufferValid_s1 (
    .Q(IBusCachedPlugin_decompressor_bufferValid),
    .D(n17405_7),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decompressor_bufferValid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decompressor_bufferValid_s1.INIT=1'b0;
  DFFCE IBusCachedPlugin_decompressor_throw2BytesReg_s1 (
    .Q(IBusCachedPlugin_decompressor_throw2BytesReg),
    .D(n17402_6),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decompressor_throw2BytesReg_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_decompressor_throw2BytesReg_s1.INIT=1'b0;
  DFFCE _zz_IBusCachedPlugin_injector_decodeInput_valid_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    .D(n17408_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_valid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_valid_s1.INIT=1'b0;
  DFFCE CsrPlugin_mstatus_MIE_s1 (
    .Q(CsrPlugin_mstatus_MIE),
    .D(n17836_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_mstatus_MIE_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_mstatus_MIE_s1.INIT=1'b0;
  DFFCE CsrPlugin_mstatus_MPIE_s1 (
    .Q(CsrPlugin_mstatus_MPIE),
    .D(n17837_4),
    .CLK(sys_clk),
    .CE(CsrPlugin_mstatus_MIE_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_mstatus_MPIE_s1.INIT=1'b0;
  DFFCE CsrPlugin_sstatus_SIE_s1 (
    .Q(CsrPlugin_sstatus_SIE),
    .D(n17841_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_sstatus_SIE_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_sstatus_SIE_s1.INIT=1'b0;
  DFFCE CsrPlugin_sstatus_SPIE_s1 (
    .Q(CsrPlugin_sstatus_SPIE),
    .D(n17842_4),
    .CLK(sys_clk),
    .CE(CsrPlugin_sstatus_SIE_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_sstatus_SPIE_s1.INIT=1'b0;
  DFFPE CsrPlugin_sstatus_SPP_0_s1 (
    .Q(CsrPlugin_sstatus_SPP[0]),
    .D(n17840_4),
    .CLK(sys_clk),
    .CE(CsrPlugin_sstatus_SIE_8),
    .PRESET(systemCd_logic_outputReset) 
);
defparam CsrPlugin_sstatus_SPP_0_s1.INIT=1'b1;
  DFFCE CsrPlugin_pipelineLiberator_pcValids_0_s1 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_0),
    .D(n17774_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_pipelineLiberator_pcValids_0_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s1.INIT=1'b0;
  DFFCE CsrPlugin_pipelineLiberator_pcValids_1_s1 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_1),
    .D(n17775_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_pipelineLiberator_pcValids_1_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s1.INIT=1'b0;
  DFFCE CsrPlugin_pipelineLiberator_pcValids_2_s1 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_2),
    .D(n17776_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_s1.INIT=1'b0;
  DFFCE execute_arbitration_isValid_s1 (
    .Q(execute_arbitration_isValid),
    .D(n17847_5),
    .CLK(sys_clk),
    .CE(execute_arbitration_isValid_14),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam execute_arbitration_isValid_s1.INIT=1'b0;
  DFFCE memory_arbitration_isValid_s1 (
    .Q(memory_arbitration_isValid),
    .D(n17849_7),
    .CLK(sys_clk),
    .CE(memory_arbitration_isValid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam memory_arbitration_isValid_s1.INIT=1'b0;
  DFFCE writeBack_arbitration_isValid_s1 (
    .Q(writeBack_arbitration_isValid),
    .D(n17851_5),
    .CLK(sys_clk),
    .CE(writeBack_arbitration_isValid_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam writeBack_arbitration_isValid_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]),
    .D(n19756_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_30_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]),
    .D(n19757_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_30_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_29_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]),
    .D(n19758_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_29_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_28_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]),
    .D(n19759_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_28_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_27_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]),
    .D(n19760_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_27_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_26_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]),
    .D(n19761_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_26_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_25_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]),
    .D(n19762_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_25_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_24_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .D(n19763_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_24_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_23_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .D(n19764_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_23_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_22_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .D(n19765_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_22_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_21_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .D(n19766_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_21_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_20_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .D(n19767_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_20_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_19_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .D(n19768_7),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_19_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_18_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .D(n19769_7),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_18_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_17_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .D(n19770_7),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_17_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_16_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .D(n19771_7),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_16_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_15_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .D(n19772_11),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_15_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_14_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]),
    .D(n19773_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_14_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_13_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]),
    .D(n19774_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_13_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_12_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]),
    .D(n19775_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_12_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_11_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]),
    .D(n19776_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_11_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_10_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]),
    .D(n19777_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_10_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_9_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]),
    .D(n19778_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_9_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_8_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]),
    .D(n19779_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_8_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_7_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]),
    .D(n19780_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_7_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_6_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]),
    .D(n19781_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_6_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_5_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]),
    .D(n19782_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_5_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_4_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]),
    .D(n19783_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_4_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_3_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]),
    .D(n19784_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_3_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_2_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]),
    .D(n19785_6),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_2_s1.INIT=1'b0;
  DFFE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_1_s1 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[1]),
    .D(n19786_5),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11) 
);
defparam _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_1_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_31_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[31]),
    .D(n20101_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_31_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_30_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[30]),
    .D(n20102_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_30_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_29_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[29]),
    .D(n20103_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_29_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_28_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[28]),
    .D(n20104_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_28_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_27_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[27]),
    .D(n20105_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_27_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_26_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[26]),
    .D(n20106_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_26_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_25_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[25]),
    .D(n20107_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_25_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_24_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[24]),
    .D(n20108_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_24_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_23_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[23]),
    .D(n20109_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_23_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_22_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[22]),
    .D(n20110_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_22_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_21_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[21]),
    .D(n20111_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_21_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_20_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[20]),
    .D(n20112_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_20_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_19_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[19]),
    .D(n20113_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_19_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_18_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[18]),
    .D(n20114_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_18_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_17_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[17]),
    .D(n20115_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_17_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_16_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[16]),
    .D(n20116_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_16_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_15_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[15]),
    .D(n20117_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_15_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_14_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[14]),
    .D(n20118_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_14_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_13_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[13]),
    .D(n20119_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_13_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_12_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[12]),
    .D(n20120_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_12_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_11_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[11]),
    .D(n20121_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_11_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_10_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[10]),
    .D(n20122_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_10_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_9_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[9]),
    .D(n20123_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_9_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_8_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[8]),
    .D(n20124_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_8_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_7_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[7]),
    .D(n20125_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_7_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_6_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[6]),
    .D(n20126_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_6_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_5_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[5]),
    .D(n20127_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_5_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_4_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[4]),
    .D(n20128_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_4_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_3_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[3]),
    .D(n20129_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_3_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_2_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[2]),
    .D(n20130_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_2_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_1_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[1]),
    .D(n20131_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_1_s1.INIT=1'b0;
  DFFE memory_MulDivIterativePlugin_rs1_0_s1 (
    .Q(memory_MulDivIterativePlugin_rs1[0]),
    .D(n20132_3),
    .CLK(sys_clk),
    .CE(memory_MulDivIterativePlugin_rs1_31_10) 
);
defparam memory_MulDivIterativePlugin_rs1_0_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .D(n20606_5),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1.INIT=1'b0;
  DFFSE CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .D(n20571_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10),
    .SET(DBusCachedPlugin_exceptionBus_valid) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1.INIT=1'b1;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .D(n20608_7),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
    .D(n20609_11),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .D(n20610_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .D(n20611_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .D(n20612_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .D(n20613_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .D(n20614_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .D(n20615_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .D(n20616_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .D(n20617_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .D(n20618_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .D(n20619_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .D(n20620_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .D(n20621_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .D(n20622_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .D(n20623_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .D(n20624_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .D(n20625_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .D(n20626_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .D(n20627_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .D(n20628_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .D(n20629_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .D(n20630_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .D(n20631_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .D(n20632_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .D(n20633_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .D(n20634_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .D(n20635_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .D(n20636_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .D(n20637_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .D(n20638_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .D(n20639_6),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .D(n20640_4),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .D(n20641_4),
    .CLK(sys_clk),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1.INIT=1'b0;
  DFFE CsrPlugin_scause_interrupt_s1 (
    .Q(CsrPlugin_scause_interrupt),
    .D(n21161_4),
    .CLK(sys_clk),
    .CE(CsrPlugin_scause_interrupt_8) 
);
defparam CsrPlugin_scause_interrupt_s1.INIT=1'b0;
  DFFE CsrPlugin_scause_exceptionCode_3_s1 (
    .Q(CsrPlugin_scause_exceptionCode[3]),
    .D(n21162_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_scause_interrupt_8) 
);
defparam CsrPlugin_scause_exceptionCode_3_s1.INIT=1'b0;
  DFFE CsrPlugin_scause_exceptionCode_2_s1 (
    .Q(CsrPlugin_scause_exceptionCode[2]),
    .D(n21163_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_scause_interrupt_8) 
);
defparam CsrPlugin_scause_exceptionCode_2_s1.INIT=1'b0;
  DFFE CsrPlugin_scause_exceptionCode_1_s1 (
    .Q(CsrPlugin_scause_exceptionCode[1]),
    .D(n21164_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_scause_interrupt_8) 
);
defparam CsrPlugin_scause_exceptionCode_1_s1.INIT=1'b0;
  DFFE CsrPlugin_scause_exceptionCode_0_s1 (
    .Q(CsrPlugin_scause_exceptionCode[0]),
    .D(n21165_5),
    .CLK(sys_clk),
    .CE(CsrPlugin_scause_interrupt_8) 
);
defparam CsrPlugin_scause_exceptionCode_0_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_31_s1 (
    .Q(CsrPlugin_sepc[31]),
    .D(n21166_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_31_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_30_s1 (
    .Q(CsrPlugin_sepc[30]),
    .D(n21167_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_30_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_29_s1 (
    .Q(CsrPlugin_sepc[29]),
    .D(n21168_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_29_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_28_s1 (
    .Q(CsrPlugin_sepc[28]),
    .D(n21169_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_28_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_27_s1 (
    .Q(CsrPlugin_sepc[27]),
    .D(n21170_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_27_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_26_s1 (
    .Q(CsrPlugin_sepc[26]),
    .D(n21171_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_26_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_25_s1 (
    .Q(CsrPlugin_sepc[25]),
    .D(n21172_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_25_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_24_s1 (
    .Q(CsrPlugin_sepc[24]),
    .D(n21173_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_24_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_23_s1 (
    .Q(CsrPlugin_sepc[23]),
    .D(n21174_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_23_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_22_s1 (
    .Q(CsrPlugin_sepc[22]),
    .D(n21175_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_22_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_21_s1 (
    .Q(CsrPlugin_sepc[21]),
    .D(n21176_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_21_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_20_s1 (
    .Q(CsrPlugin_sepc[20]),
    .D(n21177_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_20_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_19_s1 (
    .Q(CsrPlugin_sepc[19]),
    .D(n21178_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_19_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_18_s1 (
    .Q(CsrPlugin_sepc[18]),
    .D(n21179_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_18_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_17_s1 (
    .Q(CsrPlugin_sepc[17]),
    .D(n21180_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_17_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_16_s1 (
    .Q(CsrPlugin_sepc[16]),
    .D(n21181_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_16_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_15_s1 (
    .Q(CsrPlugin_sepc[15]),
    .D(n21182_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_15_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_14_s1 (
    .Q(CsrPlugin_sepc[14]),
    .D(n21183_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_14_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_13_s1 (
    .Q(CsrPlugin_sepc[13]),
    .D(n21184_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_13_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_12_s1 (
    .Q(CsrPlugin_sepc[12]),
    .D(n21185_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_12_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_11_s1 (
    .Q(CsrPlugin_sepc[11]),
    .D(n21186_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_11_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_10_s1 (
    .Q(CsrPlugin_sepc[10]),
    .D(n21187_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_10_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_9_s1 (
    .Q(CsrPlugin_sepc[9]),
    .D(n21188_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_9_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_8_s1 (
    .Q(CsrPlugin_sepc[8]),
    .D(n21189_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_8_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_7_s1 (
    .Q(CsrPlugin_sepc[7]),
    .D(n21190_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_7_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_6_s1 (
    .Q(CsrPlugin_sepc[6]),
    .D(n21191_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_6_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_5_s1 (
    .Q(CsrPlugin_sepc[5]),
    .D(n21192_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_5_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_4_s1 (
    .Q(CsrPlugin_sepc[4]),
    .D(n21193_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_4_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_3_s1 (
    .Q(CsrPlugin_sepc[3]),
    .D(n21194_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_3_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_2_s1 (
    .Q(CsrPlugin_sepc[2]),
    .D(n21195_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_2_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_1_s1 (
    .Q(CsrPlugin_sepc[1]),
    .D(n21196_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_1_s1.INIT=1'b0;
  DFFE CsrPlugin_sepc_0_s1 (
    .Q(CsrPlugin_sepc[0]),
    .D(n21197_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_sepc_31_8) 
);
defparam CsrPlugin_sepc_0_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_31_s1 (
    .Q(CsrPlugin_stval[31]),
    .D(n21198_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_31_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_30_s1 (
    .Q(CsrPlugin_stval[30]),
    .D(n21199_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_30_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_29_s1 (
    .Q(CsrPlugin_stval[29]),
    .D(n21200_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_29_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_28_s1 (
    .Q(CsrPlugin_stval[28]),
    .D(n21201_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_28_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_27_s1 (
    .Q(CsrPlugin_stval[27]),
    .D(n21202_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_27_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_26_s1 (
    .Q(CsrPlugin_stval[26]),
    .D(n21203_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_26_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_25_s1 (
    .Q(CsrPlugin_stval[25]),
    .D(n21204_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_25_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_24_s1 (
    .Q(CsrPlugin_stval[24]),
    .D(n21205_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_24_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_23_s1 (
    .Q(CsrPlugin_stval[23]),
    .D(n21206_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_23_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_22_s1 (
    .Q(CsrPlugin_stval[22]),
    .D(n21207_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_22_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_21_s1 (
    .Q(CsrPlugin_stval[21]),
    .D(n21208_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_21_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_20_s1 (
    .Q(CsrPlugin_stval[20]),
    .D(n21209_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_20_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_19_s1 (
    .Q(CsrPlugin_stval[19]),
    .D(n21210_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_19_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_18_s1 (
    .Q(CsrPlugin_stval[18]),
    .D(n21211_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_18_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_17_s1 (
    .Q(CsrPlugin_stval[17]),
    .D(n21212_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_17_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_16_s1 (
    .Q(CsrPlugin_stval[16]),
    .D(n21213_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_16_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_15_s1 (
    .Q(CsrPlugin_stval[15]),
    .D(n21214_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_15_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_14_s1 (
    .Q(CsrPlugin_stval[14]),
    .D(n21215_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_14_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_13_s1 (
    .Q(CsrPlugin_stval[13]),
    .D(n21216_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_13_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_12_s1 (
    .Q(CsrPlugin_stval[12]),
    .D(n21217_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_12_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_11_s1 (
    .Q(CsrPlugin_stval[11]),
    .D(n21218_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_11_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_10_s1 (
    .Q(CsrPlugin_stval[10]),
    .D(n21219_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_10_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_9_s1 (
    .Q(CsrPlugin_stval[9]),
    .D(n21220_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_9_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_8_s1 (
    .Q(CsrPlugin_stval[8]),
    .D(n21221_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_8_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_7_s1 (
    .Q(CsrPlugin_stval[7]),
    .D(n21222_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_7_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_6_s1 (
    .Q(CsrPlugin_stval[6]),
    .D(n21223_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_6_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_5_s1 (
    .Q(CsrPlugin_stval[5]),
    .D(n21224_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_5_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_4_s1 (
    .Q(CsrPlugin_stval[4]),
    .D(n21225_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_4_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_3_s1 (
    .Q(CsrPlugin_stval[3]),
    .D(n21226_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_3_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_2_s1 (
    .Q(CsrPlugin_stval[2]),
    .D(n21227_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_2_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_1_s1 (
    .Q(CsrPlugin_stval[1]),
    .D(n21228_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_1_s1.INIT=1'b0;
  DFFE CsrPlugin_stval_0_s1 (
    .Q(CsrPlugin_stval[0]),
    .D(n21229_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_stval_31_8) 
);
defparam CsrPlugin_stval_0_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_31_s1 (
    .Q(CsrPlugin_mepc[31]),
    .D(n21235_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_31_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_30_s1 (
    .Q(CsrPlugin_mepc[30]),
    .D(n21236_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_30_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_29_s1 (
    .Q(CsrPlugin_mepc[29]),
    .D(n21237_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_29_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_28_s1 (
    .Q(CsrPlugin_mepc[28]),
    .D(n21238_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_28_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_27_s1 (
    .Q(CsrPlugin_mepc[27]),
    .D(n21239_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_27_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_26_s1 (
    .Q(CsrPlugin_mepc[26]),
    .D(n21240_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_26_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_25_s1 (
    .Q(CsrPlugin_mepc[25]),
    .D(n21241_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_25_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_24_s1 (
    .Q(CsrPlugin_mepc[24]),
    .D(n21242_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_24_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_23_s1 (
    .Q(CsrPlugin_mepc[23]),
    .D(n21243_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_23_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_22_s1 (
    .Q(CsrPlugin_mepc[22]),
    .D(n21244_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_22_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_21_s1 (
    .Q(CsrPlugin_mepc[21]),
    .D(n21245_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_21_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_20_s1 (
    .Q(CsrPlugin_mepc[20]),
    .D(n21246_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_20_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_19_s1 (
    .Q(CsrPlugin_mepc[19]),
    .D(n21247_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_19_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_18_s1 (
    .Q(CsrPlugin_mepc[18]),
    .D(n21248_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_18_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_17_s1 (
    .Q(CsrPlugin_mepc[17]),
    .D(n21249_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_17_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_16_s1 (
    .Q(CsrPlugin_mepc[16]),
    .D(n21250_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_16_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_15_s1 (
    .Q(CsrPlugin_mepc[15]),
    .D(n21251_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_15_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_14_s1 (
    .Q(CsrPlugin_mepc[14]),
    .D(n21252_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_14_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_13_s1 (
    .Q(CsrPlugin_mepc[13]),
    .D(n21253_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_13_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_12_s1 (
    .Q(CsrPlugin_mepc[12]),
    .D(n21254_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_12_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_11_s1 (
    .Q(CsrPlugin_mepc[11]),
    .D(n21255_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_11_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_10_s1 (
    .Q(CsrPlugin_mepc[10]),
    .D(n21256_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_10_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_9_s1 (
    .Q(CsrPlugin_mepc[9]),
    .D(n21257_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_9_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_8_s1 (
    .Q(CsrPlugin_mepc[8]),
    .D(n21258_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_8_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_7_s1 (
    .Q(CsrPlugin_mepc[7]),
    .D(n21259_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_7_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_6_s1 (
    .Q(CsrPlugin_mepc[6]),
    .D(n21260_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_6_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_5_s1 (
    .Q(CsrPlugin_mepc[5]),
    .D(n21261_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_5_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_4_s1 (
    .Q(CsrPlugin_mepc[4]),
    .D(n21262_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_4_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_3_s1 (
    .Q(CsrPlugin_mepc[3]),
    .D(n21263_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_3_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_2_s1 (
    .Q(CsrPlugin_mepc[2]),
    .D(n21264_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_2_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_1_s1 (
    .Q(CsrPlugin_mepc[1]),
    .D(n21265_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_1_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_0_s1 (
    .Q(CsrPlugin_mepc[0]),
    .D(n21266_3),
    .CLK(sys_clk),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_0_s1.INIT=1'b0;
  DFFCE MmuPlugin_shared_state_1_2_s2 (
    .Q(MmuPlugin_shared_state_1[2]),
    .D(n17246_19),
    .CLK(sys_clk),
    .CE(MmuPlugin_shared_state_1_0_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_shared_state_1_2_s2.INIT=1'b0;
  DFFCE MmuPlugin_shared_state_1_1_s2 (
    .Q(MmuPlugin_shared_state_1[1]),
    .D(n17247_21),
    .CLK(sys_clk),
    .CE(MmuPlugin_shared_state_1_0_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_shared_state_1_1_s2.INIT=1'b0;
  DFFCE MmuPlugin_shared_state_1_0_s2 (
    .Q(MmuPlugin_shared_state_1[0]),
    .D(n17249_17),
    .CLK(sys_clk),
    .CE(MmuPlugin_shared_state_1_0_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam MmuPlugin_shared_state_1_0_s2.INIT=1'b0;
  DFFCE IBusCachedPlugin_decodePc_pcReg_0_s1 (
    .Q(IBusCachedPlugin_decodePc_pcReg[0]),
    .D(_zz_IBusCachedPlugin_jump_pcLoad_payload_5[0]),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_decodePc_pcReg_0_18),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFRE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_15_s8 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_15_13),
    .D(IBusCachedPlugin_decompressor_output_payload_rsp_inst[15]),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11),
    .RESET(n19772_7) 
);
  DFFRE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_16_s8 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_16_13),
    .D(IBusCachedPlugin_decompressor_output_payload_rsp_inst[16]),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11),
    .RESET(n19772_7) 
);
  DFFRE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_17_s8 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_17_13),
    .D(IBusCachedPlugin_decompressor_output_payload_rsp_inst[17]),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11),
    .RESET(n19772_7) 
);
  DFFRE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_18_s8 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_18_13),
    .D(IBusCachedPlugin_decompressor_output_payload_rsp_inst[18]),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11),
    .RESET(n19772_7) 
);
  DFFRE _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_19_s8 (
    .Q(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_19_13),
    .D(IBusCachedPlugin_decompressor_output_payload_rsp_inst[19]),
    .CLK(sys_clk),
    .CE(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_31_11),
    .RESET(n19772_7) 
);
  DFFCE IBusCachedPlugin_injector_port_state_2_s1 (
    .Q(IBusCachedPlugin_injector_port_state[2]),
    .D(n17859_26),
    .CLK(sys_clk),
    .CE(IBusCachedPlugin_injector_port_state_2_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_injector_port_state_2_s1.INIT=1'b0;
  DFFC cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rValid_s1 (
    .Q(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_15),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rValid_s1.INIT=1'b0;
  DFFC IBusCachedPlugin_injector_port_state_0_s4 (
    .Q(IBusCachedPlugin_injector_port_state[0]),
    .D(n17861_32),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_injector_port_state_0_s4.INIT=1'b0;
  DFF MmuPlugin_shared_portSortedOh_0_s1 (
    .Q(MmuPlugin_shared_portSortedOh[0]),
    .D(_zz_MmuPlugin_shared_refills_2_1_11),
    .CLK(sys_clk) 
);
defparam MmuPlugin_shared_portSortedOh_0_s1.INIT=1'b0;
  DFFC memory_to_writeBack_IS_DBUS_SHARING_s4 (
    .Q(memory_to_writeBack_IS_DBUS_SHARING),
    .D(n17846_13),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam memory_to_writeBack_IS_DBUS_SHARING_s4.INIT=1'b0;
  DFFP cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN_s5 (
    .Q(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .D(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready_16),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
defparam cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN_s5.INIT=1'b1;
  DFFC IBusCachedPlugin_injector_port_state_1_s2 (
    .Q(IBusCachedPlugin_injector_port_state[1]),
    .D(n17860_27),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam IBusCachedPlugin_injector_port_state_1_s2.INIT=1'b0;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s (
    .DO(_zz_RegFilePlugin_regFile_port0[31:0]),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_c[19:15],GND,GND,GND,GND,GND}),
    .CLKA(sys_clk),
    .CLKB(sys_clk),
    .CEA(lastStageRegFileWrite_valid),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_1=3'b000;
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0 (
    .DO({RegFilePlugin_regFile_87,RegFilePlugin_regFile_86,RegFilePlugin_regFile_85,RegFilePlugin_regFile_84}),
    .DI(lastStageRegFileWrite_payload_data[3:0]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s (
    .DO({RegFilePlugin_regFile_91,RegFilePlugin_regFile_90,RegFilePlugin_regFile_89,RegFilePlugin_regFile_88}),
    .DI(lastStageRegFileWrite_payload_data[7:4]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s (
    .DO({RegFilePlugin_regFile_95,RegFilePlugin_regFile_94,RegFilePlugin_regFile_93,RegFilePlugin_regFile_92}),
    .DI(lastStageRegFileWrite_payload_data[11:8]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s (
    .DO({RegFilePlugin_regFile_99,RegFilePlugin_regFile_98,RegFilePlugin_regFile_97,RegFilePlugin_regFile_96}),
    .DI(lastStageRegFileWrite_payload_data[15:12]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s (
    .DO({RegFilePlugin_regFile_103,RegFilePlugin_regFile_102,RegFilePlugin_regFile_101,RegFilePlugin_regFile_100}),
    .DI(lastStageRegFileWrite_payload_data[19:16]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s (
    .DO({RegFilePlugin_regFile_107,RegFilePlugin_regFile_106,RegFilePlugin_regFile_105,RegFilePlugin_regFile_104}),
    .DI(lastStageRegFileWrite_payload_data[23:20]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_6_s (
    .DO({RegFilePlugin_regFile_111,RegFilePlugin_regFile_110,RegFilePlugin_regFile_109,RegFilePlugin_regFile_108}),
    .DI(lastStageRegFileWrite_payload_data[27:24]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_0_7_s (
    .DO({RegFilePlugin_regFile_115,RegFilePlugin_regFile_114,RegFilePlugin_regFile_113,RegFilePlugin_regFile_112}),
    .DI(lastStageRegFileWrite_payload_data[31:28]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_155),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_0_s (
    .DO({RegFilePlugin_regFile_119,RegFilePlugin_regFile_118,RegFilePlugin_regFile_117,RegFilePlugin_regFile_116}),
    .DI(lastStageRegFileWrite_payload_data[3:0]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_1_s (
    .DO({RegFilePlugin_regFile_123,RegFilePlugin_regFile_122,RegFilePlugin_regFile_121,RegFilePlugin_regFile_120}),
    .DI(lastStageRegFileWrite_payload_data[7:4]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_2_s (
    .DO({RegFilePlugin_regFile_127,RegFilePlugin_regFile_126,RegFilePlugin_regFile_125,RegFilePlugin_regFile_124}),
    .DI(lastStageRegFileWrite_payload_data[11:8]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_3_s (
    .DO({RegFilePlugin_regFile_131,RegFilePlugin_regFile_130,RegFilePlugin_regFile_129,RegFilePlugin_regFile_128}),
    .DI(lastStageRegFileWrite_payload_data[15:12]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_4_s (
    .DO({RegFilePlugin_regFile_135,RegFilePlugin_regFile_134,RegFilePlugin_regFile_133,RegFilePlugin_regFile_132}),
    .DI(lastStageRegFileWrite_payload_data[19:16]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_5_s (
    .DO({RegFilePlugin_regFile_139,RegFilePlugin_regFile_138,RegFilePlugin_regFile_137,RegFilePlugin_regFile_136}),
    .DI(lastStageRegFileWrite_payload_data[23:20]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_6_s (
    .DO({RegFilePlugin_regFile_143,RegFilePlugin_regFile_142,RegFilePlugin_regFile_141,RegFilePlugin_regFile_140}),
    .DI(lastStageRegFileWrite_payload_data[27:24]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  RAM16SDP4 RegFilePlugin_regFile_RegFilePlugin_regFile_1_7_s (
    .DO({RegFilePlugin_regFile_147,RegFilePlugin_regFile_146,RegFilePlugin_regFile_145,RegFilePlugin_regFile_144}),
    .DI(lastStageRegFileWrite_payload_data[31:28]),
    .WAD(lastStageRegFileWrite_payload_address[3:0]),
    .RAD(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23:20]),
    .WRE(RegFilePlugin_regFile_153),
    .CLK(sys_clk) 
);
  MULT18X18 execute_MUL_HL_33_s1 (
    .DOUT({DOUT[35:34],execute_to_memory_MUL_HL[33:0]}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .B({GND,GND,execute_RS2[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(GND) 
);
defparam execute_MUL_HL_33_s1.AREG=1'b0;
defparam execute_MUL_HL_33_s1.ASIGN_REG=1'b0;
defparam execute_MUL_HL_33_s1.BREG=1'b0;
defparam execute_MUL_HL_33_s1.BSIGN_REG=1'b0;
defparam execute_MUL_HL_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HL_33_s1.OUT_REG=1'b1;
defparam execute_MUL_HL_33_s1.PIPE_REG=1'b0;
defparam execute_MUL_HL_33_s1.SOA_REG=1'b0;
  MULT18X18 execute_MUL_LH_33_s1 (
    .DOUT({DOUT_0[35:34],execute_to_memory_MUL_LH[33:0]}),
    .SOA(SOA_0[17:0]),
    .SOB(SOB_0[17:0]),
    .A({GND,GND,execute_RS1[15:0]}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(GND) 
);
defparam execute_MUL_LH_33_s1.AREG=1'b0;
defparam execute_MUL_LH_33_s1.ASIGN_REG=1'b0;
defparam execute_MUL_LH_33_s1.BREG=1'b0;
defparam execute_MUL_LH_33_s1.BSIGN_REG=1'b0;
defparam execute_MUL_LH_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LH_33_s1.OUT_REG=1'b1;
defparam execute_MUL_LH_33_s1.PIPE_REG=1'b0;
defparam execute_MUL_LH_33_s1.SOA_REG=1'b0;
  MULT18X18 execute_MUL_HH_33_s2 (
    .DOUT({DOUT_1[35:32],execute_to_memory_MUL_HH[31:0]}),
    .SOA(SOA_1[17:0]),
    .SOB(SOB_1[17:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(GND) 
);
defparam execute_MUL_HH_33_s2.AREG=1'b0;
defparam execute_MUL_HH_33_s2.ASIGN_REG=1'b0;
defparam execute_MUL_HH_33_s2.BREG=1'b0;
defparam execute_MUL_HH_33_s2.BSIGN_REG=1'b0;
defparam execute_MUL_HH_33_s2.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HH_33_s2.OUT_REG=1'b1;
defparam execute_MUL_HH_33_s2.PIPE_REG=1'b0;
defparam execute_MUL_HH_33_s2.SOA_REG=1'b0;
  MULT18X18 execute_MUL_LL_31_s1 (
    .DOUT({DOUT_2[35:32],execute_to_memory_MUL_LL[31:0]}),
    .SOA(SOA_2[17:0]),
    .SOB(SOB_2[17:0]),
    .A({GND,GND,execute_RS1[15:0]}),
    .B({GND,GND,execute_RS2[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(sys_clk),
    .CE(execute_to_memory_IS_DBUS_SHARING_8),
    .RESET(GND) 
);
defparam execute_MUL_LL_31_s1.AREG=1'b0;
defparam execute_MUL_LL_31_s1.ASIGN_REG=1'b0;
defparam execute_MUL_LL_31_s1.BREG=1'b0;
defparam execute_MUL_LL_31_s1.BSIGN_REG=1'b0;
defparam execute_MUL_LL_31_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LL_31_s1.OUT_REG=1'b1;
defparam execute_MUL_LL_31_s1.PIPE_REG=1'b0;
defparam execute_MUL_LL_31_s1.SOA_REG=1'b0;
  ALU54D add_5883_s1 (
    .DOUT({DOUT_3[53:52],memory_to_writeBack_MUL_LOW[51:0]}),
    .CASO(CASO[54:0]),
    .A({_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[49:0]}),
    .B({execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33:0],GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(sys_clk),
    .CE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESET(GND) 
);
defparam add_5883_s1.ACCLOAD_REG=1'b0;
defparam add_5883_s1.ALUD_MODE=0;
defparam add_5883_s1.ALU_RESET_MODE="SYNC";
defparam add_5883_s1.AREG=1'b0;
defparam add_5883_s1.ASIGN_REG=1'b0;
defparam add_5883_s1.BREG=1'b0;
defparam add_5883_s1.BSIGN_REG=1'b0;
defparam add_5883_s1.B_ADD_SUB=1'b0;
defparam add_5883_s1.C_ADD_SUB=1'b0;
defparam add_5883_s1.OUT_REG=1'b1;
  ALU54D add_4_s1 (
    .DOUT({DOUT_4[53:51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[49:0]}),
    .CASO(CASO_0[54:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_to_memory_MUL_LL[31:0]}),
    .B({execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33:0],GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(GND),
    .CE(VCC),
    .RESET(GND) 
);
defparam add_4_s1.ACCLOAD_REG=1'b0;
defparam add_4_s1.ALUD_MODE=0;
defparam add_4_s1.ALU_RESET_MODE="SYNC";
defparam add_4_s1.AREG=1'b0;
defparam add_4_s1.ASIGN_REG=1'b0;
defparam add_4_s1.BREG=1'b0;
defparam add_4_s1.BSIGN_REG=1'b0;
defparam add_4_s1.B_ADD_SUB=1'b0;
defparam add_4_s1.C_ADD_SUB=1'b0;
defparam add_4_s1.OUT_REG=1'b0;
  ALU _zz_execute_SrcPlugin_addSub_0_s (
    .SUM(_zz_execute_SrcPlugin_addSub[0]),
    .COUT(_zz_execute_SrcPlugin_addSub_0_2),
    .I0(decode_to_execute_SRC1[0]),
    .I1(_zz_execute_SrcPlugin_addSub_3[0]),
    .I3(GND),
    .CIN(decode_to_execute_SRC_USE_SUB_LESS) 
);
defparam _zz_execute_SrcPlugin_addSub_0_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_1_s (
    .SUM(_zz_execute_SrcPlugin_addSub[1]),
    .COUT(_zz_execute_SrcPlugin_addSub_1_2),
    .I0(decode_to_execute_SRC1[1]),
    .I1(_zz_execute_SrcPlugin_addSub_3[1]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_0_2) 
);
defparam _zz_execute_SrcPlugin_addSub_1_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_2_s (
    .SUM(_zz_execute_SrcPlugin_addSub[2]),
    .COUT(_zz_execute_SrcPlugin_addSub_2_2),
    .I0(decode_to_execute_SRC1[2]),
    .I1(_zz_execute_SrcPlugin_addSub_3[2]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_1_2) 
);
defparam _zz_execute_SrcPlugin_addSub_2_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_3_s (
    .SUM(_zz_execute_SrcPlugin_addSub[3]),
    .COUT(_zz_execute_SrcPlugin_addSub_3_2),
    .I0(decode_to_execute_SRC1[3]),
    .I1(_zz_execute_SrcPlugin_addSub_3[3]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_2_2) 
);
defparam _zz_execute_SrcPlugin_addSub_3_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_4_s (
    .SUM(_zz_execute_SrcPlugin_addSub[4]),
    .COUT(_zz_execute_SrcPlugin_addSub_4_2),
    .I0(decode_to_execute_SRC1[4]),
    .I1(_zz_execute_SrcPlugin_addSub_3[4]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_3_2) 
);
defparam _zz_execute_SrcPlugin_addSub_4_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_5_s (
    .SUM(_zz_execute_SrcPlugin_addSub[5]),
    .COUT(_zz_execute_SrcPlugin_addSub_5_2),
    .I0(decode_to_execute_SRC1[5]),
    .I1(_zz_execute_SrcPlugin_addSub_3[5]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_4_2) 
);
defparam _zz_execute_SrcPlugin_addSub_5_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_6_s (
    .SUM(_zz_execute_SrcPlugin_addSub[6]),
    .COUT(_zz_execute_SrcPlugin_addSub_6_2),
    .I0(decode_to_execute_SRC1[6]),
    .I1(_zz_execute_SrcPlugin_addSub_3[6]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_5_2) 
);
defparam _zz_execute_SrcPlugin_addSub_6_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_7_s (
    .SUM(_zz_execute_SrcPlugin_addSub[7]),
    .COUT(_zz_execute_SrcPlugin_addSub_7_2),
    .I0(decode_to_execute_SRC1[7]),
    .I1(_zz_execute_SrcPlugin_addSub_3[7]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_6_2) 
);
defparam _zz_execute_SrcPlugin_addSub_7_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_8_s (
    .SUM(_zz_execute_SrcPlugin_addSub[8]),
    .COUT(_zz_execute_SrcPlugin_addSub_8_2),
    .I0(decode_to_execute_SRC1[8]),
    .I1(_zz_execute_SrcPlugin_addSub_3[8]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_7_2) 
);
defparam _zz_execute_SrcPlugin_addSub_8_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_9_s (
    .SUM(_zz_execute_SrcPlugin_addSub[9]),
    .COUT(_zz_execute_SrcPlugin_addSub_9_2),
    .I0(decode_to_execute_SRC1[9]),
    .I1(_zz_execute_SrcPlugin_addSub_3[9]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_8_2) 
);
defparam _zz_execute_SrcPlugin_addSub_9_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_10_s (
    .SUM(_zz_execute_SrcPlugin_addSub[10]),
    .COUT(_zz_execute_SrcPlugin_addSub_10_2),
    .I0(decode_to_execute_SRC1[10]),
    .I1(_zz_execute_SrcPlugin_addSub_3[10]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_9_2) 
);
defparam _zz_execute_SrcPlugin_addSub_10_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_11_s (
    .SUM(_zz_execute_SrcPlugin_addSub[11]),
    .COUT(_zz_execute_SrcPlugin_addSub_11_2),
    .I0(decode_to_execute_SRC1[11]),
    .I1(_zz_execute_SrcPlugin_addSub_3[11]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_10_2) 
);
defparam _zz_execute_SrcPlugin_addSub_11_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_12_s (
    .SUM(_zz_execute_SrcPlugin_addSub[12]),
    .COUT(_zz_execute_SrcPlugin_addSub_12_2),
    .I0(decode_to_execute_SRC1[12]),
    .I1(_zz_execute_SrcPlugin_addSub_3[12]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_11_2) 
);
defparam _zz_execute_SrcPlugin_addSub_12_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_13_s (
    .SUM(_zz_execute_SrcPlugin_addSub[13]),
    .COUT(_zz_execute_SrcPlugin_addSub_13_2),
    .I0(decode_to_execute_SRC1[13]),
    .I1(_zz_execute_SrcPlugin_addSub_3[13]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_12_2) 
);
defparam _zz_execute_SrcPlugin_addSub_13_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_14_s (
    .SUM(_zz_execute_SrcPlugin_addSub[14]),
    .COUT(_zz_execute_SrcPlugin_addSub_14_2),
    .I0(decode_to_execute_SRC1[14]),
    .I1(_zz_execute_SrcPlugin_addSub_3[14]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_13_2) 
);
defparam _zz_execute_SrcPlugin_addSub_14_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_15_s (
    .SUM(_zz_execute_SrcPlugin_addSub[15]),
    .COUT(_zz_execute_SrcPlugin_addSub_15_2),
    .I0(decode_to_execute_SRC1[15]),
    .I1(_zz_execute_SrcPlugin_addSub_3[15]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_14_2) 
);
defparam _zz_execute_SrcPlugin_addSub_15_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_16_s (
    .SUM(_zz_execute_SrcPlugin_addSub[16]),
    .COUT(_zz_execute_SrcPlugin_addSub_16_2),
    .I0(decode_to_execute_SRC1[16]),
    .I1(_zz_execute_SrcPlugin_addSub_3[16]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_15_2) 
);
defparam _zz_execute_SrcPlugin_addSub_16_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_17_s (
    .SUM(_zz_execute_SrcPlugin_addSub[17]),
    .COUT(_zz_execute_SrcPlugin_addSub_17_2),
    .I0(decode_to_execute_SRC1[17]),
    .I1(_zz_execute_SrcPlugin_addSub_3[17]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_16_2) 
);
defparam _zz_execute_SrcPlugin_addSub_17_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_18_s (
    .SUM(_zz_execute_SrcPlugin_addSub[18]),
    .COUT(_zz_execute_SrcPlugin_addSub_18_2),
    .I0(decode_to_execute_SRC1[18]),
    .I1(_zz_execute_SrcPlugin_addSub_3[18]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_17_2) 
);
defparam _zz_execute_SrcPlugin_addSub_18_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_19_s (
    .SUM(_zz_execute_SrcPlugin_addSub[19]),
    .COUT(_zz_execute_SrcPlugin_addSub_19_2),
    .I0(decode_to_execute_SRC1[19]),
    .I1(_zz_execute_SrcPlugin_addSub_3[19]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_18_2) 
);
defparam _zz_execute_SrcPlugin_addSub_19_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_20_s (
    .SUM(_zz_execute_SrcPlugin_addSub[20]),
    .COUT(_zz_execute_SrcPlugin_addSub_20_2),
    .I0(decode_to_execute_SRC1[20]),
    .I1(_zz_execute_SrcPlugin_addSub_3[20]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_19_2) 
);
defparam _zz_execute_SrcPlugin_addSub_20_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_21_s (
    .SUM(_zz_execute_SrcPlugin_addSub[21]),
    .COUT(_zz_execute_SrcPlugin_addSub_21_2),
    .I0(decode_to_execute_SRC1[21]),
    .I1(_zz_execute_SrcPlugin_addSub_3[21]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_20_2) 
);
defparam _zz_execute_SrcPlugin_addSub_21_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_22_s (
    .SUM(_zz_execute_SrcPlugin_addSub[22]),
    .COUT(_zz_execute_SrcPlugin_addSub_22_2),
    .I0(decode_to_execute_SRC1[22]),
    .I1(_zz_execute_SrcPlugin_addSub_3[22]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_21_2) 
);
defparam _zz_execute_SrcPlugin_addSub_22_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_23_s (
    .SUM(_zz_execute_SrcPlugin_addSub[23]),
    .COUT(_zz_execute_SrcPlugin_addSub_23_2),
    .I0(decode_to_execute_SRC1[23]),
    .I1(_zz_execute_SrcPlugin_addSub_3[23]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_22_2) 
);
defparam _zz_execute_SrcPlugin_addSub_23_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_24_s (
    .SUM(_zz_execute_SrcPlugin_addSub[24]),
    .COUT(_zz_execute_SrcPlugin_addSub_24_2),
    .I0(decode_to_execute_SRC1[24]),
    .I1(_zz_execute_SrcPlugin_addSub_3[24]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_23_2) 
);
defparam _zz_execute_SrcPlugin_addSub_24_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_25_s (
    .SUM(_zz_execute_SrcPlugin_addSub[25]),
    .COUT(_zz_execute_SrcPlugin_addSub_25_2),
    .I0(decode_to_execute_SRC1[25]),
    .I1(_zz_execute_SrcPlugin_addSub_3[25]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_24_2) 
);
defparam _zz_execute_SrcPlugin_addSub_25_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_26_s (
    .SUM(_zz_execute_SrcPlugin_addSub[26]),
    .COUT(_zz_execute_SrcPlugin_addSub_26_2),
    .I0(decode_to_execute_SRC1[26]),
    .I1(_zz_execute_SrcPlugin_addSub_3[26]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_25_2) 
);
defparam _zz_execute_SrcPlugin_addSub_26_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_27_s (
    .SUM(_zz_execute_SrcPlugin_addSub[27]),
    .COUT(_zz_execute_SrcPlugin_addSub_27_2),
    .I0(decode_to_execute_SRC1[27]),
    .I1(_zz_execute_SrcPlugin_addSub_3[27]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_26_2) 
);
defparam _zz_execute_SrcPlugin_addSub_27_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_28_s (
    .SUM(_zz_execute_SrcPlugin_addSub[28]),
    .COUT(_zz_execute_SrcPlugin_addSub_28_2),
    .I0(decode_to_execute_SRC1[28]),
    .I1(_zz_execute_SrcPlugin_addSub_3[28]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_27_2) 
);
defparam _zz_execute_SrcPlugin_addSub_28_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_29_s (
    .SUM(_zz_execute_SrcPlugin_addSub[29]),
    .COUT(_zz_execute_SrcPlugin_addSub_29_2),
    .I0(decode_to_execute_SRC1[29]),
    .I1(_zz_execute_SrcPlugin_addSub_3[29]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_28_2) 
);
defparam _zz_execute_SrcPlugin_addSub_29_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_30_s (
    .SUM(_zz_execute_SrcPlugin_addSub[30]),
    .COUT(_zz_execute_SrcPlugin_addSub_30_2),
    .I0(decode_to_execute_SRC1[30]),
    .I1(_zz_execute_SrcPlugin_addSub_3[30]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_29_2) 
);
defparam _zz_execute_SrcPlugin_addSub_30_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_31_s (
    .SUM(_zz_execute_SrcPlugin_addSub[31]),
    .COUT(_zz_execute_SrcPlugin_addSub_31_0_COUT),
    .I0(decode_to_execute_SRC1[31]),
    .I1(_zz_execute_SrcPlugin_addSub_3[31]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_30_2) 
);
defparam _zz_execute_SrcPlugin_addSub_31_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_1_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[1]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_1_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[1]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc),
    .I3(GND),
    .CIN(GND) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_1_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_3_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[3]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_3_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[3]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_2_4) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_3_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_4_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[4]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_4_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[4]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_3_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_4_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_5_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[5]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_5_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[5]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_4_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_5_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_6_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[6]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_6_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[6]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_5_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_6_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_7_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[7]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_7_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[7]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_6_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_7_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_8_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[8]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_8_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[8]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_7_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_8_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_9_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[9]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_9_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[9]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_8_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_9_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_10_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[10]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_10_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[10]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_9_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_10_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_11_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[11]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_11_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[11]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_10_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_11_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_12_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[12]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_12_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[12]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_11_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_12_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_13_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[13]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_13_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[13]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_12_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_13_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_14_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[14]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_14_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[14]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_13_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_14_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_15_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[15]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_15_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[15]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_14_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_15_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_16_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[16]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_16_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[16]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_15_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_16_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_17_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[17]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_17_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[17]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_16_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_17_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_18_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[18]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_18_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[18]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_17_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_18_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_19_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[19]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_19_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[19]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_18_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_19_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_20_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[20]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_20_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[20]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_19_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_20_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_21_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[21]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_21_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[21]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_20_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_21_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_22_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[22]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_22_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[22]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_21_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_22_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_23_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[23]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_23_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[23]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_22_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_23_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_24_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[24]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_24_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[24]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_23_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_24_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_25_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[25]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_25_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[25]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_24_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_25_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_26_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[26]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_26_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[26]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_25_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_26_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_27_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[27]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_27_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[27]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_26_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_27_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_28_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[28]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_28_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[28]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_27_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_28_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_29_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[29]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_29_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[29]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_28_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_29_s.ALU_MODE=0;
  ALU IBusCachedPlugin_decodePc_pcPlus_30_s (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[30]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_30_2),
    .I0(IBusCachedPlugin_decodePc_pcReg[30]),
    .I1(GND),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_29_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_30_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_0_s (
    .SUM(execute_BranchPlugin_branchAdder[0]),
    .COUT(execute_BranchPlugin_branchAdder_0_2),
    .I0(execute_BranchPlugin_branch_src1[0]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam execute_BranchPlugin_branchAdder_0_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_1_s (
    .SUM(execute_BranchPlugin_branchAdder[1]),
    .COUT(execute_BranchPlugin_branchAdder_1_2),
    .I0(execute_BranchPlugin_branch_src1[1]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6[1]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_0_2) 
);
defparam execute_BranchPlugin_branchAdder_1_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_2_s (
    .SUM(execute_BranchPlugin_branchAdder[2]),
    .COUT(execute_BranchPlugin_branchAdder_2_2),
    .I0(execute_BranchPlugin_branch_src1[2]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6[2]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_1_2) 
);
defparam execute_BranchPlugin_branchAdder_2_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_3_s (
    .SUM(execute_BranchPlugin_branchAdder[3]),
    .COUT(execute_BranchPlugin_branchAdder_3_2),
    .I0(execute_BranchPlugin_branch_src1[3]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6[3]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_2_2) 
);
defparam execute_BranchPlugin_branchAdder_3_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_4_s (
    .SUM(execute_BranchPlugin_branchAdder[4]),
    .COUT(execute_BranchPlugin_branchAdder_4_2),
    .I0(execute_BranchPlugin_branch_src1[4]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6[4]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_3_2) 
);
defparam execute_BranchPlugin_branchAdder_4_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_5_s (
    .SUM(execute_BranchPlugin_branchAdder[5]),
    .COUT(execute_BranchPlugin_branchAdder_5_2),
    .I0(execute_BranchPlugin_branch_src1[5]),
    .I1(decode_to_execute_INSTRUCTION[25]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_4_2) 
);
defparam execute_BranchPlugin_branchAdder_5_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_6_s (
    .SUM(execute_BranchPlugin_branchAdder[6]),
    .COUT(execute_BranchPlugin_branchAdder_6_2),
    .I0(execute_BranchPlugin_branch_src1[6]),
    .I1(decode_to_execute_INSTRUCTION[26]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_5_2) 
);
defparam execute_BranchPlugin_branchAdder_6_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_7_s (
    .SUM(execute_BranchPlugin_branchAdder[7]),
    .COUT(execute_BranchPlugin_branchAdder_7_2),
    .I0(execute_BranchPlugin_branch_src1[7]),
    .I1(decode_to_execute_INSTRUCTION[27]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_6_2) 
);
defparam execute_BranchPlugin_branchAdder_7_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_8_s (
    .SUM(execute_BranchPlugin_branchAdder[8]),
    .COUT(execute_BranchPlugin_branchAdder_8_2),
    .I0(execute_BranchPlugin_branch_src1[8]),
    .I1(decode_to_execute_INSTRUCTION[28]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_7_2) 
);
defparam execute_BranchPlugin_branchAdder_8_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_9_s (
    .SUM(execute_BranchPlugin_branchAdder[9]),
    .COUT(execute_BranchPlugin_branchAdder_9_2),
    .I0(execute_BranchPlugin_branch_src1[9]),
    .I1(decode_to_execute_INSTRUCTION[29]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_8_2) 
);
defparam execute_BranchPlugin_branchAdder_9_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_10_s (
    .SUM(execute_BranchPlugin_branchAdder[10]),
    .COUT(execute_BranchPlugin_branchAdder_10_2),
    .I0(execute_BranchPlugin_branch_src1[10]),
    .I1(decode_to_execute_INSTRUCTION[30]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_9_2) 
);
defparam execute_BranchPlugin_branchAdder_10_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_11_s (
    .SUM(execute_BranchPlugin_branchAdder[11]),
    .COUT(execute_BranchPlugin_branchAdder_11_2),
    .I0(execute_BranchPlugin_branch_src1[11]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6[11]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_10_2) 
);
defparam execute_BranchPlugin_branchAdder_11_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_12_s (
    .SUM(execute_BranchPlugin_branchAdder[12]),
    .COUT(execute_BranchPlugin_branchAdder_12_2),
    .I0(execute_BranchPlugin_branch_src1[12]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_12_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_11_2) 
);
defparam execute_BranchPlugin_branchAdder_12_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_13_s (
    .SUM(execute_BranchPlugin_branchAdder[13]),
    .COUT(execute_BranchPlugin_branchAdder_13_2),
    .I0(execute_BranchPlugin_branch_src1[13]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_13_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_12_2) 
);
defparam execute_BranchPlugin_branchAdder_13_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_14_s (
    .SUM(execute_BranchPlugin_branchAdder[14]),
    .COUT(execute_BranchPlugin_branchAdder_14_2),
    .I0(execute_BranchPlugin_branch_src1[14]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_14_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_13_2) 
);
defparam execute_BranchPlugin_branchAdder_14_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_15_s (
    .SUM(execute_BranchPlugin_branchAdder[15]),
    .COUT(execute_BranchPlugin_branchAdder_15_2),
    .I0(execute_BranchPlugin_branch_src1[15]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_15_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_14_2) 
);
defparam execute_BranchPlugin_branchAdder_15_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_16_s (
    .SUM(execute_BranchPlugin_branchAdder[16]),
    .COUT(execute_BranchPlugin_branchAdder_16_2),
    .I0(execute_BranchPlugin_branch_src1[16]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_16_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_15_2) 
);
defparam execute_BranchPlugin_branchAdder_16_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_17_s (
    .SUM(execute_BranchPlugin_branchAdder[17]),
    .COUT(execute_BranchPlugin_branchAdder_17_2),
    .I0(execute_BranchPlugin_branch_src1[17]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_17_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_16_2) 
);
defparam execute_BranchPlugin_branchAdder_17_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_18_s (
    .SUM(execute_BranchPlugin_branchAdder[18]),
    .COUT(execute_BranchPlugin_branchAdder_18_2),
    .I0(execute_BranchPlugin_branch_src1[18]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_18_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_17_2) 
);
defparam execute_BranchPlugin_branchAdder_18_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_19_s (
    .SUM(execute_BranchPlugin_branchAdder[19]),
    .COUT(execute_BranchPlugin_branchAdder_19_2),
    .I0(execute_BranchPlugin_branch_src1[19]),
    .I1(_zz_execute_BranchPlugin_branch_src2_6_19_12),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_18_2) 
);
defparam execute_BranchPlugin_branchAdder_19_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_20_s (
    .SUM(execute_BranchPlugin_branchAdder[20]),
    .COUT(execute_BranchPlugin_branchAdder_20_2),
    .I0(execute_BranchPlugin_branch_src1[20]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_19_2) 
);
defparam execute_BranchPlugin_branchAdder_20_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_21_s (
    .SUM(execute_BranchPlugin_branchAdder[21]),
    .COUT(execute_BranchPlugin_branchAdder_21_2),
    .I0(execute_BranchPlugin_branch_src1[21]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_20_2) 
);
defparam execute_BranchPlugin_branchAdder_21_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_22_s (
    .SUM(execute_BranchPlugin_branchAdder[22]),
    .COUT(execute_BranchPlugin_branchAdder_22_2),
    .I0(execute_BranchPlugin_branch_src1[22]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_21_2) 
);
defparam execute_BranchPlugin_branchAdder_22_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_23_s (
    .SUM(execute_BranchPlugin_branchAdder[23]),
    .COUT(execute_BranchPlugin_branchAdder_23_2),
    .I0(execute_BranchPlugin_branch_src1[23]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_22_2) 
);
defparam execute_BranchPlugin_branchAdder_23_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_24_s (
    .SUM(execute_BranchPlugin_branchAdder[24]),
    .COUT(execute_BranchPlugin_branchAdder_24_2),
    .I0(execute_BranchPlugin_branch_src1[24]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_23_2) 
);
defparam execute_BranchPlugin_branchAdder_24_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_25_s (
    .SUM(execute_BranchPlugin_branchAdder[25]),
    .COUT(execute_BranchPlugin_branchAdder_25_2),
    .I0(execute_BranchPlugin_branch_src1[25]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_24_2) 
);
defparam execute_BranchPlugin_branchAdder_25_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_26_s (
    .SUM(execute_BranchPlugin_branchAdder[26]),
    .COUT(execute_BranchPlugin_branchAdder_26_2),
    .I0(execute_BranchPlugin_branch_src1[26]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_25_2) 
);
defparam execute_BranchPlugin_branchAdder_26_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_27_s (
    .SUM(execute_BranchPlugin_branchAdder[27]),
    .COUT(execute_BranchPlugin_branchAdder_27_2),
    .I0(execute_BranchPlugin_branch_src1[27]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_26_2) 
);
defparam execute_BranchPlugin_branchAdder_27_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_28_s (
    .SUM(execute_BranchPlugin_branchAdder[28]),
    .COUT(execute_BranchPlugin_branchAdder_28_2),
    .I0(execute_BranchPlugin_branch_src1[28]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_27_2) 
);
defparam execute_BranchPlugin_branchAdder_28_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_29_s (
    .SUM(execute_BranchPlugin_branchAdder[29]),
    .COUT(execute_BranchPlugin_branchAdder_29_2),
    .I0(execute_BranchPlugin_branch_src1[29]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_28_2) 
);
defparam execute_BranchPlugin_branchAdder_29_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_30_s (
    .SUM(execute_BranchPlugin_branchAdder[30]),
    .COUT(execute_BranchPlugin_branchAdder_30_2),
    .I0(execute_BranchPlugin_branch_src1[30]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_29_2) 
);
defparam execute_BranchPlugin_branchAdder_30_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_31_s (
    .SUM(execute_BranchPlugin_branchAdder[31]),
    .COUT(execute_BranchPlugin_branchAdder_31_0_COUT),
    .I0(execute_BranchPlugin_branch_src1[31]),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_30_2) 
);
defparam execute_BranchPlugin_branchAdder_31_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_32_s (
    .SUM(writeBack_MulPlugin_result[32]),
    .COUT(writeBack_MulPlugin_result_32_3),
    .I0(memory_to_writeBack_MUL_LOW[32]),
    .I1(memory_to_writeBack_MUL_HH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam writeBack_MulPlugin_result_32_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_33_s (
    .SUM(writeBack_MulPlugin_result[33]),
    .COUT(writeBack_MulPlugin_result_33_3),
    .I0(memory_to_writeBack_MUL_LOW[33]),
    .I1(memory_to_writeBack_MUL_HH[1]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_32_3) 
);
defparam writeBack_MulPlugin_result_33_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_34_s (
    .SUM(writeBack_MulPlugin_result[34]),
    .COUT(writeBack_MulPlugin_result_34_3),
    .I0(memory_to_writeBack_MUL_LOW[34]),
    .I1(memory_to_writeBack_MUL_HH[2]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_33_3) 
);
defparam writeBack_MulPlugin_result_34_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_35_s (
    .SUM(writeBack_MulPlugin_result[35]),
    .COUT(writeBack_MulPlugin_result_35_3),
    .I0(memory_to_writeBack_MUL_LOW[35]),
    .I1(memory_to_writeBack_MUL_HH[3]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_34_3) 
);
defparam writeBack_MulPlugin_result_35_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_36_s (
    .SUM(writeBack_MulPlugin_result[36]),
    .COUT(writeBack_MulPlugin_result_36_3),
    .I0(memory_to_writeBack_MUL_LOW[36]),
    .I1(memory_to_writeBack_MUL_HH[4]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_35_3) 
);
defparam writeBack_MulPlugin_result_36_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_37_s (
    .SUM(writeBack_MulPlugin_result[37]),
    .COUT(writeBack_MulPlugin_result_37_3),
    .I0(memory_to_writeBack_MUL_LOW[37]),
    .I1(memory_to_writeBack_MUL_HH[5]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_36_3) 
);
defparam writeBack_MulPlugin_result_37_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_38_s (
    .SUM(writeBack_MulPlugin_result[38]),
    .COUT(writeBack_MulPlugin_result_38_3),
    .I0(memory_to_writeBack_MUL_LOW[38]),
    .I1(memory_to_writeBack_MUL_HH[6]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_37_3) 
);
defparam writeBack_MulPlugin_result_38_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_39_s (
    .SUM(writeBack_MulPlugin_result[39]),
    .COUT(writeBack_MulPlugin_result_39_3),
    .I0(memory_to_writeBack_MUL_LOW[39]),
    .I1(memory_to_writeBack_MUL_HH[7]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_38_3) 
);
defparam writeBack_MulPlugin_result_39_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_40_s (
    .SUM(writeBack_MulPlugin_result[40]),
    .COUT(writeBack_MulPlugin_result_40_3),
    .I0(memory_to_writeBack_MUL_LOW[40]),
    .I1(memory_to_writeBack_MUL_HH[8]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_39_3) 
);
defparam writeBack_MulPlugin_result_40_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_41_s (
    .SUM(writeBack_MulPlugin_result[41]),
    .COUT(writeBack_MulPlugin_result_41_3),
    .I0(memory_to_writeBack_MUL_LOW[41]),
    .I1(memory_to_writeBack_MUL_HH[9]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_40_3) 
);
defparam writeBack_MulPlugin_result_41_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_42_s (
    .SUM(writeBack_MulPlugin_result[42]),
    .COUT(writeBack_MulPlugin_result_42_3),
    .I0(memory_to_writeBack_MUL_LOW[42]),
    .I1(memory_to_writeBack_MUL_HH[10]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_41_3) 
);
defparam writeBack_MulPlugin_result_42_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_43_s (
    .SUM(writeBack_MulPlugin_result[43]),
    .COUT(writeBack_MulPlugin_result_43_3),
    .I0(memory_to_writeBack_MUL_LOW[43]),
    .I1(memory_to_writeBack_MUL_HH[11]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_42_3) 
);
defparam writeBack_MulPlugin_result_43_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_44_s (
    .SUM(writeBack_MulPlugin_result[44]),
    .COUT(writeBack_MulPlugin_result_44_3),
    .I0(memory_to_writeBack_MUL_LOW[44]),
    .I1(memory_to_writeBack_MUL_HH[12]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_43_3) 
);
defparam writeBack_MulPlugin_result_44_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_45_s (
    .SUM(writeBack_MulPlugin_result[45]),
    .COUT(writeBack_MulPlugin_result_45_3),
    .I0(memory_to_writeBack_MUL_LOW[45]),
    .I1(memory_to_writeBack_MUL_HH[13]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_44_3) 
);
defparam writeBack_MulPlugin_result_45_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_46_s (
    .SUM(writeBack_MulPlugin_result[46]),
    .COUT(writeBack_MulPlugin_result_46_3),
    .I0(memory_to_writeBack_MUL_LOW[46]),
    .I1(memory_to_writeBack_MUL_HH[14]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_45_3) 
);
defparam writeBack_MulPlugin_result_46_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_47_s (
    .SUM(writeBack_MulPlugin_result[47]),
    .COUT(writeBack_MulPlugin_result_47_3),
    .I0(memory_to_writeBack_MUL_LOW[47]),
    .I1(memory_to_writeBack_MUL_HH[15]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_46_3) 
);
defparam writeBack_MulPlugin_result_47_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_48_s (
    .SUM(writeBack_MulPlugin_result[48]),
    .COUT(writeBack_MulPlugin_result_48_3),
    .I0(memory_to_writeBack_MUL_LOW[48]),
    .I1(memory_to_writeBack_MUL_HH[16]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_47_3) 
);
defparam writeBack_MulPlugin_result_48_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_49_s (
    .SUM(writeBack_MulPlugin_result[49]),
    .COUT(writeBack_MulPlugin_result_49_3),
    .I0(memory_to_writeBack_MUL_LOW[49]),
    .I1(memory_to_writeBack_MUL_HH[17]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_48_3) 
);
defparam writeBack_MulPlugin_result_49_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_50_s (
    .SUM(writeBack_MulPlugin_result[50]),
    .COUT(writeBack_MulPlugin_result_50_3),
    .I0(memory_to_writeBack_MUL_LOW[50]),
    .I1(memory_to_writeBack_MUL_HH[18]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_49_3) 
);
defparam writeBack_MulPlugin_result_50_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_51_s (
    .SUM(writeBack_MulPlugin_result[51]),
    .COUT(writeBack_MulPlugin_result_51_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[19]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_50_3) 
);
defparam writeBack_MulPlugin_result_51_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_52_s (
    .SUM(writeBack_MulPlugin_result[52]),
    .COUT(writeBack_MulPlugin_result_52_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[20]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_51_3) 
);
defparam writeBack_MulPlugin_result_52_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_53_s (
    .SUM(writeBack_MulPlugin_result[53]),
    .COUT(writeBack_MulPlugin_result_53_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[21]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_52_3) 
);
defparam writeBack_MulPlugin_result_53_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_54_s (
    .SUM(writeBack_MulPlugin_result[54]),
    .COUT(writeBack_MulPlugin_result_54_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[22]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_53_3) 
);
defparam writeBack_MulPlugin_result_54_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_55_s (
    .SUM(writeBack_MulPlugin_result[55]),
    .COUT(writeBack_MulPlugin_result_55_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[23]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_54_3) 
);
defparam writeBack_MulPlugin_result_55_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_56_s (
    .SUM(writeBack_MulPlugin_result[56]),
    .COUT(writeBack_MulPlugin_result_56_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[24]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_55_3) 
);
defparam writeBack_MulPlugin_result_56_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_57_s (
    .SUM(writeBack_MulPlugin_result[57]),
    .COUT(writeBack_MulPlugin_result_57_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[25]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_56_3) 
);
defparam writeBack_MulPlugin_result_57_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_58_s (
    .SUM(writeBack_MulPlugin_result[58]),
    .COUT(writeBack_MulPlugin_result_58_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[26]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_57_3) 
);
defparam writeBack_MulPlugin_result_58_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_59_s (
    .SUM(writeBack_MulPlugin_result[59]),
    .COUT(writeBack_MulPlugin_result_59_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[27]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_58_3) 
);
defparam writeBack_MulPlugin_result_59_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_60_s (
    .SUM(writeBack_MulPlugin_result[60]),
    .COUT(writeBack_MulPlugin_result_60_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[28]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_59_3) 
);
defparam writeBack_MulPlugin_result_60_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_61_s (
    .SUM(writeBack_MulPlugin_result[61]),
    .COUT(writeBack_MulPlugin_result_61_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[29]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_60_3) 
);
defparam writeBack_MulPlugin_result_61_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_62_s (
    .SUM(writeBack_MulPlugin_result[62]),
    .COUT(writeBack_MulPlugin_result_62_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[30]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_61_3) 
);
defparam writeBack_MulPlugin_result_62_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_63_s (
    .SUM(writeBack_MulPlugin_result[63]),
    .COUT(writeBack_MulPlugin_result_63_0_COUT),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[31]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_62_3) 
);
defparam writeBack_MulPlugin_result_63_s.ALU_MODE=0;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_0_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[0]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_0_3),
    .I0(memory_MulDivIterativePlugin_rs1[31]),
    .I1(memory_MulDivIterativePlugin_rs2[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_0_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_1_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[1]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_1_3),
    .I0(memory_MulDivIterativePlugin_accumulator[0]),
    .I1(memory_MulDivIterativePlugin_rs2[1]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_0_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_1_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_2_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[2]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_2_3),
    .I0(memory_MulDivIterativePlugin_accumulator[1]),
    .I1(memory_MulDivIterativePlugin_rs2[2]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_1_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_2_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_3_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[3]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_3_3),
    .I0(memory_MulDivIterativePlugin_accumulator[2]),
    .I1(memory_MulDivIterativePlugin_rs2[3]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_2_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_3_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_4_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[4]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_4_3),
    .I0(memory_MulDivIterativePlugin_accumulator[3]),
    .I1(memory_MulDivIterativePlugin_rs2[4]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_3_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_4_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_5_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[5]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_5_3),
    .I0(memory_MulDivIterativePlugin_accumulator[4]),
    .I1(memory_MulDivIterativePlugin_rs2[5]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_4_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_5_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_6_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[6]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_6_3),
    .I0(memory_MulDivIterativePlugin_accumulator[5]),
    .I1(memory_MulDivIterativePlugin_rs2[6]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_5_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_6_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_7_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[7]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_7_3),
    .I0(memory_MulDivIterativePlugin_accumulator[6]),
    .I1(memory_MulDivIterativePlugin_rs2[7]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_6_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_7_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_8_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[8]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_8_3),
    .I0(memory_MulDivIterativePlugin_accumulator[7]),
    .I1(memory_MulDivIterativePlugin_rs2[8]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_7_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_8_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_9_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[9]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_9_3),
    .I0(memory_MulDivIterativePlugin_accumulator[8]),
    .I1(memory_MulDivIterativePlugin_rs2[9]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_8_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_9_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_10_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[10]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_10_3),
    .I0(memory_MulDivIterativePlugin_accumulator[9]),
    .I1(memory_MulDivIterativePlugin_rs2[10]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_9_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_10_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_11_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[11]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_11_3),
    .I0(memory_MulDivIterativePlugin_accumulator[10]),
    .I1(memory_MulDivIterativePlugin_rs2[11]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_10_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_11_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_12_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[12]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_12_3),
    .I0(memory_MulDivIterativePlugin_accumulator[11]),
    .I1(memory_MulDivIterativePlugin_rs2[12]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_11_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_12_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_13_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[13]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_13_3),
    .I0(memory_MulDivIterativePlugin_accumulator[12]),
    .I1(memory_MulDivIterativePlugin_rs2[13]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_12_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_13_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_14_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[14]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_14_3),
    .I0(memory_MulDivIterativePlugin_accumulator[13]),
    .I1(memory_MulDivIterativePlugin_rs2[14]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_13_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_14_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_15_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[15]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_15_3),
    .I0(memory_MulDivIterativePlugin_accumulator[14]),
    .I1(memory_MulDivIterativePlugin_rs2[15]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_14_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_15_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_16_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[16]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_16_3),
    .I0(memory_MulDivIterativePlugin_accumulator[15]),
    .I1(memory_MulDivIterativePlugin_rs2[16]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_15_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_16_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_17_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[17]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_17_3),
    .I0(memory_MulDivIterativePlugin_accumulator[16]),
    .I1(memory_MulDivIterativePlugin_rs2[17]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_16_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_17_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_18_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[18]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_18_3),
    .I0(memory_MulDivIterativePlugin_accumulator[17]),
    .I1(memory_MulDivIterativePlugin_rs2[18]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_17_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_18_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_19_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[19]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_19_3),
    .I0(memory_MulDivIterativePlugin_accumulator[18]),
    .I1(memory_MulDivIterativePlugin_rs2[19]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_18_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_19_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_20_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[20]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_20_3),
    .I0(memory_MulDivIterativePlugin_accumulator[19]),
    .I1(memory_MulDivIterativePlugin_rs2[20]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_19_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_20_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_21_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[21]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_21_3),
    .I0(memory_MulDivIterativePlugin_accumulator[20]),
    .I1(memory_MulDivIterativePlugin_rs2[21]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_20_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_21_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_22_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[22]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_22_3),
    .I0(memory_MulDivIterativePlugin_accumulator[21]),
    .I1(memory_MulDivIterativePlugin_rs2[22]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_21_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_22_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_23_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[23]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_23_3),
    .I0(memory_MulDivIterativePlugin_accumulator[22]),
    .I1(memory_MulDivIterativePlugin_rs2[23]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_22_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_23_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_24_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[24]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_24_3),
    .I0(memory_MulDivIterativePlugin_accumulator[23]),
    .I1(memory_MulDivIterativePlugin_rs2[24]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_23_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_24_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_25_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[25]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_25_3),
    .I0(memory_MulDivIterativePlugin_accumulator[24]),
    .I1(memory_MulDivIterativePlugin_rs2[25]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_24_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_25_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_26_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[26]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_26_3),
    .I0(memory_MulDivIterativePlugin_accumulator[25]),
    .I1(memory_MulDivIterativePlugin_rs2[26]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_25_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_26_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_27_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[27]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_27_3),
    .I0(memory_MulDivIterativePlugin_accumulator[26]),
    .I1(memory_MulDivIterativePlugin_rs2[27]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_26_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_27_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_28_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[28]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_28_3),
    .I0(memory_MulDivIterativePlugin_accumulator[27]),
    .I1(memory_MulDivIterativePlugin_rs2[28]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_27_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_28_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_29_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[29]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_29_3),
    .I0(memory_MulDivIterativePlugin_accumulator[28]),
    .I1(memory_MulDivIterativePlugin_rs2[29]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_28_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_29_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_30_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[30]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_30_3),
    .I0(memory_MulDivIterativePlugin_accumulator[29]),
    .I1(memory_MulDivIterativePlugin_rs2[30]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_29_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_30_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_31_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[31]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_31_3),
    .I0(memory_MulDivIterativePlugin_accumulator[30]),
    .I1(memory_MulDivIterativePlugin_rs2[31]),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_30_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_31_s.ALU_MODE=1;
  ALU memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_32_s (
    .SUM(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator[32]),
    .COUT(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_32_0_COUT),
    .I0(memory_MulDivIterativePlugin_accumulator[31]),
    .I1(GND),
    .I3(GND),
    .CIN(memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_31_3) 
);
defparam memory_MulDivIterativePlugin_div_stage_0_remainderMinusDenominator_32_s.ALU_MODE=1;
  ALU IBusCachedPlugin_decodePc_pcPlus_2_s0 (
    .SUM(IBusCachedPlugin_decodePc_pcPlus[2]),
    .COUT(IBusCachedPlugin_decodePc_pcPlus_2_4),
    .I0(IBusCachedPlugin_decodePc_pcReg[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc),
    .I3(GND),
    .CIN(IBusCachedPlugin_decodePc_pcPlus_1_2) 
);
defparam IBusCachedPlugin_decodePc_pcPlus_2_s0.ALU_MODE=1;
  ALU n2423_s0 (
    .SUM(n2423_1_SUM),
    .COUT(n2423_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2423_s0.ALU_MODE=3;
  ALU n2424_s0 (
    .SUM(n2424_1_SUM),
    .COUT(n2424_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n2423_3) 
);
defparam n2424_s0.ALU_MODE=3;
  ALU n2425_s0 (
    .SUM(n2425_1_SUM),
    .COUT(n2425_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n2424_3) 
);
defparam n2425_s0.ALU_MODE=3;
  ALU n2426_s0 (
    .SUM(n2426_1_SUM),
    .COUT(n2426_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n2425_3) 
);
defparam n2426_s0.ALU_MODE=3;
  ALU n2427_s0 (
    .SUM(n2427_1_SUM),
    .COUT(n2427_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n2426_3) 
);
defparam n2427_s0.ALU_MODE=3;
  ALU n2428_s0 (
    .SUM(n2428_1_SUM),
    .COUT(n2428_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n2427_3) 
);
defparam n2428_s0.ALU_MODE=3;
  ALU n2429_s0 (
    .SUM(n2429_1_SUM),
    .COUT(n2429_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n2428_3) 
);
defparam n2429_s0.ALU_MODE=3;
  ALU n2430_s0 (
    .SUM(n2430_1_SUM),
    .COUT(n2430_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n2429_3) 
);
defparam n2430_s0.ALU_MODE=3;
  ALU n2431_s0 (
    .SUM(n2431_1_SUM),
    .COUT(n2431_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n2430_3) 
);
defparam n2431_s0.ALU_MODE=3;
  ALU n2432_s0 (
    .SUM(n2432_1_SUM),
    .COUT(n2432_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(GND),
    .CIN(n2431_3) 
);
defparam n2432_s0.ALU_MODE=3;
  ALU n2434_s0 (
    .SUM(n2434_1_SUM),
    .COUT(n2434_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2434_s0.ALU_MODE=3;
  ALU n2435_s0 (
    .SUM(n2435_1_SUM),
    .COUT(n2435_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n2434_3) 
);
defparam n2435_s0.ALU_MODE=3;
  ALU n2436_s0 (
    .SUM(n2436_1_SUM),
    .COUT(n2436_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n2435_3) 
);
defparam n2436_s0.ALU_MODE=3;
  ALU n2437_s0 (
    .SUM(n2437_1_SUM),
    .COUT(n2437_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n2436_3) 
);
defparam n2437_s0.ALU_MODE=3;
  ALU n2438_s0 (
    .SUM(n2438_1_SUM),
    .COUT(n2438_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n2437_3) 
);
defparam n2438_s0.ALU_MODE=3;
  ALU n2439_s0 (
    .SUM(n2439_1_SUM),
    .COUT(n2439_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n2438_3) 
);
defparam n2439_s0.ALU_MODE=3;
  ALU n2440_s0 (
    .SUM(n2440_1_SUM),
    .COUT(n2440_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n2439_3) 
);
defparam n2440_s0.ALU_MODE=3;
  ALU n2441_s0 (
    .SUM(n2441_1_SUM),
    .COUT(n2441_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n2440_3) 
);
defparam n2441_s0.ALU_MODE=3;
  ALU n2442_s0 (
    .SUM(n2442_1_SUM),
    .COUT(n2442_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n2441_3) 
);
defparam n2442_s0.ALU_MODE=3;
  ALU n2443_s0 (
    .SUM(n2443_1_SUM),
    .COUT(n2443_3),
    .I0(MmuPlugin_ports_0_cache_1_virtualAddress_0[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n2442_3) 
);
defparam n2443_s0.ALU_MODE=3;
  ALU n2445_s0 (
    .SUM(n2445_1_SUM),
    .COUT(n2445_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2445_s0.ALU_MODE=3;
  ALU n2446_s0 (
    .SUM(n2446_1_SUM),
    .COUT(n2446_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n2445_3) 
);
defparam n2446_s0.ALU_MODE=3;
  ALU n2447_s0 (
    .SUM(n2447_1_SUM),
    .COUT(n2447_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n2446_3) 
);
defparam n2447_s0.ALU_MODE=3;
  ALU n2448_s0 (
    .SUM(n2448_1_SUM),
    .COUT(n2448_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n2447_3) 
);
defparam n2448_s0.ALU_MODE=3;
  ALU n2449_s0 (
    .SUM(n2449_1_SUM),
    .COUT(n2449_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n2448_3) 
);
defparam n2449_s0.ALU_MODE=3;
  ALU n2450_s0 (
    .SUM(n2450_1_SUM),
    .COUT(n2450_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n2449_3) 
);
defparam n2450_s0.ALU_MODE=3;
  ALU n2451_s0 (
    .SUM(n2451_1_SUM),
    .COUT(n2451_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n2450_3) 
);
defparam n2451_s0.ALU_MODE=3;
  ALU n2452_s0 (
    .SUM(n2452_1_SUM),
    .COUT(n2452_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n2451_3) 
);
defparam n2452_s0.ALU_MODE=3;
  ALU n2453_s0 (
    .SUM(n2453_1_SUM),
    .COUT(n2453_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n2452_3) 
);
defparam n2453_s0.ALU_MODE=3;
  ALU n2454_s0 (
    .SUM(n2454_1_SUM),
    .COUT(n2454_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(GND),
    .CIN(n2453_3) 
);
defparam n2454_s0.ALU_MODE=3;
  ALU n2456_s0 (
    .SUM(n2456_1_SUM),
    .COUT(n2456_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2456_s0.ALU_MODE=3;
  ALU n2457_s0 (
    .SUM(n2457_1_SUM),
    .COUT(n2457_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n2456_3) 
);
defparam n2457_s0.ALU_MODE=3;
  ALU n2458_s0 (
    .SUM(n2458_1_SUM),
    .COUT(n2458_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n2457_3) 
);
defparam n2458_s0.ALU_MODE=3;
  ALU n2459_s0 (
    .SUM(n2459_1_SUM),
    .COUT(n2459_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n2458_3) 
);
defparam n2459_s0.ALU_MODE=3;
  ALU n2460_s0 (
    .SUM(n2460_1_SUM),
    .COUT(n2460_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n2459_3) 
);
defparam n2460_s0.ALU_MODE=3;
  ALU n2461_s0 (
    .SUM(n2461_1_SUM),
    .COUT(n2461_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n2460_3) 
);
defparam n2461_s0.ALU_MODE=3;
  ALU n2462_s0 (
    .SUM(n2462_1_SUM),
    .COUT(n2462_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n2461_3) 
);
defparam n2462_s0.ALU_MODE=3;
  ALU n2463_s0 (
    .SUM(n2463_1_SUM),
    .COUT(n2463_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n2462_3) 
);
defparam n2463_s0.ALU_MODE=3;
  ALU n2464_s0 (
    .SUM(n2464_1_SUM),
    .COUT(n2464_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n2463_3) 
);
defparam n2464_s0.ALU_MODE=3;
  ALU n2465_s0 (
    .SUM(n2465_1_SUM),
    .COUT(n2465_3),
    .I0(MmuPlugin_ports_0_cache_0_virtualAddress_0[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n2464_3) 
);
defparam n2465_s0.ALU_MODE=3;
  ALU n2487_s0 (
    .SUM(n2487_1_SUM),
    .COUT(n2487_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[0]),
    .I1(execute_SrcPlugin_addSub[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2487_s0.ALU_MODE=3;
  ALU n2488_s0 (
    .SUM(n2488_1_SUM),
    .COUT(n2488_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[1]),
    .I1(execute_SrcPlugin_addSub[23]),
    .I3(GND),
    .CIN(n2487_3) 
);
defparam n2488_s0.ALU_MODE=3;
  ALU n2489_s0 (
    .SUM(n2489_1_SUM),
    .COUT(n2489_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[2]),
    .I1(execute_SrcPlugin_addSub[24]),
    .I3(GND),
    .CIN(n2488_3) 
);
defparam n2489_s0.ALU_MODE=3;
  ALU n2490_s0 (
    .SUM(n2490_1_SUM),
    .COUT(n2490_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[3]),
    .I1(execute_SrcPlugin_addSub[25]),
    .I3(GND),
    .CIN(n2489_3) 
);
defparam n2490_s0.ALU_MODE=3;
  ALU n2491_s0 (
    .SUM(n2491_1_SUM),
    .COUT(n2491_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[4]),
    .I1(execute_SrcPlugin_addSub[26]),
    .I3(GND),
    .CIN(n2490_3) 
);
defparam n2491_s0.ALU_MODE=3;
  ALU n2492_s0 (
    .SUM(n2492_1_SUM),
    .COUT(n2492_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[5]),
    .I1(execute_SrcPlugin_addSub[27]),
    .I3(GND),
    .CIN(n2491_3) 
);
defparam n2492_s0.ALU_MODE=3;
  ALU n2493_s0 (
    .SUM(n2493_1_SUM),
    .COUT(n2493_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[6]),
    .I1(execute_SrcPlugin_addSub[28]),
    .I3(GND),
    .CIN(n2492_3) 
);
defparam n2493_s0.ALU_MODE=3;
  ALU n2494_s0 (
    .SUM(n2494_1_SUM),
    .COUT(n2494_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[7]),
    .I1(execute_SrcPlugin_addSub[29]),
    .I3(GND),
    .CIN(n2493_3) 
);
defparam n2494_s0.ALU_MODE=3;
  ALU n2495_s0 (
    .SUM(n2495_1_SUM),
    .COUT(n2495_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[8]),
    .I1(execute_SrcPlugin_addSub[30]),
    .I3(GND),
    .CIN(n2494_3) 
);
defparam n2495_s0.ALU_MODE=3;
  ALU n2496_s0 (
    .SUM(n2496_1_SUM),
    .COUT(n2496_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_1[9]),
    .I1(execute_SrcPlugin_addSub[31]),
    .I3(GND),
    .CIN(n2495_3) 
);
defparam n2496_s0.ALU_MODE=3;
  ALU n2498_s0 (
    .SUM(n2498_1_SUM),
    .COUT(n2498_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[0]),
    .I1(execute_SrcPlugin_addSub[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2498_s0.ALU_MODE=3;
  ALU n2499_s0 (
    .SUM(n2499_1_SUM),
    .COUT(n2499_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[1]),
    .I1(execute_SrcPlugin_addSub[13]),
    .I3(GND),
    .CIN(n2498_3) 
);
defparam n2499_s0.ALU_MODE=3;
  ALU n2500_s0 (
    .SUM(n2500_1_SUM),
    .COUT(n2500_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[2]),
    .I1(execute_SrcPlugin_addSub[14]),
    .I3(GND),
    .CIN(n2499_3) 
);
defparam n2500_s0.ALU_MODE=3;
  ALU n2501_s0 (
    .SUM(n2501_1_SUM),
    .COUT(n2501_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[3]),
    .I1(execute_SrcPlugin_addSub[15]),
    .I3(GND),
    .CIN(n2500_3) 
);
defparam n2501_s0.ALU_MODE=3;
  ALU n2502_s0 (
    .SUM(n2502_1_SUM),
    .COUT(n2502_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[4]),
    .I1(execute_SrcPlugin_addSub[16]),
    .I3(GND),
    .CIN(n2501_3) 
);
defparam n2502_s0.ALU_MODE=3;
  ALU n2503_s0 (
    .SUM(n2503_1_SUM),
    .COUT(n2503_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[5]),
    .I1(execute_SrcPlugin_addSub[17]),
    .I3(GND),
    .CIN(n2502_3) 
);
defparam n2503_s0.ALU_MODE=3;
  ALU n2504_s0 (
    .SUM(n2504_1_SUM),
    .COUT(n2504_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[6]),
    .I1(execute_SrcPlugin_addSub[18]),
    .I3(GND),
    .CIN(n2503_3) 
);
defparam n2504_s0.ALU_MODE=3;
  ALU n2505_s0 (
    .SUM(n2505_1_SUM),
    .COUT(n2505_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[7]),
    .I1(execute_SrcPlugin_addSub[19]),
    .I3(GND),
    .CIN(n2504_3) 
);
defparam n2505_s0.ALU_MODE=3;
  ALU n2506_s0 (
    .SUM(n2506_1_SUM),
    .COUT(n2506_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[8]),
    .I1(execute_SrcPlugin_addSub[20]),
    .I3(GND),
    .CIN(n2505_3) 
);
defparam n2506_s0.ALU_MODE=3;
  ALU n2507_s0 (
    .SUM(n2507_1_SUM),
    .COUT(n2507_3),
    .I0(MmuPlugin_ports_1_cache_1_virtualAddress_0[9]),
    .I1(execute_SrcPlugin_addSub[21]),
    .I3(GND),
    .CIN(n2506_3) 
);
defparam n2507_s0.ALU_MODE=3;
  ALU n2509_s0 (
    .SUM(n2509_1_SUM),
    .COUT(n2509_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[0]),
    .I1(execute_SrcPlugin_addSub[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2509_s0.ALU_MODE=3;
  ALU n2510_s0 (
    .SUM(n2510_1_SUM),
    .COUT(n2510_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[1]),
    .I1(execute_SrcPlugin_addSub[23]),
    .I3(GND),
    .CIN(n2509_3) 
);
defparam n2510_s0.ALU_MODE=3;
  ALU n2511_s0 (
    .SUM(n2511_1_SUM),
    .COUT(n2511_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[2]),
    .I1(execute_SrcPlugin_addSub[24]),
    .I3(GND),
    .CIN(n2510_3) 
);
defparam n2511_s0.ALU_MODE=3;
  ALU n2512_s0 (
    .SUM(n2512_1_SUM),
    .COUT(n2512_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[3]),
    .I1(execute_SrcPlugin_addSub[25]),
    .I3(GND),
    .CIN(n2511_3) 
);
defparam n2512_s0.ALU_MODE=3;
  ALU n2513_s0 (
    .SUM(n2513_1_SUM),
    .COUT(n2513_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[4]),
    .I1(execute_SrcPlugin_addSub[26]),
    .I3(GND),
    .CIN(n2512_3) 
);
defparam n2513_s0.ALU_MODE=3;
  ALU n2514_s0 (
    .SUM(n2514_1_SUM),
    .COUT(n2514_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[5]),
    .I1(execute_SrcPlugin_addSub[27]),
    .I3(GND),
    .CIN(n2513_3) 
);
defparam n2514_s0.ALU_MODE=3;
  ALU n2515_s0 (
    .SUM(n2515_1_SUM),
    .COUT(n2515_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[6]),
    .I1(execute_SrcPlugin_addSub[28]),
    .I3(GND),
    .CIN(n2514_3) 
);
defparam n2515_s0.ALU_MODE=3;
  ALU n2516_s0 (
    .SUM(n2516_1_SUM),
    .COUT(n2516_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[7]),
    .I1(execute_SrcPlugin_addSub[29]),
    .I3(GND),
    .CIN(n2515_3) 
);
defparam n2516_s0.ALU_MODE=3;
  ALU n2517_s0 (
    .SUM(n2517_1_SUM),
    .COUT(n2517_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[8]),
    .I1(execute_SrcPlugin_addSub[30]),
    .I3(GND),
    .CIN(n2516_3) 
);
defparam n2517_s0.ALU_MODE=3;
  ALU n2518_s0 (
    .SUM(n2518_1_SUM),
    .COUT(n2518_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_1[9]),
    .I1(execute_SrcPlugin_addSub[31]),
    .I3(GND),
    .CIN(n2517_3) 
);
defparam n2518_s0.ALU_MODE=3;
  ALU n2520_s0 (
    .SUM(n2520_1_SUM),
    .COUT(n2520_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[0]),
    .I1(execute_SrcPlugin_addSub[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2520_s0.ALU_MODE=3;
  ALU n2521_s0 (
    .SUM(n2521_1_SUM),
    .COUT(n2521_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[1]),
    .I1(execute_SrcPlugin_addSub[13]),
    .I3(GND),
    .CIN(n2520_3) 
);
defparam n2521_s0.ALU_MODE=3;
  ALU n2522_s0 (
    .SUM(n2522_1_SUM),
    .COUT(n2522_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[2]),
    .I1(execute_SrcPlugin_addSub[14]),
    .I3(GND),
    .CIN(n2521_3) 
);
defparam n2522_s0.ALU_MODE=3;
  ALU n2523_s0 (
    .SUM(n2523_1_SUM),
    .COUT(n2523_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[3]),
    .I1(execute_SrcPlugin_addSub[15]),
    .I3(GND),
    .CIN(n2522_3) 
);
defparam n2523_s0.ALU_MODE=3;
  ALU n2524_s0 (
    .SUM(n2524_1_SUM),
    .COUT(n2524_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[4]),
    .I1(execute_SrcPlugin_addSub[16]),
    .I3(GND),
    .CIN(n2523_3) 
);
defparam n2524_s0.ALU_MODE=3;
  ALU n2525_s0 (
    .SUM(n2525_1_SUM),
    .COUT(n2525_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[5]),
    .I1(execute_SrcPlugin_addSub[17]),
    .I3(GND),
    .CIN(n2524_3) 
);
defparam n2525_s0.ALU_MODE=3;
  ALU n2526_s0 (
    .SUM(n2526_1_SUM),
    .COUT(n2526_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[6]),
    .I1(execute_SrcPlugin_addSub[18]),
    .I3(GND),
    .CIN(n2525_3) 
);
defparam n2526_s0.ALU_MODE=3;
  ALU n2527_s0 (
    .SUM(n2527_1_SUM),
    .COUT(n2527_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[7]),
    .I1(execute_SrcPlugin_addSub[19]),
    .I3(GND),
    .CIN(n2526_3) 
);
defparam n2527_s0.ALU_MODE=3;
  ALU n2528_s0 (
    .SUM(n2528_1_SUM),
    .COUT(n2528_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[8]),
    .I1(execute_SrcPlugin_addSub[20]),
    .I3(GND),
    .CIN(n2527_3) 
);
defparam n2528_s0.ALU_MODE=3;
  ALU n2529_s0 (
    .SUM(n2529_1_SUM),
    .COUT(n2529_3),
    .I0(MmuPlugin_ports_1_cache_0_virtualAddress_0[9]),
    .I1(execute_SrcPlugin_addSub[21]),
    .I3(GND),
    .CIN(n2528_3) 
);
defparam n2529_s0.ALU_MODE=3;
  ALU n9475_s0 (
    .SUM(n9475_1_SUM),
    .COUT(n9475_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9475_s0.ALU_MODE=3;
  ALU n9476_s0 (
    .SUM(n9476_1_SUM),
    .COUT(n9476_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n9475_3) 
);
defparam n9476_s0.ALU_MODE=3;
  ALU n9477_s0 (
    .SUM(n9477_1_SUM),
    .COUT(n9477_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n9476_3) 
);
defparam n9477_s0.ALU_MODE=3;
  ALU n9478_s0 (
    .SUM(n9478_1_SUM),
    .COUT(n9478_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n9477_3) 
);
defparam n9478_s0.ALU_MODE=3;
  ALU n9479_s0 (
    .SUM(n9479_1_SUM),
    .COUT(n9479_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n9478_3) 
);
defparam n9479_s0.ALU_MODE=3;
  ALU n9480_s0 (
    .SUM(n9480_1_SUM),
    .COUT(n9480_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n9479_3) 
);
defparam n9480_s0.ALU_MODE=3;
  ALU n9481_s0 (
    .SUM(n9481_1_SUM),
    .COUT(n9481_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n9480_3) 
);
defparam n9481_s0.ALU_MODE=3;
  ALU n9482_s0 (
    .SUM(n9482_1_SUM),
    .COUT(n9482_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n9481_3) 
);
defparam n9482_s0.ALU_MODE=3;
  ALU n9483_s0 (
    .SUM(n9483_1_SUM),
    .COUT(n9483_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n9482_3) 
);
defparam n9483_s0.ALU_MODE=3;
  ALU n9484_s0 (
    .SUM(n9484_1_SUM),
    .COUT(n9484_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(GND),
    .CIN(n9483_3) 
);
defparam n9484_s0.ALU_MODE=3;
  ALU n9487_s0 (
    .SUM(n9487_1_SUM),
    .COUT(n9487_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9487_s0.ALU_MODE=3;
  ALU n9488_s0 (
    .SUM(n9488_1_SUM),
    .COUT(n9488_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n9487_3) 
);
defparam n9488_s0.ALU_MODE=3;
  ALU n9489_s0 (
    .SUM(n9489_1_SUM),
    .COUT(n9489_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n9488_3) 
);
defparam n9489_s0.ALU_MODE=3;
  ALU n9490_s0 (
    .SUM(n9490_1_SUM),
    .COUT(n9490_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n9489_3) 
);
defparam n9490_s0.ALU_MODE=3;
  ALU n9491_s0 (
    .SUM(n9491_1_SUM),
    .COUT(n9491_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n9490_3) 
);
defparam n9491_s0.ALU_MODE=3;
  ALU n9492_s0 (
    .SUM(n9492_1_SUM),
    .COUT(n9492_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n9491_3) 
);
defparam n9492_s0.ALU_MODE=3;
  ALU n9493_s0 (
    .SUM(n9493_1_SUM),
    .COUT(n9493_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n9492_3) 
);
defparam n9493_s0.ALU_MODE=3;
  ALU n9494_s0 (
    .SUM(n9494_1_SUM),
    .COUT(n9494_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n9493_3) 
);
defparam n9494_s0.ALU_MODE=3;
  ALU n9495_s0 (
    .SUM(n9495_1_SUM),
    .COUT(n9495_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n9494_3) 
);
defparam n9495_s0.ALU_MODE=3;
  ALU n9496_s0 (
    .SUM(n9496_1_SUM),
    .COUT(n9496_3),
    .I0(MmuPlugin_ports_0_cache_3_virtualAddress_0[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n9495_3) 
);
defparam n9496_s0.ALU_MODE=3;
  ALU n9500_s0 (
    .SUM(n9500_1_SUM),
    .COUT(n9500_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9500_s0.ALU_MODE=3;
  ALU n9501_s0 (
    .SUM(n9501_1_SUM),
    .COUT(n9501_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n9500_3) 
);
defparam n9501_s0.ALU_MODE=3;
  ALU n9502_s0 (
    .SUM(n9502_1_SUM),
    .COUT(n9502_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n9501_3) 
);
defparam n9502_s0.ALU_MODE=3;
  ALU n9503_s0 (
    .SUM(n9503_1_SUM),
    .COUT(n9503_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n9502_3) 
);
defparam n9503_s0.ALU_MODE=3;
  ALU n9504_s0 (
    .SUM(n9504_1_SUM),
    .COUT(n9504_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n9503_3) 
);
defparam n9504_s0.ALU_MODE=3;
  ALU n9505_s0 (
    .SUM(n9505_1_SUM),
    .COUT(n9505_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n9504_3) 
);
defparam n9505_s0.ALU_MODE=3;
  ALU n9506_s0 (
    .SUM(n9506_1_SUM),
    .COUT(n9506_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n9505_3) 
);
defparam n9506_s0.ALU_MODE=3;
  ALU n9507_s0 (
    .SUM(n9507_1_SUM),
    .COUT(n9507_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n9506_3) 
);
defparam n9507_s0.ALU_MODE=3;
  ALU n9508_s0 (
    .SUM(n9508_1_SUM),
    .COUT(n9508_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n9507_3) 
);
defparam n9508_s0.ALU_MODE=3;
  ALU n9509_s0 (
    .SUM(n9509_1_SUM),
    .COUT(n9509_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(GND),
    .CIN(n9508_3) 
);
defparam n9509_s0.ALU_MODE=3;
  ALU n9512_s0 (
    .SUM(n9512_1_SUM),
    .COUT(n9512_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[0]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9512_s0.ALU_MODE=3;
  ALU n9513_s0 (
    .SUM(n9513_1_SUM),
    .COUT(n9513_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[1]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n9512_3) 
);
defparam n9513_s0.ALU_MODE=3;
  ALU n9514_s0 (
    .SUM(n9514_1_SUM),
    .COUT(n9514_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n9513_3) 
);
defparam n9514_s0.ALU_MODE=3;
  ALU n9515_s0 (
    .SUM(n9515_1_SUM),
    .COUT(n9515_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n9514_3) 
);
defparam n9515_s0.ALU_MODE=3;
  ALU n9516_s0 (
    .SUM(n9516_1_SUM),
    .COUT(n9516_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n9515_3) 
);
defparam n9516_s0.ALU_MODE=3;
  ALU n9517_s0 (
    .SUM(n9517_1_SUM),
    .COUT(n9517_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n9516_3) 
);
defparam n9517_s0.ALU_MODE=3;
  ALU n9518_s0 (
    .SUM(n9518_1_SUM),
    .COUT(n9518_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n9517_3) 
);
defparam n9518_s0.ALU_MODE=3;
  ALU n9519_s0 (
    .SUM(n9519_1_SUM),
    .COUT(n9519_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n9518_3) 
);
defparam n9519_s0.ALU_MODE=3;
  ALU n9520_s0 (
    .SUM(n9520_1_SUM),
    .COUT(n9520_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n9519_3) 
);
defparam n9520_s0.ALU_MODE=3;
  ALU n9521_s0 (
    .SUM(n9521_1_SUM),
    .COUT(n9521_3),
    .I0(MmuPlugin_ports_0_cache_2_virtualAddress_0[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n9520_3) 
);
defparam n9521_s0.ALU_MODE=3;
  ALU n9816_s0 (
    .SUM(n9816_1_SUM),
    .COUT(n9816_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[0]),
    .I1(execute_SrcPlugin_addSub[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9816_s0.ALU_MODE=3;
  ALU n9817_s0 (
    .SUM(n9817_1_SUM),
    .COUT(n9817_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[1]),
    .I1(execute_SrcPlugin_addSub[23]),
    .I3(GND),
    .CIN(n9816_3) 
);
defparam n9817_s0.ALU_MODE=3;
  ALU n9818_s0 (
    .SUM(n9818_1_SUM),
    .COUT(n9818_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[2]),
    .I1(execute_SrcPlugin_addSub[24]),
    .I3(GND),
    .CIN(n9817_3) 
);
defparam n9818_s0.ALU_MODE=3;
  ALU n9819_s0 (
    .SUM(n9819_1_SUM),
    .COUT(n9819_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[3]),
    .I1(execute_SrcPlugin_addSub[25]),
    .I3(GND),
    .CIN(n9818_3) 
);
defparam n9819_s0.ALU_MODE=3;
  ALU n9820_s0 (
    .SUM(n9820_1_SUM),
    .COUT(n9820_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[4]),
    .I1(execute_SrcPlugin_addSub[26]),
    .I3(GND),
    .CIN(n9819_3) 
);
defparam n9820_s0.ALU_MODE=3;
  ALU n9821_s0 (
    .SUM(n9821_1_SUM),
    .COUT(n9821_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[5]),
    .I1(execute_SrcPlugin_addSub[27]),
    .I3(GND),
    .CIN(n9820_3) 
);
defparam n9821_s0.ALU_MODE=3;
  ALU n9822_s0 (
    .SUM(n9822_1_SUM),
    .COUT(n9822_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[6]),
    .I1(execute_SrcPlugin_addSub[28]),
    .I3(GND),
    .CIN(n9821_3) 
);
defparam n9822_s0.ALU_MODE=3;
  ALU n9823_s0 (
    .SUM(n9823_1_SUM),
    .COUT(n9823_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[7]),
    .I1(execute_SrcPlugin_addSub[29]),
    .I3(GND),
    .CIN(n9822_3) 
);
defparam n9823_s0.ALU_MODE=3;
  ALU n9824_s0 (
    .SUM(n9824_1_SUM),
    .COUT(n9824_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[8]),
    .I1(execute_SrcPlugin_addSub[30]),
    .I3(GND),
    .CIN(n9823_3) 
);
defparam n9824_s0.ALU_MODE=3;
  ALU n9825_s0 (
    .SUM(n9825_1_SUM),
    .COUT(n9825_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_1[9]),
    .I1(execute_SrcPlugin_addSub[31]),
    .I3(GND),
    .CIN(n9824_3) 
);
defparam n9825_s0.ALU_MODE=3;
  ALU n9828_s0 (
    .SUM(n9828_1_SUM),
    .COUT(n9828_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[0]),
    .I1(execute_SrcPlugin_addSub[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9828_s0.ALU_MODE=3;
  ALU n9829_s0 (
    .SUM(n9829_1_SUM),
    .COUT(n9829_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[1]),
    .I1(execute_SrcPlugin_addSub[13]),
    .I3(GND),
    .CIN(n9828_3) 
);
defparam n9829_s0.ALU_MODE=3;
  ALU n9830_s0 (
    .SUM(n9830_1_SUM),
    .COUT(n9830_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[2]),
    .I1(execute_SrcPlugin_addSub[14]),
    .I3(GND),
    .CIN(n9829_3) 
);
defparam n9830_s0.ALU_MODE=3;
  ALU n9831_s0 (
    .SUM(n9831_1_SUM),
    .COUT(n9831_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[3]),
    .I1(execute_SrcPlugin_addSub[15]),
    .I3(GND),
    .CIN(n9830_3) 
);
defparam n9831_s0.ALU_MODE=3;
  ALU n9832_s0 (
    .SUM(n9832_1_SUM),
    .COUT(n9832_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[4]),
    .I1(execute_SrcPlugin_addSub[16]),
    .I3(GND),
    .CIN(n9831_3) 
);
defparam n9832_s0.ALU_MODE=3;
  ALU n9833_s0 (
    .SUM(n9833_1_SUM),
    .COUT(n9833_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[5]),
    .I1(execute_SrcPlugin_addSub[17]),
    .I3(GND),
    .CIN(n9832_3) 
);
defparam n9833_s0.ALU_MODE=3;
  ALU n9834_s0 (
    .SUM(n9834_1_SUM),
    .COUT(n9834_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[6]),
    .I1(execute_SrcPlugin_addSub[18]),
    .I3(GND),
    .CIN(n9833_3) 
);
defparam n9834_s0.ALU_MODE=3;
  ALU n9835_s0 (
    .SUM(n9835_1_SUM),
    .COUT(n9835_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[7]),
    .I1(execute_SrcPlugin_addSub[19]),
    .I3(GND),
    .CIN(n9834_3) 
);
defparam n9835_s0.ALU_MODE=3;
  ALU n9836_s0 (
    .SUM(n9836_1_SUM),
    .COUT(n9836_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[8]),
    .I1(execute_SrcPlugin_addSub[20]),
    .I3(GND),
    .CIN(n9835_3) 
);
defparam n9836_s0.ALU_MODE=3;
  ALU n9837_s0 (
    .SUM(n9837_1_SUM),
    .COUT(n9837_3),
    .I0(MmuPlugin_ports_1_cache_3_virtualAddress_0[9]),
    .I1(execute_SrcPlugin_addSub[21]),
    .I3(GND),
    .CIN(n9836_3) 
);
defparam n9837_s0.ALU_MODE=3;
  ALU n9841_s0 (
    .SUM(n9841_1_SUM),
    .COUT(n9841_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[0]),
    .I1(execute_SrcPlugin_addSub[22]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9841_s0.ALU_MODE=3;
  ALU n9842_s0 (
    .SUM(n9842_1_SUM),
    .COUT(n9842_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[1]),
    .I1(execute_SrcPlugin_addSub[23]),
    .I3(GND),
    .CIN(n9841_3) 
);
defparam n9842_s0.ALU_MODE=3;
  ALU n9843_s0 (
    .SUM(n9843_1_SUM),
    .COUT(n9843_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[2]),
    .I1(execute_SrcPlugin_addSub[24]),
    .I3(GND),
    .CIN(n9842_3) 
);
defparam n9843_s0.ALU_MODE=3;
  ALU n9844_s0 (
    .SUM(n9844_1_SUM),
    .COUT(n9844_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[3]),
    .I1(execute_SrcPlugin_addSub[25]),
    .I3(GND),
    .CIN(n9843_3) 
);
defparam n9844_s0.ALU_MODE=3;
  ALU n9845_s0 (
    .SUM(n9845_1_SUM),
    .COUT(n9845_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[4]),
    .I1(execute_SrcPlugin_addSub[26]),
    .I3(GND),
    .CIN(n9844_3) 
);
defparam n9845_s0.ALU_MODE=3;
  ALU n9846_s0 (
    .SUM(n9846_1_SUM),
    .COUT(n9846_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[5]),
    .I1(execute_SrcPlugin_addSub[27]),
    .I3(GND),
    .CIN(n9845_3) 
);
defparam n9846_s0.ALU_MODE=3;
  ALU n9847_s0 (
    .SUM(n9847_1_SUM),
    .COUT(n9847_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[6]),
    .I1(execute_SrcPlugin_addSub[28]),
    .I3(GND),
    .CIN(n9846_3) 
);
defparam n9847_s0.ALU_MODE=3;
  ALU n9848_s0 (
    .SUM(n9848_1_SUM),
    .COUT(n9848_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[7]),
    .I1(execute_SrcPlugin_addSub[29]),
    .I3(GND),
    .CIN(n9847_3) 
);
defparam n9848_s0.ALU_MODE=3;
  ALU n9849_s0 (
    .SUM(n9849_1_SUM),
    .COUT(n9849_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[8]),
    .I1(execute_SrcPlugin_addSub[30]),
    .I3(GND),
    .CIN(n9848_3) 
);
defparam n9849_s0.ALU_MODE=3;
  ALU n9850_s0 (
    .SUM(n9850_1_SUM),
    .COUT(n9850_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_1[9]),
    .I1(execute_SrcPlugin_addSub[31]),
    .I3(GND),
    .CIN(n9849_3) 
);
defparam n9850_s0.ALU_MODE=3;
  ALU n9853_s0 (
    .SUM(n9853_1_SUM),
    .COUT(n9853_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[0]),
    .I1(execute_SrcPlugin_addSub[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9853_s0.ALU_MODE=3;
  ALU n9854_s0 (
    .SUM(n9854_1_SUM),
    .COUT(n9854_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[1]),
    .I1(execute_SrcPlugin_addSub[13]),
    .I3(GND),
    .CIN(n9853_3) 
);
defparam n9854_s0.ALU_MODE=3;
  ALU n9855_s0 (
    .SUM(n9855_1_SUM),
    .COUT(n9855_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[2]),
    .I1(execute_SrcPlugin_addSub[14]),
    .I3(GND),
    .CIN(n9854_3) 
);
defparam n9855_s0.ALU_MODE=3;
  ALU n9856_s0 (
    .SUM(n9856_1_SUM),
    .COUT(n9856_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[3]),
    .I1(execute_SrcPlugin_addSub[15]),
    .I3(GND),
    .CIN(n9855_3) 
);
defparam n9856_s0.ALU_MODE=3;
  ALU n9857_s0 (
    .SUM(n9857_1_SUM),
    .COUT(n9857_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[4]),
    .I1(execute_SrcPlugin_addSub[16]),
    .I3(GND),
    .CIN(n9856_3) 
);
defparam n9857_s0.ALU_MODE=3;
  ALU n9858_s0 (
    .SUM(n9858_1_SUM),
    .COUT(n9858_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[5]),
    .I1(execute_SrcPlugin_addSub[17]),
    .I3(GND),
    .CIN(n9857_3) 
);
defparam n9858_s0.ALU_MODE=3;
  ALU n9859_s0 (
    .SUM(n9859_1_SUM),
    .COUT(n9859_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[6]),
    .I1(execute_SrcPlugin_addSub[18]),
    .I3(GND),
    .CIN(n9858_3) 
);
defparam n9859_s0.ALU_MODE=3;
  ALU n9860_s0 (
    .SUM(n9860_1_SUM),
    .COUT(n9860_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[7]),
    .I1(execute_SrcPlugin_addSub[19]),
    .I3(GND),
    .CIN(n9859_3) 
);
defparam n9860_s0.ALU_MODE=3;
  ALU n9861_s0 (
    .SUM(n9861_1_SUM),
    .COUT(n9861_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[8]),
    .I1(execute_SrcPlugin_addSub[20]),
    .I3(GND),
    .CIN(n9860_3) 
);
defparam n9861_s0.ALU_MODE=3;
  ALU n9862_s0 (
    .SUM(n9862_1_SUM),
    .COUT(n9862_3),
    .I0(MmuPlugin_ports_1_cache_2_virtualAddress_0[9]),
    .I1(execute_SrcPlugin_addSub[21]),
    .I3(GND),
    .CIN(n9861_3) 
);
defparam n9862_s0.ALU_MODE=3;
  ALU n13695_s0 (
    .SUM(n13695_1_SUM),
    .COUT(n13695_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13695_s0.ALU_MODE=3;
  ALU n13696_s0 (
    .SUM(n13696_1_SUM),
    .COUT(n13696_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I3(GND),
    .CIN(n13695_3) 
);
defparam n13696_s0.ALU_MODE=3;
  ALU n13697_s0 (
    .SUM(n13697_1_SUM),
    .COUT(n13697_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I3(GND),
    .CIN(n13696_3) 
);
defparam n13697_s0.ALU_MODE=3;
  ALU n13698_s0 (
    .SUM(n13698_1_SUM),
    .COUT(n13698_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I3(GND),
    .CIN(n13697_3) 
);
defparam n13698_s0.ALU_MODE=3;
  ALU n13699_s0 (
    .SUM(n13699_1_SUM),
    .COUT(n13699_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I3(GND),
    .CIN(n13698_3) 
);
defparam n13699_s0.ALU_MODE=3;
  ALU n13701_s0 (
    .SUM(n13701_1_SUM),
    .COUT(n13701_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13701_s0.ALU_MODE=3;
  ALU n13702_s0 (
    .SUM(n13702_1_SUM),
    .COUT(n13702_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(GND),
    .CIN(n13701_3) 
);
defparam n13702_s0.ALU_MODE=3;
  ALU n13703_s0 (
    .SUM(n13703_1_SUM),
    .COUT(n13703_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I3(GND),
    .CIN(n13702_3) 
);
defparam n13703_s0.ALU_MODE=3;
  ALU n13704_s0 (
    .SUM(n13704_1_SUM),
    .COUT(n13704_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I3(GND),
    .CIN(n13703_3) 
);
defparam n13704_s0.ALU_MODE=3;
  ALU n13705_s0 (
    .SUM(n13705_1_SUM),
    .COUT(n13705_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(GND),
    .CIN(n13704_3) 
);
defparam n13705_s0.ALU_MODE=3;
  ALU n13708_s0 (
    .SUM(n13708_1_SUM),
    .COUT(n13708_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13708_s0.ALU_MODE=3;
  ALU n13709_s0 (
    .SUM(n13709_1_SUM),
    .COUT(n13709_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I3(GND),
    .CIN(n13708_3) 
);
defparam n13709_s0.ALU_MODE=3;
  ALU n13710_s0 (
    .SUM(n13710_1_SUM),
    .COUT(n13710_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I3(GND),
    .CIN(n13709_3) 
);
defparam n13710_s0.ALU_MODE=3;
  ALU n13711_s0 (
    .SUM(n13711_1_SUM),
    .COUT(n13711_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I3(GND),
    .CIN(n13710_3) 
);
defparam n13711_s0.ALU_MODE=3;
  ALU n13712_s0 (
    .SUM(n13712_1_SUM),
    .COUT(n13712_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I3(GND),
    .CIN(n13711_3) 
);
defparam n13712_s0.ALU_MODE=3;
  ALU n13714_s0 (
    .SUM(n13714_1_SUM),
    .COUT(n13714_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13714_s0.ALU_MODE=3;
  ALU n13715_s0 (
    .SUM(n13715_1_SUM),
    .COUT(n13715_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(GND),
    .CIN(n13714_3) 
);
defparam n13715_s0.ALU_MODE=3;
  ALU n13716_s0 (
    .SUM(n13716_1_SUM),
    .COUT(n13716_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I3(GND),
    .CIN(n13715_3) 
);
defparam n13716_s0.ALU_MODE=3;
  ALU n13717_s0 (
    .SUM(n13717_1_SUM),
    .COUT(n13717_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I3(GND),
    .CIN(n13716_3) 
);
defparam n13717_s0.ALU_MODE=3;
  ALU n13718_s0 (
    .SUM(n13718_1_SUM),
    .COUT(n13718_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(GND),
    .CIN(n13717_3) 
);
defparam n13718_s0.ALU_MODE=3;
  ALU n13723_s0 (
    .SUM(n13723_1_SUM),
    .COUT(n13723_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13723_s0.ALU_MODE=3;
  ALU n13724_s0 (
    .SUM(n13724_1_SUM),
    .COUT(n13724_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I3(GND),
    .CIN(n13723_3) 
);
defparam n13724_s0.ALU_MODE=3;
  ALU n13725_s0 (
    .SUM(n13725_1_SUM),
    .COUT(n13725_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I3(GND),
    .CIN(n13724_3) 
);
defparam n13725_s0.ALU_MODE=3;
  ALU n13726_s0 (
    .SUM(n13726_1_SUM),
    .COUT(n13726_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I3(GND),
    .CIN(n13725_3) 
);
defparam n13726_s0.ALU_MODE=3;
  ALU n13727_s0 (
    .SUM(n13727_1_SUM),
    .COUT(n13727_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I3(GND),
    .CIN(n13726_3) 
);
defparam n13727_s0.ALU_MODE=3;
  ALU n13729_s0 (
    .SUM(n13729_1_SUM),
    .COUT(n13729_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13729_s0.ALU_MODE=3;
  ALU n13730_s0 (
    .SUM(n13730_1_SUM),
    .COUT(n13730_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(GND),
    .CIN(n13729_3) 
);
defparam n13730_s0.ALU_MODE=3;
  ALU n13731_s0 (
    .SUM(n13731_1_SUM),
    .COUT(n13731_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I3(GND),
    .CIN(n13730_3) 
);
defparam n13731_s0.ALU_MODE=3;
  ALU n13732_s0 (
    .SUM(n13732_1_SUM),
    .COUT(n13732_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I3(GND),
    .CIN(n13731_3) 
);
defparam n13732_s0.ALU_MODE=3;
  ALU n13733_s0 (
    .SUM(n13733_1_SUM),
    .COUT(n13733_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(GND),
    .CIN(n13732_3) 
);
defparam n13733_s0.ALU_MODE=3;
  ALU n13738_s0 (
    .SUM(n13738_1_SUM),
    .COUT(n13738_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13738_s0.ALU_MODE=3;
  ALU n13739_s0 (
    .SUM(n13739_1_SUM),
    .COUT(n13739_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]),
    .I3(GND),
    .CIN(n13738_3) 
);
defparam n13739_s0.ALU_MODE=3;
  ALU n13740_s0 (
    .SUM(n13740_1_SUM),
    .COUT(n13740_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]),
    .I3(GND),
    .CIN(n13739_3) 
);
defparam n13740_s0.ALU_MODE=3;
  ALU n13741_s0 (
    .SUM(n13741_1_SUM),
    .COUT(n13741_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]),
    .I3(GND),
    .CIN(n13740_3) 
);
defparam n13741_s0.ALU_MODE=3;
  ALU n13742_s0 (
    .SUM(n13742_1_SUM),
    .COUT(n13742_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]),
    .I3(GND),
    .CIN(n13741_3) 
);
defparam n13742_s0.ALU_MODE=3;
  ALU n13744_s0 (
    .SUM(n13744_1_SUM),
    .COUT(n13744_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13744_s0.ALU_MODE=3;
  ALU n13745_s0 (
    .SUM(n13745_1_SUM),
    .COUT(n13745_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]),
    .I3(GND),
    .CIN(n13744_3) 
);
defparam n13745_s0.ALU_MODE=3;
  ALU n13746_s0 (
    .SUM(n13746_1_SUM),
    .COUT(n13746_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]),
    .I3(GND),
    .CIN(n13745_3) 
);
defparam n13746_s0.ALU_MODE=3;
  ALU n13747_s0 (
    .SUM(n13747_1_SUM),
    .COUT(n13747_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]),
    .I3(GND),
    .CIN(n13746_3) 
);
defparam n13747_s0.ALU_MODE=3;
  ALU n13748_s0 (
    .SUM(n13748_1_SUM),
    .COUT(n13748_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]),
    .I3(GND),
    .CIN(n13747_3) 
);
defparam n13748_s0.ALU_MODE=3;
  ALU n13286_s0 (
    .SUM(n13286_1_SUM),
    .COUT(n13286_3),
    .I0(decode_to_execute_SRC1[0]),
    .I1(decode_to_execute_SRC2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13286_s0.ALU_MODE=3;
  ALU n13287_s0 (
    .SUM(n13287_1_SUM),
    .COUT(n13287_3),
    .I0(decode_to_execute_SRC1[1]),
    .I1(decode_to_execute_SRC2[1]),
    .I3(GND),
    .CIN(n13286_3) 
);
defparam n13287_s0.ALU_MODE=3;
  ALU n13288_s0 (
    .SUM(n13288_1_SUM),
    .COUT(n13288_3),
    .I0(decode_to_execute_SRC1[2]),
    .I1(decode_to_execute_SRC2[2]),
    .I3(GND),
    .CIN(n13287_3) 
);
defparam n13288_s0.ALU_MODE=3;
  ALU n13289_s0 (
    .SUM(n13289_1_SUM),
    .COUT(n13289_3),
    .I0(decode_to_execute_SRC1[3]),
    .I1(decode_to_execute_SRC2[3]),
    .I3(GND),
    .CIN(n13288_3) 
);
defparam n13289_s0.ALU_MODE=3;
  ALU n13290_s0 (
    .SUM(n13290_1_SUM),
    .COUT(n13290_3),
    .I0(decode_to_execute_SRC1[4]),
    .I1(decode_to_execute_SRC2[4]),
    .I3(GND),
    .CIN(n13289_3) 
);
defparam n13290_s0.ALU_MODE=3;
  ALU n13291_s0 (
    .SUM(n13291_1_SUM),
    .COUT(n13291_3),
    .I0(decode_to_execute_SRC1[5]),
    .I1(decode_to_execute_SRC2[5]),
    .I3(GND),
    .CIN(n13290_3) 
);
defparam n13291_s0.ALU_MODE=3;
  ALU n13292_s0 (
    .SUM(n13292_1_SUM),
    .COUT(n13292_3),
    .I0(decode_to_execute_SRC1[6]),
    .I1(decode_to_execute_SRC2[6]),
    .I3(GND),
    .CIN(n13291_3) 
);
defparam n13292_s0.ALU_MODE=3;
  ALU n13293_s0 (
    .SUM(n13293_1_SUM),
    .COUT(n13293_3),
    .I0(decode_to_execute_SRC1[7]),
    .I1(decode_to_execute_SRC2[7]),
    .I3(GND),
    .CIN(n13292_3) 
);
defparam n13293_s0.ALU_MODE=3;
  ALU n13294_s0 (
    .SUM(n13294_1_SUM),
    .COUT(n13294_3),
    .I0(decode_to_execute_SRC1[8]),
    .I1(decode_to_execute_SRC2[8]),
    .I3(GND),
    .CIN(n13293_3) 
);
defparam n13294_s0.ALU_MODE=3;
  ALU n13295_s0 (
    .SUM(n13295_1_SUM),
    .COUT(n13295_3),
    .I0(decode_to_execute_SRC1[9]),
    .I1(decode_to_execute_SRC2[9]),
    .I3(GND),
    .CIN(n13294_3) 
);
defparam n13295_s0.ALU_MODE=3;
  ALU n13296_s0 (
    .SUM(n13296_1_SUM),
    .COUT(n13296_3),
    .I0(decode_to_execute_SRC1[10]),
    .I1(decode_to_execute_SRC2[10]),
    .I3(GND),
    .CIN(n13295_3) 
);
defparam n13296_s0.ALU_MODE=3;
  ALU n13297_s0 (
    .SUM(n13297_1_SUM),
    .COUT(n13297_3),
    .I0(decode_to_execute_SRC1[11]),
    .I1(decode_to_execute_SRC2[11]),
    .I3(GND),
    .CIN(n13296_3) 
);
defparam n13297_s0.ALU_MODE=3;
  ALU n13298_s0 (
    .SUM(n13298_1_SUM),
    .COUT(n13298_3),
    .I0(decode_to_execute_SRC1[12]),
    .I1(decode_to_execute_SRC2[12]),
    .I3(GND),
    .CIN(n13297_3) 
);
defparam n13298_s0.ALU_MODE=3;
  ALU n13299_s0 (
    .SUM(n13299_1_SUM),
    .COUT(n13299_3),
    .I0(decode_to_execute_SRC1[13]),
    .I1(decode_to_execute_SRC2[13]),
    .I3(GND),
    .CIN(n13298_3) 
);
defparam n13299_s0.ALU_MODE=3;
  ALU n13300_s0 (
    .SUM(n13300_1_SUM),
    .COUT(n13300_3),
    .I0(decode_to_execute_SRC1[14]),
    .I1(decode_to_execute_SRC2[14]),
    .I3(GND),
    .CIN(n13299_3) 
);
defparam n13300_s0.ALU_MODE=3;
  ALU n13301_s0 (
    .SUM(n13301_1_SUM),
    .COUT(n13301_3),
    .I0(decode_to_execute_SRC1[15]),
    .I1(decode_to_execute_SRC2[15]),
    .I3(GND),
    .CIN(n13300_3) 
);
defparam n13301_s0.ALU_MODE=3;
  ALU n13302_s0 (
    .SUM(n13302_1_SUM),
    .COUT(n13302_3),
    .I0(decode_to_execute_SRC1[16]),
    .I1(decode_to_execute_SRC2[16]),
    .I3(GND),
    .CIN(n13301_3) 
);
defparam n13302_s0.ALU_MODE=3;
  ALU n13303_s0 (
    .SUM(n13303_1_SUM),
    .COUT(n13303_3),
    .I0(decode_to_execute_SRC1[17]),
    .I1(decode_to_execute_SRC2[17]),
    .I3(GND),
    .CIN(n13302_3) 
);
defparam n13303_s0.ALU_MODE=3;
  ALU n13304_s0 (
    .SUM(n13304_1_SUM),
    .COUT(n13304_3),
    .I0(decode_to_execute_SRC1[18]),
    .I1(decode_to_execute_SRC2[18]),
    .I3(GND),
    .CIN(n13303_3) 
);
defparam n13304_s0.ALU_MODE=3;
  ALU n13305_s0 (
    .SUM(n13305_1_SUM),
    .COUT(n13305_3),
    .I0(decode_to_execute_SRC1[19]),
    .I1(decode_to_execute_SRC2[19]),
    .I3(GND),
    .CIN(n13304_3) 
);
defparam n13305_s0.ALU_MODE=3;
  ALU n13306_s0 (
    .SUM(n13306_1_SUM),
    .COUT(n13306_3),
    .I0(decode_to_execute_SRC1[20]),
    .I1(decode_to_execute_SRC2[20]),
    .I3(GND),
    .CIN(n13305_3) 
);
defparam n13306_s0.ALU_MODE=3;
  ALU n13307_s0 (
    .SUM(n13307_1_SUM),
    .COUT(n13307_3),
    .I0(decode_to_execute_SRC1[21]),
    .I1(decode_to_execute_SRC2[21]),
    .I3(GND),
    .CIN(n13306_3) 
);
defparam n13307_s0.ALU_MODE=3;
  ALU n13308_s0 (
    .SUM(n13308_1_SUM),
    .COUT(n13308_3),
    .I0(decode_to_execute_SRC1[22]),
    .I1(decode_to_execute_SRC2[22]),
    .I3(GND),
    .CIN(n13307_3) 
);
defparam n13308_s0.ALU_MODE=3;
  ALU n13309_s0 (
    .SUM(n13309_1_SUM),
    .COUT(n13309_3),
    .I0(decode_to_execute_SRC1[23]),
    .I1(decode_to_execute_SRC2[23]),
    .I3(GND),
    .CIN(n13308_3) 
);
defparam n13309_s0.ALU_MODE=3;
  ALU n13310_s0 (
    .SUM(n13310_1_SUM),
    .COUT(n13310_3),
    .I0(decode_to_execute_SRC1[24]),
    .I1(decode_to_execute_SRC2[24]),
    .I3(GND),
    .CIN(n13309_3) 
);
defparam n13310_s0.ALU_MODE=3;
  ALU n13311_s0 (
    .SUM(n13311_1_SUM),
    .COUT(n13311_3),
    .I0(decode_to_execute_SRC1[25]),
    .I1(decode_to_execute_SRC2[25]),
    .I3(GND),
    .CIN(n13310_3) 
);
defparam n13311_s0.ALU_MODE=3;
  ALU n13312_s0 (
    .SUM(n13312_1_SUM),
    .COUT(n13312_3),
    .I0(decode_to_execute_SRC1[26]),
    .I1(decode_to_execute_SRC2[26]),
    .I3(GND),
    .CIN(n13311_3) 
);
defparam n13312_s0.ALU_MODE=3;
  ALU n13313_s0 (
    .SUM(n13313_1_SUM),
    .COUT(n13313_3),
    .I0(decode_to_execute_SRC1[27]),
    .I1(decode_to_execute_SRC2[27]),
    .I3(GND),
    .CIN(n13312_3) 
);
defparam n13313_s0.ALU_MODE=3;
  ALU n13314_s0 (
    .SUM(n13314_1_SUM),
    .COUT(n13314_3),
    .I0(decode_to_execute_SRC1[28]),
    .I1(decode_to_execute_SRC2[28]),
    .I3(GND),
    .CIN(n13313_3) 
);
defparam n13314_s0.ALU_MODE=3;
  ALU n13315_s0 (
    .SUM(n13315_1_SUM),
    .COUT(n13315_3),
    .I0(decode_to_execute_SRC1[29]),
    .I1(decode_to_execute_SRC2[29]),
    .I3(GND),
    .CIN(n13314_3) 
);
defparam n13315_s0.ALU_MODE=3;
  ALU n13316_s0 (
    .SUM(n13316_1_SUM),
    .COUT(n13316_3),
    .I0(decode_to_execute_SRC1[30]),
    .I1(decode_to_execute_SRC2[30]),
    .I3(GND),
    .CIN(n13315_3) 
);
defparam n13316_s0.ALU_MODE=3;
  ALU n13317_s0 (
    .SUM(n13317_1_SUM),
    .COUT(n13317_3),
    .I0(decode_to_execute_SRC1[31]),
    .I1(decode_to_execute_SRC2[31]),
    .I3(GND),
    .CIN(n13316_3) 
);
defparam n13317_s0.ALU_MODE=3;
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_exception_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_exception),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_exception_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_exception_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_superPage_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_superPage),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_superPage_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_superPage_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[9]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_9_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[8]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_8_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[7]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_7_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[6]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_6_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[5]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_5_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[4]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_4_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[3]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_3_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[2]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_2_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[1]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_1_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0[0]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_0_0_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[9]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_9_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[8]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_8_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[7]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_7_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[6]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_6_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[5]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_5_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[4]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_4_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[3]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_3_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[2]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_2_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[1]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_1_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1[0]),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_physicalAddress_1_0_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_allowExecute_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_allowExecute),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_allowExecute_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_allowExecute_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_0_cacheLine_allowUser_s5 (
    .O(_zz_MmuPlugin_ports_0_cacheLine_allowUser),
    .I0(_zz_MmuPlugin_ports_0_cacheLine_allowUser_11),
    .I1(_zz_MmuPlugin_ports_0_cacheLine_allowUser_13),
    .S0(_zz_MmuPlugin_ports_0_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_exception_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_exception),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_exception_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_exception_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_superPage_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_superPage),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_superPage_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_superPage_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[9]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_9_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[8]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_8_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[7]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_7_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[6]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_6_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[5]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_5_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[4]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_4_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[3]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_3_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[2]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_2_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[1]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_1_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0[0]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_0_0_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[9]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_9_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[8]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_8_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[7]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_7_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[6]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_6_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[5]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_5_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[4]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_4_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[3]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_3_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[2]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_2_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[1]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_1_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1[0]),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_physicalAddress_1_0_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_allowRead_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_allowRead),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_allowRead_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_allowRead_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_allowWrite_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_allowWrite),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_allowWrite_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_allowWrite_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_allowExecute_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_allowExecute),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_allowExecute_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_allowExecute_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 _zz_MmuPlugin_ports_1_cacheLine_allowUser_s5 (
    .O(_zz_MmuPlugin_ports_1_cacheLine_allowUser),
    .I0(_zz_MmuPlugin_ports_1_cacheLine_allowUser_11),
    .I1(_zz_MmuPlugin_ports_1_cacheLine_allowUser_13),
    .S0(_zz_MmuPlugin_ports_1_cacheLine_valid_2) 
);
  MUX2_LUT5 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s25 (
    .O(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_28),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_22),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_23),
    .S0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]) 
);
  MUX2_LUT5 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s26 (
    .O(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_30),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_24),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_25),
    .S0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]) 
);
  MUX2_LUT6 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_s24 (
    .O(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_32),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_28),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped_1_30),
    .S0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]) 
);
  MUX2_LUT5 n20610_s4 (
    .O(n20610_6),
    .I0(n20610_8),
    .I1(n20538_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20611_s4 (
    .O(n20611_6),
    .I0(n20611_8),
    .I1(n20539_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20612_s4 (
    .O(n20612_6),
    .I0(n20612_8),
    .I1(n20540_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20613_s4 (
    .O(n20613_6),
    .I0(n20613_8),
    .I1(n20541_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20614_s4 (
    .O(n20614_6),
    .I0(n20614_8),
    .I1(n20542_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20615_s4 (
    .O(n20615_6),
    .I0(n20615_8),
    .I1(n20543_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20616_s4 (
    .O(n20616_6),
    .I0(n20616_8),
    .I1(n20544_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20617_s4 (
    .O(n20617_6),
    .I0(n20617_8),
    .I1(n20545_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20618_s4 (
    .O(n20618_6),
    .I0(n20618_8),
    .I1(n20546_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20619_s4 (
    .O(n20619_6),
    .I0(n20619_8),
    .I1(n20547_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20620_s4 (
    .O(n20620_6),
    .I0(n20620_8),
    .I1(n20548_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20621_s4 (
    .O(n20621_6),
    .I0(n20621_8),
    .I1(n20549_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20622_s4 (
    .O(n20622_6),
    .I0(n20622_8),
    .I1(n20550_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20623_s4 (
    .O(n20623_6),
    .I0(n20623_8),
    .I1(n20551_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20624_s4 (
    .O(n20624_6),
    .I0(n20624_8),
    .I1(n20552_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20625_s4 (
    .O(n20625_6),
    .I0(n20625_8),
    .I1(n20553_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20626_s4 (
    .O(n20626_6),
    .I0(n20626_8),
    .I1(n20554_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20627_s4 (
    .O(n20627_6),
    .I0(n20627_8),
    .I1(n20555_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20628_s4 (
    .O(n20628_6),
    .I0(n20628_8),
    .I1(n20556_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20629_s4 (
    .O(n20629_6),
    .I0(n20629_8),
    .I1(n20557_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20630_s4 (
    .O(n20630_6),
    .I0(n20630_8),
    .I1(n20558_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20631_s4 (
    .O(n20631_6),
    .I0(n20631_8),
    .I1(n20559_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20632_s4 (
    .O(n20632_6),
    .I0(n20632_8),
    .I1(n20560_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20633_s4 (
    .O(n20633_6),
    .I0(n20633_8),
    .I1(n20561_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20634_s4 (
    .O(n20634_6),
    .I0(n20634_8),
    .I1(n20562_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20635_s4 (
    .O(n20635_6),
    .I0(n20635_8),
    .I1(n20563_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20636_s4 (
    .O(n20636_6),
    .I0(n20636_8),
    .I1(n20564_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20637_s4 (
    .O(n20637_6),
    .I0(n20637_8),
    .I1(n20565_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20638_s4 (
    .O(n20638_6),
    .I0(n20638_8),
    .I1(n20566_4),
    .S0(n20639_9) 
);
  MUX2_LUT5 n20639_s4 (
    .O(n20639_6),
    .I0(n20639_8),
    .I1(n20567_4),
    .S0(n20639_9) 
);
  INV n21230_s2 (
    .O(n21230_5),
    .I(CsrPlugin_hadException) 
);
  INV n21620_s2 (
    .O(n21620_5),
    .I(_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]) 
);
  InstructionCache IBusCachedPlugin_cache (
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .IBusCachedPlugin_iBusRsp_stages_3_input_ready(IBusCachedPlugin_iBusRsp_stages_3_input_ready),
    .IBusCachedPlugin_mmuBus_rsp_isPaging_6(IBusCachedPlugin_mmuBus_rsp_isPaging_6),
    ._zz_MmuPlugin_ports_0_cacheLine_allowExecute(_zz_MmuPlugin_ports_0_cacheLine_allowExecute),
    .n9657_3(n9657_3),
    .n9660_4(n9660_4),
    .IBusCachedPlugin_cache_io_cpu_fill_valid(IBusCachedPlugin_cache_io_cpu_fill_valid),
    ._zz_cores_0_cpu_iBus_rsp_valid_1(_zz_cores_0_cpu_iBus_rsp_valid_1),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .cores_0_cpu_iBus_cmd_rValid(cores_0_cpu_iBus_cmd_rValid),
    ._zz_IBusCachedPlugin_injector_decodeInput_valid(_zz_IBusCachedPlugin_injector_decodeInput_valid),
    ._zz__zz_decode_IS_CSR_149_6(_zz__zz_decode_IS_CSR_149_6),
    .IBusCachedPlugin_mmuBus_rsp_physicalAddress(IBusCachedPlugin_mmuBus_rsp_physicalAddress[31:12]),
    ._zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[31:0]),
    .IBusCachedPlugin_fetchPc_pcReg(IBusCachedPlugin_fetchPc_pcReg[11:2]),
    ._zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload(_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_payload[11:6]),
    .IBusCachedPlugin_injector_port_state(IBusCachedPlugin_injector_port_state[2:1]),
    ._zz_when_InstructionCache_l342(_zz_when_InstructionCache_l342),
    .decodeStage_mmuRsp_isPaging(decodeStage_mmuRsp_isPaging),
    .decodeStage_mmuRsp_allowExecute(decodeStage_mmuRsp_allowExecute),
    .decodeStage_mmuRsp_exception(decodeStage_mmuRsp_exception),
    .IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling(IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling),
    .decodeStage_hit_valid(decodeStage_hit_valid),
    .lineLoader_valid(lineLoader_valid),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    .lineLoader_flushPending_11(lineLoader_flushPending_11),
    .lineLoader_flushPending(lineLoader_flushPending),
    .lineLoader_address(lineLoader_address[31:6]),
    .lineLoader_flushCounter(lineLoader_flushCounter[6]),
    .IBusCachedPlugin_cache_io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data[31:0])
);
  DataCache dataCache_1 (
    .decode_to_execute_MEMORY_WR(decode_to_execute_MEMORY_WR),
    .sys_clk(sys_clk),
    .execute_to_memory_IS_DBUS_SHARING_8(execute_to_memory_IS_DBUS_SHARING_8),
    .execute_MEMORY_LRSC_11(execute_MEMORY_LRSC_11),
    .dataCache_1_io_cpu_execute_args_isLrsc_7(dataCache_1_io_cpu_execute_args_isLrsc_7),
    .decode_to_execute_MEMORY_AMO(decode_to_execute_MEMORY_AMO),
    .memory_to_writeBack_INSTRUCTION_29_8(memory_to_writeBack_INSTRUCTION_29_8),
    .DBusCachedPlugin_mmuBus_rsp_isPaging_6(DBusCachedPlugin_mmuBus_rsp_isPaging_6),
    .n9982_3(n9982_3),
    ._zz_MmuPlugin_ports_1_cacheLine_allowWrite(_zz_MmuPlugin_ports_1_cacheLine_allowWrite),
    .n9998_3(n9998_3),
    .n10001_4(n10001_4),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .when_DBusCachedPlugin_l544(when_DBusCachedPlugin_l544),
    .n12470_5(n12470_5),
    .decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
    .execute_arbitration_isValid(execute_arbitration_isValid),
    .dBus_rsp_regNext_valid(dBus_rsp_regNext_valid),
    ._zz_decode_RS2_1_31_5(_zz_decode_RS2_1_31_5),
    .n21860_4(n21860_4),
    .cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN),
    .cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4(cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_valid_4),
    .HazardSimplePlugin_writeBackWrites_valid_4(HazardSimplePlugin_writeBackWrites_valid_4),
    .when_DBusCachedPlugin_l544_4(when_DBusCachedPlugin_l544_4),
    ._zz_decode_RS2_1_31_9(_zz_decode_RS2_1_31_9),
    .decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
    .execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
    .memory_arbitration_isValid(memory_arbitration_isValid),
    .execute_to_memory_IS_DBUS_SHARING(execute_to_memory_IS_DBUS_SHARING),
    .when_DBusCachedPlugin_l544_5(when_DBusCachedPlugin_l544_5),
    .when_DBusCachedPlugin_l544_10(when_DBusCachedPlugin_l544_10),
    .decode_to_execute_SRC2_FORCE_ZERO(decode_to_execute_SRC2_FORCE_ZERO),
    .memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
    .writeBack_arbitration_isValid(writeBack_arbitration_isValid),
    .memory_to_writeBack_IS_DBUS_SHARING(memory_to_writeBack_IS_DBUS_SHARING),
    .decode_to_execute_INSTRUCTION_12(decode_to_execute_INSTRUCTION[12]),
    .decode_to_execute_INSTRUCTION_13(decode_to_execute_INSTRUCTION[13]),
    .decode_to_execute_INSTRUCTION_15(decode_to_execute_INSTRUCTION[15]),
    .decode_to_execute_INSTRUCTION_16(decode_to_execute_INSTRUCTION[16]),
    .decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[17]),
    .decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[18]),
    .decode_to_execute_INSTRUCTION_19(decode_to_execute_INSTRUCTION[19]),
    .decode_to_execute_INSTRUCTION_27(decode_to_execute_INSTRUCTION[27]),
    .decode_to_execute_INSTRUCTION_30(decode_to_execute_INSTRUCTION[30]),
    .decode_to_execute_INSTRUCTION_31(decode_to_execute_INSTRUCTION[31]),
    .execute_to_memory_INSTRUCTION(execute_to_memory_INSTRUCTION[29]),
    .DBusCachedPlugin_mmuBus_rsp_physicalAddress(DBusCachedPlugin_mmuBus_rsp_physicalAddress[31:12]),
    .execute_to_memory_MEMORY_VIRTUAL_ADDRESS(execute_to_memory_MEMORY_VIRTUAL_ADDRESS[11:0]),
    .dataCache_1_io_cpu_execute_address(dataCache_1_io_cpu_execute_address[11:2]),
    .memory_to_writeBack_MEMORY_STORE_DATA_RF(memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]),
    .dBus_rsp_regNext_payload_data(dBus_rsp_regNext_payload_data[31:0]),
    .execute_RS1(execute_RS1[11:6]),
    ._zz_execute_SrcPlugin_addSub(_zz_execute_SrcPlugin_addSub[0]),
    .decode_to_execute_SRC1(decode_to_execute_SRC1[0]),
    .dataCache_1_io_cpu_writeBack_isWrite(dataCache_1_io_cpu_writeBack_isWrite),
    .stageB_request_isLrsc(stageB_request_isLrsc),
    .stageB_request_isAmo(stageB_request_isAmo),
    .stageB_mmuRsp_isPaging(stageB_mmuRsp_isPaging),
    .stageB_mmuRsp_allowRead(stageB_mmuRsp_allowRead),
    .stageB_mmuRsp_allowWrite(stageB_mmuRsp_allowWrite),
    .stageB_mmuRsp_exception(stageB_mmuRsp_exception),
    .stageB_mmuRsp_refilling(stageB_mmuRsp_refilling),
    .stageB_unaligned(stageB_unaligned),
    .loader_valid_regNext(loader_valid_regNext),
    .dataCache_1_io_cpu_writeBack_exclusiveOk(dataCache_1_io_cpu_writeBack_exclusiveOk),
    .memCmdSent(memCmdSent),
    .stageB_flusher_waitDone(stageB_flusher_waitDone),
    .dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
    .stageB_amo_internal_resultRegValid(stageB_amo_internal_resultRegValid),
    .n2326_5(n2326_5),
    .when_DataCache_l1129(when_DataCache_l1129),
    .dataCache_1_io_cpu_writeBack_accessError(dataCache_1_io_cpu_writeBack_accessError),
    .stageB_amo_internal_resultRegValid_8(stageB_amo_internal_resultRegValid_8),
    .n2326_6(n2326_6),
    .stageB_lrSc_reserved_6(stageB_lrSc_reserved_6),
    .n4_7(n4_7),
    .n1030_6(n1030_6),
    .stageA_dataColisions_0_6(stageA_dataColisions_0_6),
    .n4_9(n4_9),
    .n1030_9(n1030_9),
    .io_mem_cmd_payload_size_2_7(io_mem_cmd_payload_size_2_7),
    .dataCache_1_io_cpu_writeBack_unalignedAccess(dataCache_1_io_cpu_writeBack_unalignedAccess),
    .io_mem_cmd_payload_address_5_7(io_mem_cmd_payload_address_5_7),
    .stageB_request_size(stageB_request_size[1:0]),
    .stageB_request_amoCtrl_alu(stageB_request_amoCtrl_alu[0]),
    .dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[31:6]),
    .stageB_mmuRsp_physicalAddress(stageB_mmuRsp_physicalAddress[5:2]),
    .stageB_dataColisions(stageB_dataColisions[0]),
    .dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
    .dataCache_1_io_mem_cmd_payload_data(dataCache_1_io_mem_cmd_payload_data[31:0]),
    .dataCache_1_io_cpu_writeBack_data(dataCache_1_io_cpu_writeBack_data[29:16]),
    .stageB_flusher_counter(stageB_flusher_counter[6]),
    .stageB_dataReadRsp_0_0(stageB_dataReadRsp_0[0]),
    .stageB_dataReadRsp_0_1(stageB_dataReadRsp_0[1]),
    .stageB_dataReadRsp_0_2(stageB_dataReadRsp_0[2]),
    .stageB_dataReadRsp_0_3(stageB_dataReadRsp_0[3]),
    .stageB_dataReadRsp_0_4(stageB_dataReadRsp_0[4]),
    .stageB_dataReadRsp_0_5(stageB_dataReadRsp_0[5]),
    .stageB_dataReadRsp_0_6(stageB_dataReadRsp_0[6]),
    .stageB_dataReadRsp_0_7(stageB_dataReadRsp_0[7]),
    .stageB_dataReadRsp_0_8(stageB_dataReadRsp_0[8]),
    .stageB_dataReadRsp_0_9(stageB_dataReadRsp_0[9]),
    .stageB_dataReadRsp_0_10(stageB_dataReadRsp_0[10]),
    .stageB_dataReadRsp_0_11(stageB_dataReadRsp_0[11]),
    .stageB_dataReadRsp_0_12(stageB_dataReadRsp_0[12]),
    .stageB_dataReadRsp_0_13(stageB_dataReadRsp_0[13]),
    .stageB_dataReadRsp_0_14(stageB_dataReadRsp_0[14]),
    .stageB_dataReadRsp_0_15(stageB_dataReadRsp_0[15]),
    .stageB_dataReadRsp_0_16(stageB_dataReadRsp_0[16]),
    .stageB_dataReadRsp_0_17(stageB_dataReadRsp_0[17]),
    .stageB_dataReadRsp_0_18(stageB_dataReadRsp_0[18]),
    .stageB_dataReadRsp_0_19(stageB_dataReadRsp_0[19]),
    .stageB_dataReadRsp_0_20(stageB_dataReadRsp_0[20]),
    .stageB_dataReadRsp_0_21(stageB_dataReadRsp_0[21]),
    .stageB_dataReadRsp_0_22(stageB_dataReadRsp_0[22]),
    .stageB_dataReadRsp_0_23(stageB_dataReadRsp_0[23]),
    .stageB_dataReadRsp_0_25(stageB_dataReadRsp_0[25]),
    .stageB_dataReadRsp_0_30(stageB_dataReadRsp_0[30]),
    .stageB_dataReadRsp_0_31(stageB_dataReadRsp_0[31])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* VexRiscv */
module WishboneToBmb (
  soclinux_pbus_cyc,
  sys_clk,
  systemCd_logic_outputReset,
  clint_logic_io_bus_rsp_valid,
  builder_slave_sel,
  clintWishboneBridge_logic_bridge_io_output_cmd_valid
)
;
input soclinux_pbus_cyc;
input sys_clk;
input systemCd_logic_outputReset;
input clint_logic_io_bus_rsp_valid;
input [1:1] builder_slave_sel;
output clintWishboneBridge_logic_bridge_io_output_cmd_valid;
wire n100_9;
wire _zz_io_output_cmd_valid_14;
wire _zz_io_output_cmd_valid;
wire VCC;
wire GND;
  LUT3 clintWishboneBridge_logic_bridge_io_output_cmd_valid_s (
    .F(clintWishboneBridge_logic_bridge_io_output_cmd_valid),
    .I0(_zz_io_output_cmd_valid),
    .I1(soclinux_pbus_cyc),
    .I2(builder_slave_sel[1]) 
);
defparam clintWishboneBridge_logic_bridge_io_output_cmd_valid_s.INIT=8'h40;
  LUT3 n100_s4 (
    .F(n100_9),
    .I0(_zz_io_output_cmd_valid),
    .I1(clint_logic_io_bus_rsp_valid),
    .I2(_zz_io_output_cmd_valid_14) 
);
defparam n100_s4.INIT=8'h32;
  LUT4 _zz_io_output_cmd_valid_s6 (
    .F(_zz_io_output_cmd_valid_14),
    .I0(soclinux_pbus_cyc),
    .I1(_zz_io_output_cmd_valid),
    .I2(clint_logic_io_bus_rsp_valid),
    .I3(builder_slave_sel[1]) 
);
defparam _zz_io_output_cmd_valid_s6.INIT=16'hF2F0;
  DFFC _zz_io_output_cmd_valid_s5 (
    .Q(_zz_io_output_cmd_valid),
    .D(n100_9),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_io_output_cmd_valid_s5.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* WishboneToBmb */
module WishboneToBmb_1 (
  sys_clk,
  systemCd_logic_outputReset,
  _zz_plic_logic_bmb_rsp_valid_1,
  add_1811_6,
  _zz_io_output_cmd_valid
)
;
input sys_clk;
input systemCd_logic_outputReset;
input _zz_plic_logic_bmb_rsp_valid_1;
input add_1811_6;
output _zz_io_output_cmd_valid;
wire n106_9;
wire VCC;
wire GND;
  LUT3 n106_s4 (
    .F(n106_9),
    .I0(_zz_io_output_cmd_valid),
    .I1(_zz_plic_logic_bmb_rsp_valid_1),
    .I2(add_1811_6) 
);
defparam n106_s4.INIT=8'h32;
  DFFC _zz_io_output_cmd_valid_s4 (
    .Q(_zz_io_output_cmd_valid),
    .D(n106_9),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_io_output_cmd_valid_s4.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* WishboneToBmb_1 */
module BmbToWishbone (
  sys_clk,
  systemCd_logic_outputReset,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last,
  n1276_3,
  builder_done,
  n1275_3,
  n1274_3,
  n1273_3,
  n1272_3,
  n1271_3,
  n1270_3,
  n1269_3,
  n1268_3,
  n1267_3,
  n1266_3,
  n1265_3,
  n1264_3,
  n1263_3,
  n1262_3,
  n1261_3,
  n1260_3,
  n1259_3,
  n1258_3,
  n1257_3,
  n1256_3,
  n1255_3,
  n1254_3,
  n1253_3,
  n1252_3,
  n1251_3,
  n1250_3,
  n1249_3,
  n1248_3,
  n1247_3,
  n1246_3,
  n1245_3,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid,
  _zz_plic_logic_bmb_rsp_valid_1,
  soclinux_ram_bus_ram_bus_ack,
  n9488_3,
  clint_logic_io_bus_rsp_valid,
  soclinux_soclinux_ram_bus_ack,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context,
  builder_soclinux_fullmemorywe_state,
  builder_soclinux_wishbone2csr_state,
  peripheralBridge_logic_io_input_rsp_valid,
  soclinux_pbus_we,
  soclinux_pbus_cyc,
  when_BmbToWishbone_l29_5,
  soclinux_pbus_adr,
  soclinux_pbus_dat_w,
  io_input_cmd_rData_fragment_mask,
  peripheralBridge_logic_io_input_rsp_payload_fragment_source,
  peripheralBridge_logic_io_input_rsp_payload_fragment_data,
  peripheralBridge_logic_io_input_rsp_payload_fragment_context
)
;
input sys_clk;
input systemCd_logic_outputReset;
input toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last;
input n1276_3;
input builder_done;
input n1275_3;
input n1274_3;
input n1273_3;
input n1272_3;
input n1271_3;
input n1270_3;
input n1269_3;
input n1268_3;
input n1267_3;
input n1266_3;
input n1265_3;
input n1264_3;
input n1263_3;
input n1262_3;
input n1261_3;
input n1260_3;
input n1259_3;
input n1258_3;
input n1257_3;
input n1256_3;
input n1255_3;
input n1254_3;
input n1253_3;
input n1252_3;
input n1251_3;
input n1250_3;
input n1249_3;
input n1248_3;
input n1247_3;
input n1246_3;
input n1245_3;
input toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid;
input _zz_plic_logic_bmb_rsp_valid_1;
input soclinux_ram_bus_ram_bus_ack;
input n9488_3;
input clint_logic_io_bus_rsp_valid;
input soclinux_soclinux_ram_bus_ack;
input [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source;
input [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode;
input [31:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address;
input [5:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length;
input [31:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data;
input [3:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask;
input [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context;
input [1:0] builder_soclinux_fullmemorywe_state;
input [1:0] builder_soclinux_wishbone2csr_state;
output peripheralBridge_logic_io_input_rsp_valid;
output soclinux_pbus_we;
output soclinux_pbus_cyc;
output when_BmbToWishbone_l29_5;
output [29:0] soclinux_pbus_adr;
output [31:0] soclinux_pbus_dat_w;
output [3:0] io_input_cmd_rData_fragment_mask;
output [0:0] peripheralBridge_logic_io_input_rsp_payload_fragment_source;
output [31:0] peripheralBridge_logic_io_input_rsp_payload_fragment_data;
output [0:0] peripheralBridge_logic_io_input_rsp_payload_fragment_context;
wire io_input_cmd_rValid_6;
wire n406_6;
wire n405_6;
wire n404_6;
wire n407_7;
wire n404_7;
wire when_BmbToWishbone_l29_6;
wire when_BmbToWishbone_l29_7;
wire n397_8;
wire rsp_valid;
wire when_BmbToWishbone_l29;
wire n407_14;
wire io_input_cmd_rData_last;
wire soclinux_pbus_adr_0_15;
wire soclinux_pbus_adr_1_15;
wire soclinux_pbus_adr_2_32;
wire soclinux_pbus_adr_3_32;
wire soclinux_pbus_adr_4_32;
wire soclinux_pbus_adr_5_32;
wire soclinux_pbus_adr_6_32;
wire soclinux_pbus_adr_7_15;
wire soclinux_pbus_adr_8_15;
wire soclinux_pbus_adr_9_13_COUT;
wire n144_1_SUM;
wire n144_3;
wire n145_1_SUM;
wire n145_3;
wire n146_1_SUM;
wire n146_3;
wire n147_1_SUM;
wire n147_3;
wire io_input_cmd_rData_last_7;
wire [3:0] beatCounter;
wire [0:0] io_input_cmd_rData_fragment_source;
wire [11:2] io_input_cmd_rData_fragment_address;
wire [5:2] io_input_cmd_rData_fragment_length;
wire [0:0] io_input_cmd_rData_fragment_context;
wire VCC;
wire GND;
  LUT2 io_input_cmd_rValid_s3 (
    .F(io_input_cmd_rValid_6),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid),
    .I1(n397_8) 
);
defparam io_input_cmd_rValid_s3.INIT=4'hB;
  LUT3 n406_s2 (
    .F(n406_6),
    .I0(n407_7),
    .I1(beatCounter[1]),
    .I2(beatCounter[0]) 
);
defparam n406_s2.INIT=8'h14;
  LUT4 n405_s2 (
    .F(n405_6),
    .I0(beatCounter[1]),
    .I1(beatCounter[0]),
    .I2(n407_7),
    .I3(beatCounter[2]) 
);
defparam n405_s2.INIT=16'h0708;
  LUT3 n404_s2 (
    .F(n404_6),
    .I0(n407_7),
    .I1(n404_7),
    .I2(beatCounter[3]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 when_BmbToWishbone_l29_s1 (
    .F(when_BmbToWishbone_l29_5),
    .I0(_zz_plic_logic_bmb_rsp_valid_1),
    .I1(soclinux_ram_bus_ram_bus_ack),
    .I2(builder_done),
    .I3(when_BmbToWishbone_l29_6) 
);
defparam when_BmbToWishbone_l29_s1.INIT=16'h0100;
  LUT4 n407_s3 (
    .F(n407_7),
    .I0(n147_3),
    .I1(soclinux_pbus_we),
    .I2(when_BmbToWishbone_l29_5),
    .I3(io_input_cmd_rData_last) 
);
defparam n407_s3.INIT=16'h0D00;
  LUT3 n404_s3 (
    .F(n404_7),
    .I0(beatCounter[1]),
    .I1(beatCounter[0]),
    .I2(beatCounter[2]) 
);
defparam n404_s3.INIT=8'h80;
  LUT4 when_BmbToWishbone_l29_s2 (
    .F(when_BmbToWishbone_l29_6),
    .I0(n9488_3),
    .I1(builder_soclinux_fullmemorywe_state[1]),
    .I2(builder_soclinux_fullmemorywe_state[0]),
    .I3(when_BmbToWishbone_l29_7) 
);
defparam when_BmbToWishbone_l29_s2.INIT=16'hEF00;
  LUT4 when_BmbToWishbone_l29_s3 (
    .F(when_BmbToWishbone_l29_7),
    .I0(builder_soclinux_wishbone2csr_state[1]),
    .I1(builder_soclinux_wishbone2csr_state[0]),
    .I2(clint_logic_io_bus_rsp_valid),
    .I3(soclinux_soclinux_ram_bus_ack) 
);
defparam when_BmbToWishbone_l29_s3.INIT=16'h000D;
  LUT4 n397_s3 (
    .F(n397_8),
    .I0(soclinux_pbus_we),
    .I1(n147_3),
    .I2(when_BmbToWishbone_l29_5),
    .I3(soclinux_pbus_cyc) 
);
defparam n397_s3.INIT=16'hF4FF;
  LUT4 rsp_valid_s1 (
    .F(rsp_valid),
    .I0(n147_3),
    .I1(soclinux_pbus_we),
    .I2(when_BmbToWishbone_l29_5),
    .I3(soclinux_pbus_cyc) 
);
defparam rsp_valid_s1.INIT=16'h0700;
  LUT2 when_BmbToWishbone_l29_s4 (
    .F(when_BmbToWishbone_l29),
    .I0(soclinux_pbus_cyc),
    .I1(when_BmbToWishbone_l29_5) 
);
defparam when_BmbToWishbone_l29_s4.INIT=4'h2;
  LUT4 n407_s7 (
    .F(n407_14),
    .I0(beatCounter[0]),
    .I1(when_BmbToWishbone_l29),
    .I2(beatCounter[0]),
    .I3(n407_7) 
);
defparam n407_s7.INIT=16'h222E;
  DFFCE beatCounter_3_s0 (
    .Q(beatCounter[3]),
    .D(n404_6),
    .CLK(sys_clk),
    .CE(when_BmbToWishbone_l29),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE beatCounter_2_s0 (
    .Q(beatCounter[2]),
    .D(n405_6),
    .CLK(sys_clk),
    .CE(when_BmbToWishbone_l29),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE beatCounter_1_s0 (
    .Q(beatCounter[1]),
    .D(n406_6),
    .CLK(sys_clk),
    .CE(when_BmbToWishbone_l29),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC rsp_s2mPipe_rValid_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_valid),
    .D(rsp_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFE io_input_cmd_rData_last_s0 (
    .Q(io_input_cmd_rData_last),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_source_0_s0 (
    .Q(io_input_cmd_rData_fragment_source[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source[0]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_opcode_0_s0 (
    .Q(soclinux_pbus_we),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_31_s0 (
    .Q(soclinux_pbus_adr[29]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[31]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_30_s0 (
    .Q(soclinux_pbus_adr[28]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[30]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_29_s0 (
    .Q(soclinux_pbus_adr[27]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[29]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_28_s0 (
    .Q(soclinux_pbus_adr[26]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[28]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_27_s0 (
    .Q(soclinux_pbus_adr[25]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[27]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_26_s0 (
    .Q(soclinux_pbus_adr[24]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[26]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_25_s0 (
    .Q(soclinux_pbus_adr[23]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[25]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_24_s0 (
    .Q(soclinux_pbus_adr[22]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[24]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_23_s0 (
    .Q(soclinux_pbus_adr[21]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[23]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_22_s0 (
    .Q(soclinux_pbus_adr[20]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[22]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_21_s0 (
    .Q(soclinux_pbus_adr[19]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[21]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_20_s0 (
    .Q(soclinux_pbus_adr[18]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[20]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_19_s0 (
    .Q(soclinux_pbus_adr[17]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[19]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_18_s0 (
    .Q(soclinux_pbus_adr[16]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[18]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_17_s0 (
    .Q(soclinux_pbus_adr[15]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[17]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_16_s0 (
    .Q(soclinux_pbus_adr[14]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[16]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_15_s0 (
    .Q(soclinux_pbus_adr[13]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[15]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_14_s0 (
    .Q(soclinux_pbus_adr[12]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[14]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_13_s0 (
    .Q(soclinux_pbus_adr[11]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[13]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_12_s0 (
    .Q(soclinux_pbus_adr[10]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[12]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_11_s0 (
    .Q(io_input_cmd_rData_fragment_address[11]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[11]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_10_s0 (
    .Q(io_input_cmd_rData_fragment_address[10]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[10]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_9_s0 (
    .Q(io_input_cmd_rData_fragment_address[9]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[9]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_8_s0 (
    .Q(io_input_cmd_rData_fragment_address[8]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[8]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_7_s0 (
    .Q(io_input_cmd_rData_fragment_address[7]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[7]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_6_s0 (
    .Q(io_input_cmd_rData_fragment_address[6]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[6]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_5_s0 (
    .Q(io_input_cmd_rData_fragment_address[5]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[5]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_4_s0 (
    .Q(io_input_cmd_rData_fragment_address[4]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[4]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_3_s0 (
    .Q(io_input_cmd_rData_fragment_address[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[3]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_address_2_s0 (
    .Q(io_input_cmd_rData_fragment_address[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[2]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_length_5_s0 (
    .Q(io_input_cmd_rData_fragment_length[5]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[5]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_length_4_s0 (
    .Q(io_input_cmd_rData_fragment_length[4]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[4]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_length_3_s0 (
    .Q(io_input_cmd_rData_fragment_length[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[3]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_length_2_s0 (
    .Q(io_input_cmd_rData_fragment_length[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[2]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_31_s0 (
    .Q(soclinux_pbus_dat_w[31]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[31]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_30_s0 (
    .Q(soclinux_pbus_dat_w[30]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[30]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_29_s0 (
    .Q(soclinux_pbus_dat_w[29]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[29]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_28_s0 (
    .Q(soclinux_pbus_dat_w[28]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[28]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_27_s0 (
    .Q(soclinux_pbus_dat_w[27]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[27]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_26_s0 (
    .Q(soclinux_pbus_dat_w[26]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[26]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_25_s0 (
    .Q(soclinux_pbus_dat_w[25]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[25]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_24_s0 (
    .Q(soclinux_pbus_dat_w[24]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[24]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_23_s0 (
    .Q(soclinux_pbus_dat_w[23]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[23]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_22_s0 (
    .Q(soclinux_pbus_dat_w[22]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[22]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_21_s0 (
    .Q(soclinux_pbus_dat_w[21]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[21]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_20_s0 (
    .Q(soclinux_pbus_dat_w[20]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[20]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_19_s0 (
    .Q(soclinux_pbus_dat_w[19]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[19]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_18_s0 (
    .Q(soclinux_pbus_dat_w[18]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[18]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_17_s0 (
    .Q(soclinux_pbus_dat_w[17]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[17]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_16_s0 (
    .Q(soclinux_pbus_dat_w[16]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[16]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_15_s0 (
    .Q(soclinux_pbus_dat_w[15]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[15]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_14_s0 (
    .Q(soclinux_pbus_dat_w[14]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[14]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_13_s0 (
    .Q(soclinux_pbus_dat_w[13]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[13]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_12_s0 (
    .Q(soclinux_pbus_dat_w[12]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[12]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_11_s0 (
    .Q(soclinux_pbus_dat_w[11]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[11]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_10_s0 (
    .Q(soclinux_pbus_dat_w[10]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[10]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_9_s0 (
    .Q(soclinux_pbus_dat_w[9]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[9]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_8_s0 (
    .Q(soclinux_pbus_dat_w[8]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[8]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_7_s0 (
    .Q(soclinux_pbus_dat_w[7]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[7]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_6_s0 (
    .Q(soclinux_pbus_dat_w[6]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[6]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_5_s0 (
    .Q(soclinux_pbus_dat_w[5]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[5]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_4_s0 (
    .Q(soclinux_pbus_dat_w[4]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[4]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_3_s0 (
    .Q(soclinux_pbus_dat_w[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[3]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_2_s0 (
    .Q(soclinux_pbus_dat_w[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[2]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_1_s0 (
    .Q(soclinux_pbus_dat_w[1]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[1]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_data_0_s0 (
    .Q(soclinux_pbus_dat_w[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[0]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_mask_3_s0 (
    .Q(io_input_cmd_rData_fragment_mask[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_mask_2_s0 (
    .Q(io_input_cmd_rData_fragment_mask[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_mask_1_s0 (
    .Q(io_input_cmd_rData_fragment_mask[1]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_mask_0_s0 (
    .Q(io_input_cmd_rData_fragment_mask[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFFE io_input_cmd_rData_fragment_context_0_s0 (
    .Q(io_input_cmd_rData_fragment_context[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context[0]),
    .CLK(sys_clk),
    .CE(io_input_cmd_rData_last_7) 
);
  DFF rsp_s2mPipe_rData_fragment_source_0_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_source[0]),
    .D(io_input_cmd_rData_fragment_source[0]),
    .CLK(sys_clk) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_31_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[31]),
    .D(n1276_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_30_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[30]),
    .D(n1275_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_29_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[29]),
    .D(n1274_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_28_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[28]),
    .D(n1273_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_27_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[27]),
    .D(n1272_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_26_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[26]),
    .D(n1271_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_25_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[25]),
    .D(n1270_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_24_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[24]),
    .D(n1269_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_23_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[23]),
    .D(n1268_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_22_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[22]),
    .D(n1267_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_21_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[21]),
    .D(n1266_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_20_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[20]),
    .D(n1265_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_19_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[19]),
    .D(n1264_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_18_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[18]),
    .D(n1263_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_17_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[17]),
    .D(n1262_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_16_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[16]),
    .D(n1261_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_15_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[15]),
    .D(n1260_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_14_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[14]),
    .D(n1259_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_13_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[13]),
    .D(n1258_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_12_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[12]),
    .D(n1257_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_11_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[11]),
    .D(n1256_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_10_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[10]),
    .D(n1255_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_9_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[9]),
    .D(n1254_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_8_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[8]),
    .D(n1253_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_7_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[7]),
    .D(n1252_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_6_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[6]),
    .D(n1251_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_5_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[5]),
    .D(n1250_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_4_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[4]),
    .D(n1249_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_3_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[3]),
    .D(n1248_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_2_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[2]),
    .D(n1247_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_1_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[1]),
    .D(n1246_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFFS rsp_s2mPipe_rData_fragment_data_0_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_data[0]),
    .D(n1245_3),
    .CLK(sys_clk),
    .SET(builder_done) 
);
  DFF rsp_s2mPipe_rData_fragment_context_0_s0 (
    .Q(peripheralBridge_logic_io_input_rsp_payload_fragment_context[0]),
    .D(io_input_cmd_rData_fragment_context[0]),
    .CLK(sys_clk) 
);
  DFFCE io_input_cmd_rValid_s1 (
    .Q(soclinux_pbus_cyc),
    .D(n397_8),
    .CLK(sys_clk),
    .CE(io_input_cmd_rValid_6),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam io_input_cmd_rValid_s1.INIT=1'b0;
  DFFC beatCounter_0_s1 (
    .Q(beatCounter[0]),
    .D(n407_14),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam beatCounter_0_s1.INIT=1'b0;
  ALU soclinux_pbus_adr_0_s12 (
    .SUM(soclinux_pbus_adr[0]),
    .COUT(soclinux_pbus_adr_0_15),
    .I0(io_input_cmd_rData_fragment_address[2]),
    .I1(beatCounter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam soclinux_pbus_adr_0_s12.ALU_MODE=0;
  ALU soclinux_pbus_adr_1_s12 (
    .SUM(soclinux_pbus_adr[1]),
    .COUT(soclinux_pbus_adr_1_15),
    .I0(io_input_cmd_rData_fragment_address[3]),
    .I1(beatCounter[1]),
    .I3(GND),
    .CIN(soclinux_pbus_adr_0_15) 
);
defparam soclinux_pbus_adr_1_s12.ALU_MODE=0;
  ALU soclinux_pbus_adr_2_s29 (
    .SUM(soclinux_pbus_adr[2]),
    .COUT(soclinux_pbus_adr_2_32),
    .I0(io_input_cmd_rData_fragment_address[4]),
    .I1(beatCounter[2]),
    .I3(GND),
    .CIN(soclinux_pbus_adr_1_15) 
);
defparam soclinux_pbus_adr_2_s29.ALU_MODE=0;
  ALU soclinux_pbus_adr_3_s29 (
    .SUM(soclinux_pbus_adr[3]),
    .COUT(soclinux_pbus_adr_3_32),
    .I0(io_input_cmd_rData_fragment_address[5]),
    .I1(beatCounter[3]),
    .I3(GND),
    .CIN(soclinux_pbus_adr_2_32) 
);
defparam soclinux_pbus_adr_3_s29.ALU_MODE=0;
  ALU soclinux_pbus_adr_4_s29 (
    .SUM(soclinux_pbus_adr[4]),
    .COUT(soclinux_pbus_adr_4_32),
    .I0(io_input_cmd_rData_fragment_address[6]),
    .I1(GND),
    .I3(GND),
    .CIN(soclinux_pbus_adr_3_32) 
);
defparam soclinux_pbus_adr_4_s29.ALU_MODE=0;
  ALU soclinux_pbus_adr_5_s29 (
    .SUM(soclinux_pbus_adr[5]),
    .COUT(soclinux_pbus_adr_5_32),
    .I0(io_input_cmd_rData_fragment_address[7]),
    .I1(GND),
    .I3(GND),
    .CIN(soclinux_pbus_adr_4_32) 
);
defparam soclinux_pbus_adr_5_s29.ALU_MODE=0;
  ALU soclinux_pbus_adr_6_s29 (
    .SUM(soclinux_pbus_adr[6]),
    .COUT(soclinux_pbus_adr_6_32),
    .I0(io_input_cmd_rData_fragment_address[8]),
    .I1(GND),
    .I3(GND),
    .CIN(soclinux_pbus_adr_5_32) 
);
defparam soclinux_pbus_adr_6_s29.ALU_MODE=0;
  ALU soclinux_pbus_adr_7_s12 (
    .SUM(soclinux_pbus_adr[7]),
    .COUT(soclinux_pbus_adr_7_15),
    .I0(io_input_cmd_rData_fragment_address[9]),
    .I1(GND),
    .I3(GND),
    .CIN(soclinux_pbus_adr_6_32) 
);
defparam soclinux_pbus_adr_7_s12.ALU_MODE=0;
  ALU soclinux_pbus_adr_8_s12 (
    .SUM(soclinux_pbus_adr[8]),
    .COUT(soclinux_pbus_adr_8_15),
    .I0(io_input_cmd_rData_fragment_address[10]),
    .I1(GND),
    .I3(GND),
    .CIN(soclinux_pbus_adr_7_15) 
);
defparam soclinux_pbus_adr_8_s12.ALU_MODE=0;
  ALU soclinux_pbus_adr_9_s12 (
    .SUM(soclinux_pbus_adr[9]),
    .COUT(soclinux_pbus_adr_9_13_COUT),
    .I0(io_input_cmd_rData_fragment_address[11]),
    .I1(GND),
    .I3(GND),
    .CIN(soclinux_pbus_adr_8_15) 
);
defparam soclinux_pbus_adr_9_s12.ALU_MODE=0;
  ALU n144_s0 (
    .SUM(n144_1_SUM),
    .COUT(n144_3),
    .I0(beatCounter[0]),
    .I1(io_input_cmd_rData_fragment_length[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n144_s0.ALU_MODE=3;
  ALU n145_s0 (
    .SUM(n145_1_SUM),
    .COUT(n145_3),
    .I0(beatCounter[1]),
    .I1(io_input_cmd_rData_fragment_length[3]),
    .I3(GND),
    .CIN(n144_3) 
);
defparam n145_s0.ALU_MODE=3;
  ALU n146_s0 (
    .SUM(n146_1_SUM),
    .COUT(n146_3),
    .I0(beatCounter[2]),
    .I1(io_input_cmd_rData_fragment_length[4]),
    .I3(GND),
    .CIN(n145_3) 
);
defparam n146_s0.ALU_MODE=3;
  ALU n147_s0 (
    .SUM(n147_1_SUM),
    .COUT(n147_3),
    .I0(beatCounter[3]),
    .I1(io_input_cmd_rData_fragment_length[5]),
    .I3(GND),
    .CIN(n146_3) 
);
defparam n147_s0.ALU_MODE=3;
  INV io_input_cmd_rData_last_s3 (
    .O(io_input_cmd_rData_last_7),
    .I(soclinux_pbus_cyc) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BmbToWishbone */
module StreamArbiter (
  sys_clk,
  systemCd_logic_outputReset,
  iArbiter_bmb_decoder_io_outputs_0_cmd_valid,
  dBusNonCoherent_bmb_cmd_s2mPipe_rValid,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_last,
  iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address,
  iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode,
  maskLocked_0,
  locked,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_last,
  locked_8,
  io_output_payload_fragment_context_0_6,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source,
  _zz_maskProposal_0_3,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode
)
;
input sys_clk;
input systemCd_logic_outputReset;
input iArbiter_bmb_decoder_io_outputs_0_cmd_valid;
input dBusNonCoherent_bmb_cmd_s2mPipe_rValid;
input dBusNonCoherent_bmb_cmd_s2mPipe_rData_last;
input iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last;
input toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4;
input toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN;
input [31:2] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address;
input [31:6] iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address;
input [5:2] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length;
input [0:0] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode;
output maskLocked_0;
output locked;
output peripheralBridge_bmb_arbiter_io_output_cmd_payload_last;
output locked_8;
output io_output_payload_fragment_context_0_6;
output [0:0] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source;
output [0:0] _zz_maskProposal_0_3;
output [31:2] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address;
output [5:2] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length;
output [0:0] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode;
wire n129_4;
wire n131_6;
wire maskLocked_1;
wire [1:1] _zz_maskProposal_0_3_0;
wire VCC;
wire GND;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source_0_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]),
    .I0(_zz_maskProposal_0_3_0[1]),
    .I1(maskLocked_1),
    .I2(locked) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source_0_s.INIT=8'hCA;
  LUT4 _zz_maskProposal_0_3_0_s0 (
    .F(_zz_maskProposal_0_3[0]),
    .I0(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .I1(maskLocked_0),
    .I2(maskLocked_1),
    .I3(dBusNonCoherent_bmb_cmd_s2mPipe_rValid) 
);
defparam _zz_maskProposal_0_3_0_s0.INIT=16'hF400;
  LUT4 _zz_maskProposal_0_3_1_s0 (
    .F(_zz_maskProposal_0_3_0[1]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rValid),
    .I1(maskLocked_1),
    .I2(maskLocked_0),
    .I3(iArbiter_bmb_decoder_io_outputs_0_cmd_valid) 
);
defparam _zz_maskProposal_0_3_1_s0.INIT=16'hF400;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_last_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_last),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_last),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_last_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_31_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[31]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[31]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_31_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_30_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[30]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[30]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[30]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_30_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_29_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[29]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[29]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[29]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_29_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_28_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[28]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[28]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[28]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_28_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_27_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[27]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[27]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[27]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_27_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_26_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[26]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[26]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[26]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_26_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_25_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[25]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[25]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[25]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_25_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_24_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[24]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[24]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[24]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_24_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_23_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[23]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[23]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[23]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_23_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_22_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[22]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[22]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[22]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_22_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_21_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[21]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[21]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[21]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_21_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_20_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[20]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[20]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[20]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_20_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_19_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[19]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[19]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[19]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_19_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_18_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[18]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[18]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[18]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_18_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_17_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[17]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[17]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[17]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_17_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_16_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[16]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[16]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[16]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_16_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_15_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[15]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[15]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[15]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_15_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_14_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[14]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[14]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[14]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_14_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_13_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[13]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[13]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[13]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_13_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_12_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[12]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[12]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[12]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_12_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_11_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[11]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[11]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[11]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_11_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_10_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[10]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[10]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[10]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_10_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_9_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[9]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[9]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[9]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_9_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_8_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[8]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[8]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[8]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_8_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_7_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[7]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[7]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[7]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_7_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_6_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[6]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[6]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[6]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_6_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_5_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[5]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_5_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_4_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[4]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[4]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_4_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_3_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[3]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[3]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_3_s.INIT=8'hCA;
  LUT3 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_2_s (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[2]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[2]),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length_2_s.INIT=8'hCA;
  LUT2 n129_s1 (
    .F(n129_4),
    .I0(locked),
    .I1(locked_8) 
);
defparam n129_s1.INIT=4'h4;
  LUT4 locked_s3 (
    .F(locked_8),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rValid),
    .I1(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .I2(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .I3(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]) 
);
defparam locked_s3.INIT=16'hF222;
  LUT3 n131_s2 (
    .F(n131_6),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .I1(locked_8),
    .I2(peripheralBridge_bmb_arbiter_io_output_cmd_payload_last) 
);
defparam n131_s2.INIT=8'h7F;
  LUT4 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_2_s0 (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[2]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[2]),
    .I1(_zz_maskProposal_0_3[0]),
    .I2(maskLocked_0),
    .I3(locked) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_2_s0.INIT=16'hA088;
  LUT4 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_3_s0 (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[3]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[3]),
    .I1(_zz_maskProposal_0_3[0]),
    .I2(maskLocked_0),
    .I3(locked) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_3_s0.INIT=16'hA088;
  LUT4 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_4_s0 (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[4]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[4]),
    .I1(_zz_maskProposal_0_3[0]),
    .I2(maskLocked_0),
    .I3(locked) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_4_s0.INIT=16'hA088;
  LUT4 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_5_s0 (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[5]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[5]),
    .I1(_zz_maskProposal_0_3[0]),
    .I2(maskLocked_0),
    .I3(locked) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address_5_s0.INIT=16'hA088;
  LUT4 peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode_0_s0 (
    .F(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode[0]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .I1(_zz_maskProposal_0_3[0]),
    .I2(maskLocked_0),
    .I3(locked) 
);
defparam peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode_0_s0.INIT=16'hA088;
  LUT4 io_output_payload_fragment_context_0_s3 (
    .F(io_output_payload_fragment_context_0_6),
    .I0(_zz_maskProposal_0_3[0]),
    .I1(maskLocked_0),
    .I2(locked),
    .I3(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam io_output_payload_fragment_context_0_s3.INIT=16'h3500;
  DFFCE maskLocked_0_s0 (
    .Q(maskLocked_0),
    .D(_zz_maskProposal_0_3[0]),
    .CLK(sys_clk),
    .CE(n129_4),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFPE maskLocked_1_s0 (
    .Q(maskLocked_1),
    .D(_zz_maskProposal_0_3_0[1]),
    .CLK(sys_clk),
    .CE(n129_4),
    .PRESET(systemCd_logic_outputReset) 
);
  DFFCE locked_s1 (
    .Q(locked),
    .D(n131_6),
    .CLK(sys_clk),
    .CE(locked_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam locked_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* StreamArbiter */
module BmbArbiter (
  _zz_when_Stream_l369_1,
  sys_clk,
  systemCd_logic_outputReset,
  iArbiter_bmb_decoder_io_outputs_0_cmd_valid,
  dBusNonCoherent_bmb_cmd_s2mPipe_rValid,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_last,
  iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4,
  toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN,
  _zz_io_output_rsp_payload_fragment_source,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address,
  iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length,
  dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode,
  peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid,
  iArbiter_bmb_decoder_io_input_rsp_valid,
  maskLocked_0,
  locked,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_last,
  locked_8,
  io_output_payload_fragment_context_0_6,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source,
  _zz_maskProposal_0_3,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length,
  peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode
)
;
input _zz_when_Stream_l369_1;
input sys_clk;
input systemCd_logic_outputReset;
input iArbiter_bmb_decoder_io_outputs_0_cmd_valid;
input dBusNonCoherent_bmb_cmd_s2mPipe_rValid;
input dBusNonCoherent_bmb_cmd_s2mPipe_rData_last;
input iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last;
input toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4;
input toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN;
input [0:0] _zz_io_output_rsp_payload_fragment_source;
input [31:2] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address;
input [31:6] iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address;
input [5:2] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length;
input [0:0] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode;
output peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid;
output iArbiter_bmb_decoder_io_input_rsp_valid;
output maskLocked_0;
output locked;
output peripheralBridge_bmb_arbiter_io_output_cmd_payload_last;
output locked_8;
output io_output_payload_fragment_context_0_6;
output [0:0] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source;
output [0:0] _zz_maskProposal_0_3;
output [31:2] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address;
output [5:2] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length;
output [0:0] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode;
wire VCC;
wire GND;
  LUT2 peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid_s (
    .F(peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid),
    .I0(_zz_io_output_rsp_payload_fragment_source[0]),
    .I1(_zz_when_Stream_l369_1) 
);
defparam peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid_s.INIT=4'h4;
  LUT2 iArbiter_bmb_decoder_io_input_rsp_valid_s (
    .F(iArbiter_bmb_decoder_io_input_rsp_valid),
    .I0(_zz_when_Stream_l369_1),
    .I1(_zz_io_output_rsp_payload_fragment_source[0]) 
);
defparam iArbiter_bmb_decoder_io_input_rsp_valid_s.INIT=4'h8;
  StreamArbiter memory_arbiter (
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .iArbiter_bmb_decoder_io_outputs_0_cmd_valid(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rValid(dBusNonCoherent_bmb_cmd_s2mPipe_rValid),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_last(dBusNonCoherent_bmb_cmd_s2mPipe_rData_last),
    .iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31:2]),
    .iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[31:6]),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5:2]),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .maskLocked_0(maskLocked_0),
    .locked(locked),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_last(peripheralBridge_bmb_arbiter_io_output_cmd_payload_last),
    .locked_8(locked_8),
    .io_output_payload_fragment_context_0_6(io_output_payload_fragment_context_0_6),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]),
    ._zz_maskProposal_0_3(_zz_maskProposal_0_3[0]),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[31:2]),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[5:2]),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BmbArbiter */
module VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc (
  sys_clk,
  soclinux_timer_enable_storage,
  soclinux_timer_zero_pending,
  builder_slave_sel_3_5,
  soclinux_uart_rx_pending,
  soclinux_uart_tx_pending,
  builder_slave_sel_1_9,
  builder_slave_sel_1_10,
  n22443_3,
  n1276_3,
  builder_done,
  n1275_3,
  n1274_3,
  n1273_3,
  n1272_3,
  n1271_3,
  n1270_3,
  n1269_3,
  n1268_3,
  n1267_3,
  n1266_3,
  n1265_3,
  n1264_3,
  n1263_3,
  n1262_3,
  n1261_3,
  n1260_3,
  n1259_3,
  n1258_3,
  n1257_3,
  n1256_3,
  n1255_3,
  n1254_3,
  n1253_3,
  n1252_3,
  n1251_3,
  n1250_3,
  n1249_3,
  n1248_3,
  n1247_3,
  n1246_3,
  n1245_3,
  soclinux_ram_bus_ram_bus_ack,
  n9488_3,
  soclinux_soclinux_ram_bus_ack,
  builder_slave_sel,
  soclinux_uart_enable_storage,
  builder_soclinux_fullmemorywe_state,
  builder_soclinux_wishbone2csr_state,
  n9607_4,
  n9609_4,
  n9611_4,
  n9613_4,
  soclinux_pbus_we,
  soclinux_pbus_cyc,
  when_BmbToWishbone_l29_5,
  soclinux_plicbus_dat_r,
  soclinux_clintbus_dat_r,
  soclinux_pbus_adr,
  soclinux_pbus_dat_w,
  io_input_cmd_rData_fragment_mask
)
;
input sys_clk;
input soclinux_timer_enable_storage;
input soclinux_timer_zero_pending;
input builder_slave_sel_3_5;
input soclinux_uart_rx_pending;
input soclinux_uart_tx_pending;
input builder_slave_sel_1_9;
input builder_slave_sel_1_10;
input n22443_3;
input n1276_3;
input builder_done;
input n1275_3;
input n1274_3;
input n1273_3;
input n1272_3;
input n1271_3;
input n1270_3;
input n1269_3;
input n1268_3;
input n1267_3;
input n1266_3;
input n1265_3;
input n1264_3;
input n1263_3;
input n1262_3;
input n1261_3;
input n1260_3;
input n1259_3;
input n1258_3;
input n1257_3;
input n1256_3;
input n1255_3;
input n1254_3;
input n1253_3;
input n1252_3;
input n1251_3;
input n1250_3;
input n1249_3;
input n1248_3;
input n1247_3;
input n1246_3;
input n1245_3;
input soclinux_ram_bus_ram_bus_ack;
input n9488_3;
input soclinux_soclinux_ram_bus_ack;
input [1:0] builder_slave_sel;
input [1:0] soclinux_uart_enable_storage;
input [1:0] builder_soclinux_fullmemorywe_state;
input [1:0] builder_soclinux_wishbone2csr_state;
output n9607_4;
output n9609_4;
output n9611_4;
output n9613_4;
output soclinux_pbus_we;
output soclinux_pbus_cyc;
output when_BmbToWishbone_l29_5;
output [31:0] soclinux_plicbus_dat_r;
output [31:0] soclinux_clintbus_dat_r;
output [29:0] soclinux_pbus_adr;
output [31:0] soclinux_pbus_dat_w;
output [3:0] io_input_cmd_rData_fragment_mask;
wire add_1811_6;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id;
wire dBusCoherent_bmb_cmd_s2mPipe_payload_last;
wire dBusNonCoherent_bmb_cmd_s2mPipe_valid;
wire dBusNonCoherent_bmb_cmd_s2mPipe_payload_last;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_last;
wire n9601_3;
wire n9659_3;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode_0_6;
wire _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_3_6;
wire _zz_when_PlicGateway_l21_1_8;
wire _zz_when_PlicGateway_l21_3_8;
wire plic_logic_bus_rsp_payload_fragment_data_31_11;
wire plic_logic_bus_rsp_payload_fragment_data_31_13;
wire plic_logic_bus_rsp_payload_fragment_data_30_11;
wire plic_logic_bus_rsp_payload_fragment_data_30_13;
wire plic_logic_bus_rsp_payload_fragment_data_29_11;
wire plic_logic_bus_rsp_payload_fragment_data_29_13;
wire plic_logic_bus_rsp_payload_fragment_data_28_11;
wire plic_logic_bus_rsp_payload_fragment_data_28_13;
wire plic_logic_bus_rsp_payload_fragment_data_27_11;
wire plic_logic_bus_rsp_payload_fragment_data_27_13;
wire plic_logic_bus_rsp_payload_fragment_data_26_11;
wire plic_logic_bus_rsp_payload_fragment_data_26_13;
wire plic_logic_bus_rsp_payload_fragment_data_25_11;
wire plic_logic_bus_rsp_payload_fragment_data_25_13;
wire plic_logic_bus_rsp_payload_fragment_data_24_11;
wire plic_logic_bus_rsp_payload_fragment_data_24_13;
wire plic_logic_bus_rsp_payload_fragment_data_23_11;
wire plic_logic_bus_rsp_payload_fragment_data_23_13;
wire plic_logic_bus_rsp_payload_fragment_data_22_11;
wire plic_logic_bus_rsp_payload_fragment_data_22_13;
wire plic_logic_bus_rsp_payload_fragment_data_21_11;
wire plic_logic_bus_rsp_payload_fragment_data_21_13;
wire plic_logic_bus_rsp_payload_fragment_data_20_11;
wire plic_logic_bus_rsp_payload_fragment_data_20_13;
wire plic_logic_bus_rsp_payload_fragment_data_19_11;
wire plic_logic_bus_rsp_payload_fragment_data_19_13;
wire plic_logic_bus_rsp_payload_fragment_data_18_11;
wire plic_logic_bus_rsp_payload_fragment_data_18_13;
wire plic_logic_bus_rsp_payload_fragment_data_17_11;
wire plic_logic_bus_rsp_payload_fragment_data_17_13;
wire plic_logic_bus_rsp_payload_fragment_data_16_11;
wire plic_logic_bus_rsp_payload_fragment_data_16_13;
wire plic_logic_bus_rsp_payload_fragment_data_15_11;
wire plic_logic_bus_rsp_payload_fragment_data_15_13;
wire plic_logic_bus_rsp_payload_fragment_data_14_11;
wire plic_logic_bus_rsp_payload_fragment_data_14_13;
wire plic_logic_bus_rsp_payload_fragment_data_13_11;
wire plic_logic_bus_rsp_payload_fragment_data_13_13;
wire plic_logic_bus_rsp_payload_fragment_data_12_11;
wire plic_logic_bus_rsp_payload_fragment_data_12_13;
wire plic_logic_bus_rsp_payload_fragment_data_11_11;
wire plic_logic_bus_rsp_payload_fragment_data_11_13;
wire plic_logic_bus_rsp_payload_fragment_data_10_11;
wire plic_logic_bus_rsp_payload_fragment_data_10_13;
wire plic_logic_bus_rsp_payload_fragment_data_9_11;
wire plic_logic_bus_rsp_payload_fragment_data_9_13;
wire plic_logic_bus_rsp_payload_fragment_data_8_11;
wire plic_logic_bus_rsp_payload_fragment_data_8_13;
wire plic_logic_bus_rsp_payload_fragment_data_7_11;
wire plic_logic_bus_rsp_payload_fragment_data_7_13;
wire plic_logic_bus_rsp_payload_fragment_data_6_11;
wire plic_logic_bus_rsp_payload_fragment_data_6_13;
wire plic_logic_bus_rsp_payload_fragment_data_5_11;
wire plic_logic_bus_rsp_payload_fragment_data_5_13;
wire plic_logic_bus_rsp_payload_fragment_data_4_13;
wire plic_logic_bus_rsp_payload_fragment_data_4_15;
wire plic_logic_bus_rsp_payload_fragment_data_3_13;
wire plic_logic_bus_rsp_payload_fragment_data_3_15;
wire cores_0_cpu_externalInterrupt_plic_target_iep;
wire cores_0_cpu_externalSupervisorInterrupt_plic_target_iep;
wire n5403_6;
wire cores_0_cpu_logic_cpu_dBus_rsp_valid;
wire n6367_6;
wire n6445_6;
wire n5402_9;
wire n5404_9;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_last;
wire dBusNonCoherent_bmb_cmd_s2mPipe_ready;
wire when_ClockDomainGenerator_l222_4;
wire when_ClockDomainGenerator_l222_5;
wire when_ClockDomainGenerator_l222_6;
wire when_ClockDomainGenerator_l222_1_4;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_4;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4;
wire n9599_4;
wire n9599_5;
wire n9601_4;
wire n9603_4;
wire n9607_5;
wire n9613_5;
wire n9621_4;
wire n9629_4;
wire n9637_4;
wire n9645_4;
wire n9653_4;
wire n9655_4;
wire n9657_4;
wire n9696_4;
wire _zz_when_PlicGateway_l21_1_9;
wire _zz_when_PlicGateway_l21_1_10;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_3_9;
wire _zz_when_PlicGateway_l21_3_9;
wire plic_logic_bus_rsp_payload_fragment_data_2_12;
wire plic_logic_bus_rsp_payload_fragment_data_2_13;
wire plic_logic_bus_rsp_payload_fragment_data_1_45;
wire plic_logic_bus_rsp_payload_fragment_data_1_46;
wire plic_logic_bus_rsp_payload_fragment_data_1_47;
wire plic_logic_bus_rsp_payload_fragment_data_1_48;
wire plic_logic_bus_rsp_payload_fragment_data_0_42;
wire plic_logic_bus_rsp_payload_fragment_data_0_43;
wire plic_logic_bus_rsp_payload_fragment_data_0_44;
wire n6367_7;
wire n6367_8;
wire n9621_5;
wire n9629_5;
wire n9645_5;
wire n9655_5;
wire n9663_5;
wire n9694_5;
wire n9696_5;
wire plic_logic_bus_rsp_payload_fragment_data_1_49;
wire plic_logic_bus_rsp_payload_fragment_data_1_50;
wire plic_logic_bus_rsp_payload_fragment_data_1_51;
wire plic_logic_bus_rsp_payload_fragment_data_1_53;
wire plic_logic_bus_rsp_payload_fragment_data_1_54;
wire plic_logic_bus_rsp_payload_fragment_data_1_55;
wire plic_logic_bus_rsp_payload_fragment_data_1_56;
wire plic_logic_bus_rsp_payload_fragment_data_1_57;
wire plic_logic_bus_rsp_payload_fragment_data_0_45;
wire plic_logic_bus_rsp_payload_fragment_data_0_46;
wire plic_logic_bus_rsp_payload_fragment_data_0_48;
wire plic_logic_bus_rsp_payload_fragment_data_0_49;
wire plic_logic_bus_rsp_payload_fragment_data_0_50;
wire plic_logic_bus_rsp_payload_fragment_data_0_51;
wire plic_logic_bus_rsp_payload_fragment_data_0_52;
wire plic_logic_bus_rsp_payload_fragment_data_0_53;
wire plic_logic_bus_rsp_payload_fragment_data_0_54;
wire plic_logic_bus_rsp_payload_fragment_data_0_55;
wire plic_logic_bus_rsp_payload_fragment_data_0_56;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_14;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_15;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_16;
wire plic_logic_bus_rsp_payload_fragment_data_1_58;
wire plic_logic_bus_rsp_payload_fragment_data_1_59;
wire plic_logic_bus_rsp_payload_fragment_data_1_60;
wire plic_logic_bus_rsp_payload_fragment_data_1_61;
wire plic_logic_bus_rsp_payload_fragment_data_1_62;
wire plic_logic_bus_rsp_payload_fragment_data_1_63;
wire plic_logic_bus_rsp_payload_fragment_data_1_64;
wire plic_logic_bus_rsp_payload_fragment_data_1_65;
wire plic_logic_bus_rsp_payload_fragment_data_1_66;
wire plic_logic_bus_rsp_payload_fragment_data_1_67;
wire plic_logic_bus_rsp_payload_fragment_data_1_68;
wire plic_logic_bus_rsp_payload_fragment_data_1_69;
wire plic_logic_bus_rsp_payload_fragment_data_0_57;
wire plic_logic_bus_rsp_payload_fragment_data_0_58;
wire plic_logic_bus_rsp_payload_fragment_data_0_59;
wire plic_logic_bus_rsp_payload_fragment_data_0_60;
wire plic_logic_bus_rsp_payload_fragment_data_0_61;
wire plic_logic_bus_rsp_payload_fragment_data_0_62;
wire plic_logic_bus_rsp_payload_fragment_data_0_63;
wire plic_logic_bus_rsp_payload_fragment_data_0_64;
wire plic_logic_bus_rsp_payload_fragment_data_0_65;
wire plic_logic_bus_rsp_payload_fragment_data_0_66;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_17;
wire plic_logic_bus_rsp_payload_fragment_data_1_70;
wire plic_logic_bus_rsp_payload_fragment_data_1_71;
wire plic_logic_bus_rsp_payload_fragment_data_1_72;
wire plic_logic_bus_rsp_payload_fragment_data_1_73;
wire plic_logic_bus_rsp_payload_fragment_data_1_74;
wire plic_logic_bus_rsp_payload_fragment_data_1_75;
wire plic_logic_bus_rsp_payload_fragment_data_1_76;
wire plic_logic_bus_rsp_payload_fragment_data_1_78;
wire plic_logic_bus_rsp_payload_fragment_data_0_67;
wire plic_logic_bus_rsp_payload_fragment_data_0_68;
wire plic_logic_bus_rsp_payload_fragment_data_0_69;
wire plic_logic_bus_rsp_payload_fragment_data_0_70;
wire plic_logic_bus_rsp_payload_fragment_data_0_71;
wire plic_logic_bus_rsp_payload_fragment_data_1_79;
wire plic_logic_bus_rsp_payload_fragment_data_1_80;
wire plic_logic_bus_rsp_payload_fragment_data_1_81;
wire plic_logic_bus_rsp_payload_fragment_data_1_82;
wire plic_logic_bus_rsp_payload_fragment_data_0_73;
wire plic_logic_bus_rsp_payload_fragment_data_0_74;
wire plic_logic_bus_rsp_payload_fragment_data_0_75;
wire plic_logic_bus_rsp_payload_fragment_data_0_76;
wire n5401_8;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_20;
wire plic_logic_bus_rsp_payload_fragment_data_0_78;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_22;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_24;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_3_11;
wire n9637_7;
wire n9605_8;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_48;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_48;
wire n9657_7;
wire plic_logic_bus_rsp_payload_fragment_data_0_80;
wire n9694_7;
wire n9663_8;
wire n9661_8;
wire plic_logic_bus_rsp_payload_fragment_data_1_84;
wire n9613_8;
wire n9601_10;
wire n9661_10;
wire n9601_12;
wire n9643_5;
wire n9641_5;
wire n9639_5;
wire n9637_9;
wire n9605_10;
wire n9645_7;
wire n9629_7;
wire n9621_7;
wire n9613_10;
wire n9649_5;
wire n9633_5;
wire n9625_5;
wire n9617_5;
wire n9609_6;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_26;
wire n9647_5;
wire n9631_5;
wire n9623_5;
wire n9615_5;
wire n9607_7;
wire plic_logic_bus_rsp_payload_fragment_data_1_86;
wire n9659_6;
wire n9651_5;
wire n9635_5;
wire n9627_5;
wire n9619_5;
wire n9611_6;
wire n9653_7;
wire n9661_12;
wire n9696_7;
wire n9694_9;
wire n9663_10;
wire n9661_14;
wire n9657_9;
wire n9653_9;
wire n9605_12;
wire n9603_6;
wire n9599_7;
wire dBusNonCoherent_bmb_cmd_rValidN_10;
wire n5336_8;
wire when_ClockDomainGenerator_l222;
wire n5367_8;
wire when_ClockDomainGenerator_l222_1;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready;
wire dBusCoherent_bmb_cmd_s2mPipe_ready;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready;
wire n5593_9;
wire n5599_9;
wire n5599_11;
wire cores_0_cpu_iBus_cmd_rValid_16;
wire n9655_9;
wire _zz_when_PlicGateway_l21_1_13;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1_28;
wire n9663_12;
wire dBusCoherent_bmb_cmd_s2mPipe_valid_12;
wire dBusCoherent_bmb_cmd_s2mPipe_ready_16;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_valid_12;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_16;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_valid_12;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_16;
wire debugCd_logic_outputReset;
wire systemCd_logic_outputReset;
wire _zz_plic_logic_bmb_rsp_valid_1;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_0;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_1;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_2;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_3;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_4;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_5;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_6;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_7;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_8;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_9;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_10;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_11;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_12;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_13;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_14;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_15;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_16;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_17;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_18;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_19;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_20;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_21;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_22;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_23;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_24;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_25;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_26;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_27;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_28;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_29;
wire _zz_cores_0_cpu_externalInterrupt_plic_target_ie_30;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_0;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_2;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_3;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_4;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_5;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_6;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_7;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_8;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_9;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_10;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_11;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_12;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_13;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_14;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_15;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_16;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_17;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_18;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_19;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_20;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_21;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_22;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_24;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_25;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_26;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_27;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_28;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_29;
wire _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_30;
wire _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1;
wire _zz_cores_0_cpu_iBus_rsp_valid_1;
wire _zz_iArbiter_bmb_rsp_valid_1;
wire dBusNonCoherent_bmb_cmd_s2mPipe_rValid;
wire _zz_dBusNonCoherent_bmb_rsp_valid_1;
wire _zz_when_Stream_l369_1;
wire cores_0_cpu_externalInterrupt_plic_target_iep_regNext;
wire cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_last;
wire dBusCoherent_bmb_cmd_rData_last;
wire dBusCoherent_bmb_cmd_s2mPipe_rData_last;
wire iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last;
wire dBusNonCoherent_bmb_cmd_rData_last;
wire dBusNonCoherent_bmb_cmd_s2mPipe_rData_last;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_last;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_1;
wire _zz_when_PlicGateway_l21_1;
wire _zz_plic_logic_bus_rsp_payload_fragment_data_3;
wire _zz_when_PlicGateway_l21_3;
wire dBusNonCoherent_bmb_cmd_rValidN;
wire iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid;
wire dBusCoherent_bmb_cmd_s2mPipe_rValid;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid;
wire cores_0_cpu_iBus_cmd_rValid;
wire dBusCoherent_bmb_cmd_rValidN;
wire iArbiter_bmb_decoder_io_outputs_0_cmd_valid;
wire toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN;
wire toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN;
wire n5335_1;
wire n5335_2;
wire n5334_1;
wire n5334_2;
wire n5333_1;
wire n5333_2;
wire n5332_1;
wire n5332_2;
wire n5331_1;
wire n5331_2;
wire n5330_1;
wire n5330_2;
wire n5329_1;
wire n5329_2;
wire n5328_1;
wire n5328_2;
wire n5327_1;
wire n5327_2;
wire n5326_1;
wire n5326_2;
wire n5325_1;
wire n5325_0_COUT;
wire n5366_1;
wire n5366_2;
wire n5365_1;
wire n5365_2;
wire n5364_1;
wire n5364_2;
wire n5363_1;
wire n5363_2;
wire n5362_1;
wire n5362_0_COUT;
wire n6707_5;
wire iArbiter_bmb_cmd_rData_last_6;
wire iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_18;
wire bufferCC_4_io_dataOut;
wire bufferCC_5_io_dataOut;
wire clint_logic_io_bus_rsp_valid;
wire n1226_5;
wire n1162_10;
wire cores_0_cpu_logic_cpu_dBus_cmd_payload_wr;
wire cores_0_cpu_logic_cpu_dBus_cmd_valid;
wire lineLoader_valid;
wire lineLoader_cmdSent;
wire clintWishboneBridge_logic_bridge_io_output_cmd_valid;
wire _zz_io_output_cmd_valid;
wire peripheralBridge_logic_io_input_rsp_valid;
wire peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid;
wire iArbiter_bmb_decoder_io_input_rsp_valid;
wire maskLocked_0;
wire locked;
wire peripheralBridge_bmb_arbiter_io_output_cmd_payload_last;
wire locked_8;
wire io_output_payload_fragment_context_0_6;
wire [1:0] _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49;
wire [1:0] _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49;
wire [0:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_opcode;
wire [31:2] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address;
wire [5:2] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length;
wire [31:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data;
wire [3:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask;
wire [0:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_context;
wire [0:0] dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode;
wire [31:2] dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address;
wire [5:2] dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length;
wire [31:0] dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data;
wire [3:0] dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask;
wire [0:0] dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_context;
wire [0:0] dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode;
wire [31:2] dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address;
wire [5:2] dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length;
wire [31:0] dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data;
wire [3:0] dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask;
wire [0:0] dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_context;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_source;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_opcode;
wire [31:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address;
wire [5:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length;
wire [31:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data;
wire [3:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context;
wire [2:0] plic_logic_bus_rsp_payload_fragment_data;
wire [5:2] _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length;
wire [11:0] debugCd_logic_holdingLogic_resetCounter;
wire [5:0] systemCd_logic_holdingLogic_resetCounter;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_62;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_63;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_64;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_65;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_66;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_67;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_68;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_69;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_70;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_71;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_72;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_73;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_74;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_75;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_76;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_77;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_78;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_79;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_80;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_81;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_82;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_83;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_84;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_85;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_86;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_87;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_88;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_89;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_90;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_91;
wire [1:0] _zz_plic_logic_bus_rsp_payload_fragment_data_92;
wire [1:0] _zz_cores_0_cpu_externalInterrupt_plic_target_threshold;
wire [1:0] _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold;
wire [1:0] cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority;
wire [1:0] cores_0_cpu_externalInterrupt_plic_target_bestRequest_id;
wire [1:0] cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority;
wire [1:0] cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id;
wire [0:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode;
wire [31:2] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address;
wire [5:2] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length;
wire [31:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data;
wire [3:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask;
wire [0:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context;
wire [0:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_opcode;
wire [31:2] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address;
wire [5:2] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length;
wire [31:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data;
wire [3:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask;
wire [0:0] toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_context;
wire [31:0] _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data;
wire [0:0] _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_context;
wire [31:6] cores_0_cpu_iBus_cmd_rData_fragment_address;
wire [0:0] dBusCoherent_bmb_cmd_rData_fragment_opcode;
wire [31:2] dBusCoherent_bmb_cmd_rData_fragment_address;
wire [5:2] dBusCoherent_bmb_cmd_rData_fragment_length;
wire [31:0] dBusCoherent_bmb_cmd_rData_fragment_data;
wire [3:0] dBusCoherent_bmb_cmd_rData_fragment_mask;
wire [0:0] dBusCoherent_bmb_cmd_rData_fragment_context;
wire [0:0] dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode;
wire [31:2] dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address;
wire [5:2] dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length;
wire [31:0] dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data;
wire [3:0] dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask;
wire [0:0] dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_context;
wire [31:6] iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address;
wire [0:0] dBusNonCoherent_bmb_cmd_rData_fragment_opcode;
wire [31:2] dBusNonCoherent_bmb_cmd_rData_fragment_address;
wire [5:2] dBusNonCoherent_bmb_cmd_rData_fragment_length;
wire [31:0] dBusNonCoherent_bmb_cmd_rData_fragment_data;
wire [3:0] dBusNonCoherent_bmb_cmd_rData_fragment_mask;
wire [0:0] dBusNonCoherent_bmb_cmd_rData_fragment_context;
wire [0:0] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode;
wire [31:2] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address;
wire [5:2] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length;
wire [31:0] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data;
wire [3:0] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask;
wire [0:0] dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_context;
wire [0:0] _zz_dBusNonCoherent_bmb_rsp_payload_fragment_context;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_source;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_opcode;
wire [31:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address;
wire [5:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length;
wire [31:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data;
wire [3:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_context;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode;
wire [31:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address;
wire [5:2] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length;
wire [31:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data;
wire [3:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask;
wire [0:0] toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context;
wire [0:0] _zz_io_output_rsp_payload_fragment_source;
wire [0:0] peripheralBridge_bmb_arbiter_io_inputs_0_rsp_payload_fragment_context;
wire [31:0] _zz_iArbiter_bmb_rsp_payload_fragment_data;
wire [63:0] clint_logic_io_time;
wire [0:0] clint_logic_io_softwareInterrupt;
wire [0:0] clint_logic_io_timerInterrupt;
wire [31:2] cores_0_cpu_logic_cpu_dBus_cmd_payload_address;
wire [31:0] cores_0_cpu_logic_cpu_dBus_cmd_payload_data;
wire [3:0] cores_0_cpu_logic_cpu_dBus_cmd_payload_mask;
wire [2:0] cores_0_cpu_logic_cpu_dBus_cmd_payload_size;
wire [31:6] lineLoader_address;
wire [0:0] peripheralBridge_logic_io_input_rsp_payload_fragment_source;
wire [31:0] peripheralBridge_logic_io_input_rsp_payload_fragment_data;
wire [0:0] peripheralBridge_logic_io_input_rsp_payload_fragment_context;
wire [0:0] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source;
wire [0:0] _zz_maskProposal_0_3;
wire [31:2] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address;
wire [5:2] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length;
wire [0:0] peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode;
wire VCC;
wire GND;
  LUT4 plic_logic_bmb_cmd_fire_s0 (
    .F(add_1811_6),
    .I0(_zz_plic_logic_bmb_rsp_valid_1),
    .I1(_zz_io_output_cmd_valid),
    .I2(soclinux_pbus_cyc),
    .I3(builder_slave_sel[0]) 
);
defparam plic_logic_bmb_cmd_fire_s0.INIT=16'h1000;
  LUT4 _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_s0 (
    .F(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1),
    .I3(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_0) 
);
defparam _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_s0.INIT=16'h1FFF;
  LUT4 _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_s0 (
    .F(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49[1]),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .I2(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_1),
    .I3(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_4) 
);
defparam _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_s0.INIT=16'hF444;
  LUT4 _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_0_s0 (
    .F(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49[0]),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_63[0]),
    .I3(n6367_6) 
);
defparam _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_0_s0.INIT=16'hF044;
  LUT4 _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_s0 (
    .F(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1),
    .I3(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_0) 
);
defparam _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_s0.INIT=16'h1FFF;
  LUT4 _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49_1_s0 (
    .F(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49[1]),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .I2(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1),
    .I3(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_4) 
);
defparam _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49_1_s0.INIT=16'hF444;
  LUT4 _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49_0_s0 (
    .F(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49[0]),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_63[0]),
    .I3(n6445_6) 
);
defparam _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49_0_s0.INIT=16'hF044;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_opcode_0_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_opcode[0]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_wr),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_opcode_0_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_31_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[31]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[31]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_31_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_30_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[30]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[30]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[30]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_30_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_29_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[29]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[29]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[29]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_29_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_28_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[28]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[28]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[28]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_28_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_27_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[27]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[27]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[27]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_27_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_26_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[26]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[26]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[26]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_26_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_25_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[25]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[25]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[25]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_25_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_24_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[24]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[24]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[24]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_24_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_23_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[23]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[23]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[23]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_23_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_22_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[22]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[22]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[22]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_22_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_21_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[21]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[21]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[21]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_21_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_20_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[20]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[20]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[20]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_20_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_19_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[19]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[19]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[19]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_19_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_18_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[18]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[18]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[18]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_18_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_17_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[17]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[17]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[17]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_17_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_16_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[16]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[16]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[16]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_16_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_15_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[15]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[15]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[15]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_15_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_14_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[14]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[14]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[14]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_14_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_13_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[13]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[13]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[13]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_13_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_12_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[12]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[12]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[12]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_12_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_11_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[11]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[11]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[11]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_11_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_10_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[10]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[10]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[10]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_10_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_9_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[9]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[9]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[9]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_9_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_8_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[8]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[8]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[8]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_8_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_7_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[7]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[7]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[7]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_7_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_6_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[6]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[6]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[6]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_6_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_5_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[5]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[5]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[5]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_5_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_4_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[4]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[4]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[4]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_4_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_3_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[3]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[3]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[3]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_3_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_2_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[2]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[2]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[2]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address_2_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_4_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[4]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4]),
    .I1(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_4_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_3_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[3]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[3]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_3_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_2_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[2]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[2]),
    .I1(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[2]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_2_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_31_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[31]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[31]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_31_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_30_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[30]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[30]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[30]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_30_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_29_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[29]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[29]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[29]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_29_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_28_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[28]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[28]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[28]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_28_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_27_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[27]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[27]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[27]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_27_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_26_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[26]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[26]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[26]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_26_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_25_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[25]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[25]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[25]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_25_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_24_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[24]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[24]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[24]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_24_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_23_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[23]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[23]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[23]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_23_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_22_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[22]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[22]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[22]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_22_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_21_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[21]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[21]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[21]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_21_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_20_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[20]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[20]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[20]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_20_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_19_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[19]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[19]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[19]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_19_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_18_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[18]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[18]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[18]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_18_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_17_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[17]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[17]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[17]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_17_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_16_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[16]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[16]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[16]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_16_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_15_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[15]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[15]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[15]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_15_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_14_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[14]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[14]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[14]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_14_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_13_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[13]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[13]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[13]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_13_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_12_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[12]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[12]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[12]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_12_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_11_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[11]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[11]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[11]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_11_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_10_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[10]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[10]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[10]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_10_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_9_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[9]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[9]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[9]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_9_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_8_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[8]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[8]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[8]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_8_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_7_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[7]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[7]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[7]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_7_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_6_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[6]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[6]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[6]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_6_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_5_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[5]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[5]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[5]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_5_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_4_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[4]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[4]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[4]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_4_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_3_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[3]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[3]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[3]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_3_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_2_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[2]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[2]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[2]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_2_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_1_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[1]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[1]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[1]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_1_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_0_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[0]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[0]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[0]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data_0_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_3_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[3]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[3]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_3_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_2_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[2]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[2]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[2]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_2_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_1_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[1]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[1]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[1]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_1_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_0_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[0]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[0]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[0]),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask_0_s0.INIT=8'hCA;
  LUT3 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_context_0_s0 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_context[0]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_wr),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_context_0_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_last_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_last),
    .I0(dBusCoherent_bmb_cmd_rData_last),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_last),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_last_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode_0_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode[0]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_opcode[0]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_opcode[0]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode_0_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_31_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[31]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[31]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[31]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_31_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_30_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[30]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[30]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[30]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_30_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_29_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[29]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[29]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[29]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_29_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_28_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[28]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[28]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[28]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_28_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_27_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[27]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[27]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[27]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_27_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_26_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[26]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[26]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[26]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_26_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_25_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[25]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[25]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[25]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_25_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_24_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[24]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[24]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[24]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_24_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_23_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[23]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[23]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[23]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_23_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_22_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[22]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[22]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[22]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_22_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_21_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[21]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[21]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[21]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_21_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_20_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[20]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[20]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[20]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_20_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_19_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[19]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[19]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[19]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_19_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_18_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[18]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[18]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[18]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_18_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_17_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[17]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[17]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[17]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_17_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_16_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[16]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[16]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[16]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_16_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_15_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[15]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[15]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[15]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_15_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_14_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[14]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[14]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[14]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_14_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_13_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[13]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[13]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[13]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_13_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_12_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[12]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[12]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[12]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_12_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_11_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[11]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[11]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[11]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_11_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_10_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[10]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[10]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[10]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_10_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_9_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[9]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[9]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[9]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_9_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_8_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[8]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[8]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[8]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_8_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_7_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[7]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[7]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[7]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_7_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_6_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[6]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[6]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[6]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_6_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_5_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[5]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[5]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[5]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_5_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_4_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[4]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[4]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[4]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_4_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_3_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[3]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[3]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[3]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_3_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_2_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[2]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_address[2]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[2]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address_2_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_5_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[5]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_length[5]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[5]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_5_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_4_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[4]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_length[4]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[4]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_4_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_3_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[3]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_length[3]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[3]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_3_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_2_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[2]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_length[2]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[2]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length_2_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_31_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[31]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[31]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[31]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_31_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_30_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[30]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[30]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[30]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_30_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_29_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[29]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[29]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[29]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_29_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_28_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[28]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[28]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[28]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_28_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_27_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[27]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[27]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[27]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_27_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_26_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[26]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[26]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[26]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_26_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_25_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[25]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[25]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[25]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_25_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_24_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[24]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[24]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[24]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_24_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_23_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[23]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[23]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[23]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_23_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_22_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[22]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[22]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[22]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_22_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_21_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[21]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[21]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[21]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_21_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_20_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[20]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[20]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[20]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_20_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_19_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[19]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[19]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[19]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_19_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_18_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[18]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[18]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[18]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_18_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_17_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[17]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[17]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[17]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_17_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_16_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[16]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[16]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[16]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_16_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_15_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[15]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[15]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[15]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_15_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_14_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[14]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[14]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[14]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_14_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_13_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[13]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[13]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[13]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_13_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_12_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[12]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[12]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[12]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_12_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_11_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[11]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[11]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[11]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_11_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_10_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[10]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[10]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[10]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_10_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_9_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[9]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[9]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[9]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_9_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_8_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[8]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[8]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[8]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_8_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_7_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[7]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[7]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[7]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_7_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_6_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[6]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[6]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[6]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_6_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_5_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[5]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[5]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[5]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_5_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_4_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[4]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[4]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[4]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_4_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_3_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[3]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[3]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[3]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_3_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_2_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[2]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[2]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[2]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_2_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_1_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[1]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[1]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[1]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_1_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_0_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[0]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_data[0]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[0]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data_0_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_3_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[3]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_mask[3]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[3]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_3_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_2_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[2]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_mask[2]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[2]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_2_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_1_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[1]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_mask[1]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[1]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_1_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_0_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[0]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_mask[0]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[0]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_0_s0.INIT=8'hCA;
  LUT3 dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_context_0_s0 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_context[0]),
    .I0(dBusCoherent_bmb_cmd_rData_fragment_context[0]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_context[0]),
    .I2(dBusCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_context_0_s0.INIT=8'hCA;
  LUT2 dBusNonCoherent_bmb_cmd_s2mPipe_valid_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_valid),
    .I0(dBusCoherent_bmb_cmd_s2mPipe_rValid),
    .I1(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_valid_s0.INIT=4'hB;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_last_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_last),
    .I0(dBusNonCoherent_bmb_cmd_rData_last),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_last),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_last_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode_0_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode[0]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_opcode[0]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode_0_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_31_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[31]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[31]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_31_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_30_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[30]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[30]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[30]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_30_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_29_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[29]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[29]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[29]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_29_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_28_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[28]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[28]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[28]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_28_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_27_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[27]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[27]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[27]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_27_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_26_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[26]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[26]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[26]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_26_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_25_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[25]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[25]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[25]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_25_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_24_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[24]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[24]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[24]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_24_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_23_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[23]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[23]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[23]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_23_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_22_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[22]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[22]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[22]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_22_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_21_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[21]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[21]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[21]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_21_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_20_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[20]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[20]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[20]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_20_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_19_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[19]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[19]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[19]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_19_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_18_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[18]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[18]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[18]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_18_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_17_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[17]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[17]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[17]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_17_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_16_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[16]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[16]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[16]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_16_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_15_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[15]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[15]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[15]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_15_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_14_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[14]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[14]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[14]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_14_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_13_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[13]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[13]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[13]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_13_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_12_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[12]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[12]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[12]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_12_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_11_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[11]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[11]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[11]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_11_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_10_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[10]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[10]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[10]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_10_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_9_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[9]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[9]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[9]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_9_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_8_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[8]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[8]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[8]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_8_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_7_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[7]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[7]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[7]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_7_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_6_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[6]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[6]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[6]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_6_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_5_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[5]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[5]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[5]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_5_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_4_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[4]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[4]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[4]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_4_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_3_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[3]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[3]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[3]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_3_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_2_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[2]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_address[2]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[2]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address_2_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_5_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[5]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_length[5]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_5_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_4_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[4]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_length[4]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[4]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_4_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_3_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[3]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_length[3]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[3]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_3_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_2_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[2]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_length[2]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[2]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length_2_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_31_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[31]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[31]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[31]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_31_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_30_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[30]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[30]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[30]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_30_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_29_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[29]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[29]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[29]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_29_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_28_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[28]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[28]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[28]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_28_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_27_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[27]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[27]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[27]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_27_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_26_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[26]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[26]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[26]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_26_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_25_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[25]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[25]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[25]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_25_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_24_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[24]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[24]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[24]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_24_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_23_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[23]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[23]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[23]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_23_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_22_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[22]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[22]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[22]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_22_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_21_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[21]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[21]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[21]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_21_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_20_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[20]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[20]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[20]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_20_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_19_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[19]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[19]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[19]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_19_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_18_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[18]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[18]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[18]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_18_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_17_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[17]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[17]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[17]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_17_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_16_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[16]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[16]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[16]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_16_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_15_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[15]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[15]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[15]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_15_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_14_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[14]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[14]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[14]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_14_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_13_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[13]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[13]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[13]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_13_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_12_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[12]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[12]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[12]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_12_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_11_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[11]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[11]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[11]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_11_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_10_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[10]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[10]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[10]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_10_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_9_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[9]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[9]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[9]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_9_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_8_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[8]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[8]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[8]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_8_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_7_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[7]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[7]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[7]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_7_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_6_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[6]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[6]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[6]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_6_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_5_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[5]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[5]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[5]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_5_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_4_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[4]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[4]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[4]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_4_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_3_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[3]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[3]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[3]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_3_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_2_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[2]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[2]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[2]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_2_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_1_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[1]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[1]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[1]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_1_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_0_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[0]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_data[0]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[0]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data_0_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_3_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[3]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_mask[3]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[3]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_3_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_2_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[2]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_mask[2]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[2]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_2_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_1_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[1]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_mask[1]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_1_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_0_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[0]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_mask[0]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[0]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask_0_s0.INIT=8'hCA;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_context_0_s0 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_context[0]),
    .I0(dBusNonCoherent_bmb_cmd_rData_fragment_context[0]),
    .I1(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_context[0]),
    .I2(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_context_0_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_last_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_last),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_last),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_last),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_last_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_source_0_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_source[0]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_source[0]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_source_0_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_opcode_0_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_opcode[0]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_opcode[0]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode[0]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_opcode_0_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_31_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[31]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[31]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[31]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_31_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_30_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[30]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[30]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[30]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_30_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_29_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[29]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[29]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[29]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_29_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_28_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[28]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[28]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[28]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_28_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_27_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[27]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[27]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[27]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_27_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_26_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[26]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[26]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[26]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_26_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_25_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[25]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[25]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[25]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_25_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_24_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[24]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[24]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[24]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_24_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_23_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[23]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[23]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[23]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_23_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_22_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[22]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[22]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[22]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_22_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_21_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[21]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[21]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[21]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_21_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_20_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[20]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[20]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[20]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_20_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_19_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[19]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[19]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[19]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_19_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_18_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[18]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[18]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[18]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_18_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_17_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[17]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[17]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[17]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_17_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_16_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[16]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[16]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[16]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_16_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_15_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[15]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[15]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[15]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_15_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_14_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[14]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[14]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[14]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_14_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_13_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[13]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[13]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[13]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_13_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_12_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[12]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[12]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[12]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_12_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_11_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[11]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[11]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[11]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_11_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_10_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[10]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[10]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[10]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_10_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_9_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[9]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[9]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[9]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_9_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_8_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[8]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[8]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[8]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_8_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_7_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[7]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[7]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[7]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_7_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_6_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[6]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[6]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[6]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_6_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_5_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[5]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[5]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[5]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_5_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_4_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[4]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[4]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[4]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_4_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_3_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[3]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[3]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[3]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_3_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_2_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[2]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[2]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[2]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address_2_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_5_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[5]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[5]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[5]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_5_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_4_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[4]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[4]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[4]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_4_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_3_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[3]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[3]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[3]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_3_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_2_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[2]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[2]),
    .I1(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[2]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length_2_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_31_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[31]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[31]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[31]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_31_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_30_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[30]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[30]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[30]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_30_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_29_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[29]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[29]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[29]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_29_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_28_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[28]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[28]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[28]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_28_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_27_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[27]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[27]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[27]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_27_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_26_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[26]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[26]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[26]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_26_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_25_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[25]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[25]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[25]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_25_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_24_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[24]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[24]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[24]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_24_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_23_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[23]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[23]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[23]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_23_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_22_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[22]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[22]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[22]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_22_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_21_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[21]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[21]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[21]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_21_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_20_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[20]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[20]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[20]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_20_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_19_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[19]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[19]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[19]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_19_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_18_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[18]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[18]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[18]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_18_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_17_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[17]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[17]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[17]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_17_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_16_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[16]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[16]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[16]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_16_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_15_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[15]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[15]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[15]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_15_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_14_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[14]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[14]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[14]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_14_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_13_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[13]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[13]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[13]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_13_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_12_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[12]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[12]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[12]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_12_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_11_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[11]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[11]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[11]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_11_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_10_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[10]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[10]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[10]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_10_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_9_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[9]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[9]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[9]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_9_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_8_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[8]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[8]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[8]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_8_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_7_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[7]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[7]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[7]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_7_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_6_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[6]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[6]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[6]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_6_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_5_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[5]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[5]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[5]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_5_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_4_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[4]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[4]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[4]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_4_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_3_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[3]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[3]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[3]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_3_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_2_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[2]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[2]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[2]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_2_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_1_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[1]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[1]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[1]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_1_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_0_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[0]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[0]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[0]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data_0_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_3_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[3]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[3]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[3]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_3_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_2_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[2]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[2]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[2]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_2_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_1_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[1]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[1]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_1_s0.INIT=8'hCA;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_0_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[0]),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[0]),
    .I1(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[0]),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask_0_s0.INIT=8'hCA;
  LUT4 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_s0 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context[0]),
    .I0(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_context[0]),
    .I1(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_context[0]),
    .I3(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_s0.INIT=16'h22F0;
  LUT4 n9601_s0 (
    .F(n9601_3),
    .I0(n9601_4),
    .I1(n9601_10),
    .I2(n9599_4),
    .I3(n9601_12) 
);
defparam n9601_s0.INIT=16'h8000;
  LUT4 n9659_s0 (
    .F(n9659_3),
    .I0(n9601_4),
    .I1(n9601_10),
    .I2(n9599_4),
    .I3(n9659_6) 
);
defparam n9659_s0.INIT=16'h8000;
  LUT2 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode_0_s2 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode_0_6),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_payload_wr),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode_0_s2.INIT=4'h4;
  LUT2 _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_3_s2 (
    .F(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_3_6),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_3_s2.INIT=4'h4;
  LUT4 _zz_when_PlicGateway_l21_1_s3 (
    .F(_zz_when_PlicGateway_l21_1_8),
    .I0(soclinux_pbus_dat_w[1]),
    .I1(soclinux_pbus_dat_w[0]),
    .I2(_zz_when_PlicGateway_l21_1_9),
    .I3(_zz_when_PlicGateway_l21_1_10) 
);
defparam _zz_when_PlicGateway_l21_1_s3.INIT=16'h40FF;
  LUT4 _zz_when_PlicGateway_l21_3_s3 (
    .F(_zz_when_PlicGateway_l21_3_8),
    .I0(soclinux_pbus_dat_w[0]),
    .I1(soclinux_pbus_dat_w[1]),
    .I2(_zz_when_PlicGateway_l21_1_9),
    .I3(_zz_when_PlicGateway_l21_3_9) 
);
defparam _zz_when_PlicGateway_l21_3_s3.INIT=16'hFF40;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_31_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_31_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_30),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_31_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_31_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_31_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_30),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_31_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_30_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_30_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_29),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_30_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_30_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_30_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_29),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_30_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_29_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_29_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_28),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_29_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_29_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_29_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_28),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_29_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_28_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_28_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_27),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_28_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_28_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_28_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_27),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_28_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_27_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_27_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_26),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_27_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_27_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_27_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_26),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_27_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_26_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_26_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_25),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_26_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_26_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_26_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_25),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_26_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_25_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_25_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_24),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_25_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_25_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_25_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_24),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_25_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_24_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_24_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_24_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_24_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_24_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_24_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_23_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_23_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_22),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_23_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_23_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_23_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_22),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_23_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_22_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_22_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_21),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_22_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_22_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_22_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_21),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_22_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_21_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_21_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_20),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_21_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_21_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_21_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_20),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_21_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_20_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_20_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_19),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_20_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_20_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_20_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_19),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_20_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_19_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_19_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_18),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_19_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_19_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_19_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_18),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_19_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_18_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_18_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_17),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_18_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_18_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_18_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_17),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_18_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_17_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_17_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_16),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_17_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_17_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_17_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_16),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_17_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_16_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_16_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_15),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_16_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_16_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_16_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_15),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_16_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_15_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_15_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_14),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_15_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_15_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_15_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_14),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_15_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_14_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_14_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_13),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_14_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_14_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_14_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_13),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_14_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_13_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_13_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_12),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_13_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_13_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_13_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_12),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_13_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_12_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_12_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_11),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_12_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_12_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_12_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_11),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_12_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_11_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_11_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_10),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_11_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_11_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_11_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_10),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_11_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_10_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_10_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_9),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_10_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_10_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_10_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_9),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_10_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_9_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_9_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_8),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_9_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_9_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_9_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_8),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_9_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_8_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_8_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_7),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_8_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_8_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_8_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_7),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_8_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_7_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_7_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_6),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_7_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_7_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_7_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_6),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_7_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_6_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_6_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_5),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_6_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_6_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_6_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_5),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_6_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_5_s6 (
    .F(plic_logic_bus_rsp_payload_fragment_data_5_11),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_4),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_5_s6.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_5_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data_5_13),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_4),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_5_s7.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_4_s8 (
    .F(plic_logic_bus_rsp_payload_fragment_data_4_13),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_3),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_4_s8.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_4_s9 (
    .F(plic_logic_bus_rsp_payload_fragment_data_4_15),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_3),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_4_s9.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_3_s8 (
    .F(plic_logic_bus_rsp_payload_fragment_data_3_13),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_2),
    .I1(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_3_s8.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_3_s9 (
    .F(plic_logic_bus_rsp_payload_fragment_data_3_15),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_2),
    .I1(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_3_s9.INIT=4'h8;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_2_s7 (
    .F(plic_logic_bus_rsp_payload_fragment_data[2]),
    .I0(plic_logic_bus_rsp_payload_fragment_data_2_12),
    .I1(plic_logic_bus_rsp_payload_fragment_data_2_13) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_2_s7.INIT=4'hB;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s40 (
    .F(plic_logic_bus_rsp_payload_fragment_data[1]),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_45),
    .I1(plic_logic_bus_rsp_payload_fragment_data_1_46),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_47),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_48) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s40.INIT=16'hBFFF;
  LUT3 plic_logic_bus_rsp_payload_fragment_data_0_s37 (
    .F(plic_logic_bus_rsp_payload_fragment_data[0]),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_42),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_43),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_44) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s37.INIT=8'h7F;
  LUT4 cores_0_cpu_externalInterrupt_plic_target_iep_s6 (
    .F(cores_0_cpu_externalInterrupt_plic_target_iep),
    .I0(_zz_cores_0_cpu_externalInterrupt_plic_target_threshold[1]),
    .I1(_zz_cores_0_cpu_externalInterrupt_plic_target_threshold[0]),
    .I2(cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority[1]),
    .I3(cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority[0]) 
);
defparam cores_0_cpu_externalInterrupt_plic_target_iep_s6.INIT=16'h7150;
  LUT4 cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_s6 (
    .F(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold[1]),
    .I1(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold[0]),
    .I2(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority[1]),
    .I3(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority[0]) 
);
defparam cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_s6.INIT=16'h7150;
  LUT3 _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_2_s14 (
    .F(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[2]),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[0]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[1]),
    .I2(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]) 
);
defparam _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_2_s14.INIT=8'h78;
  LUT3 n5403_s2 (
    .F(n5403_6),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_3_9),
    .I1(soclinux_timer_enable_storage),
    .I2(soclinux_timer_zero_pending) 
);
defparam n5403_s2.INIT=8'h40;
  LUT2 cores_0_cpu_logic_cpu_dBus_rsp_valid_s1 (
    .F(cores_0_cpu_logic_cpu_dBus_rsp_valid),
    .I0(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_context[0]),
    .I1(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1) 
);
defparam cores_0_cpu_logic_cpu_dBus_rsp_valid_s1.INIT=4'h4;
  LUT2 _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_5_s6 (
    .F(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[5]),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[1]) 
);
defparam _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_5_s6.INIT=4'h8;
  LUT3 _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_4_s14 (
    .F(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4]),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[0]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[1]),
    .I2(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]) 
);
defparam _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_4_s14.INIT=8'h60;
  LUT4 n6367_s2 (
    .F(n6367_6),
    .I0(n6367_7),
    .I1(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id),
    .I2(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_1),
    .I3(n6367_8) 
);
defparam n6367_s2.INIT=16'hE000;
  LUT4 n6445_s2 (
    .F(n6445_6),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id),
    .I1(n6367_7),
    .I2(n6367_8),
    .I3(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1) 
);
defparam n6445_s2.INIT=16'hE000;
  LUT3 n5402_s4 (
    .F(n5402_9),
    .I0(soclinux_pbus_dat_w[1]),
    .I1(soclinux_pbus_dat_w[0]),
    .I2(_zz_when_PlicGateway_l21_1_9) 
);
defparam n5402_s4.INIT=8'hBF;
  LUT3 n5404_s4 (
    .F(n5404_9),
    .I0(soclinux_pbus_dat_w[0]),
    .I1(soclinux_pbus_dat_w[1]),
    .I2(_zz_when_PlicGateway_l21_1_9) 
);
defparam n5404_s4.INIT=8'hBF;
  LUT2 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_last_s1 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_last),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_last_s1.INIT=4'hE;
  LUT3 dBusNonCoherent_bmb_cmd_s2mPipe_ready_s1 (
    .F(dBusNonCoherent_bmb_cmd_s2mPipe_ready),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .I1(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .I2(dBusNonCoherent_bmb_cmd_s2mPipe_rValid) 
);
defparam dBusNonCoherent_bmb_cmd_s2mPipe_ready_s1.INIT=8'h2F;
  LUT3 when_ClockDomainGenerator_l222_s1 (
    .F(when_ClockDomainGenerator_l222_4),
    .I0(debugCd_logic_holdingLogic_resetCounter[1]),
    .I1(debugCd_logic_holdingLogic_resetCounter[2]),
    .I2(debugCd_logic_holdingLogic_resetCounter[3]) 
);
defparam when_ClockDomainGenerator_l222_s1.INIT=8'h80;
  LUT4 when_ClockDomainGenerator_l222_s2 (
    .F(when_ClockDomainGenerator_l222_5),
    .I0(debugCd_logic_holdingLogic_resetCounter[8]),
    .I1(debugCd_logic_holdingLogic_resetCounter[9]),
    .I2(debugCd_logic_holdingLogic_resetCounter[10]),
    .I3(debugCd_logic_holdingLogic_resetCounter[11]) 
);
defparam when_ClockDomainGenerator_l222_s2.INIT=16'h8000;
  LUT4 when_ClockDomainGenerator_l222_s3 (
    .F(when_ClockDomainGenerator_l222_6),
    .I0(debugCd_logic_holdingLogic_resetCounter[4]),
    .I1(debugCd_logic_holdingLogic_resetCounter[5]),
    .I2(debugCd_logic_holdingLogic_resetCounter[6]),
    .I3(debugCd_logic_holdingLogic_resetCounter[7]) 
);
defparam when_ClockDomainGenerator_l222_s3.INIT=16'h8000;
  LUT3 when_ClockDomainGenerator_l222_1_s1 (
    .F(when_ClockDomainGenerator_l222_1_4),
    .I0(systemCd_logic_holdingLogic_resetCounter[3]),
    .I1(systemCd_logic_holdingLogic_resetCounter[4]),
    .I2(systemCd_logic_holdingLogic_resetCounter[5]) 
);
defparam when_ClockDomainGenerator_l222_1_s1.INIT=8'h80;
  LUT2 _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_s1 (
    .F(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_4),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_3),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_63[1]) 
);
defparam _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49_1_s1.INIT=4'h8;
  LUT3 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_s1 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .I0(_zz_maskProposal_0_3[0]),
    .I1(maskLocked_0),
    .I2(locked) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_s1.INIT=8'h35;
  LUT2 n9599_s1 (
    .F(n9599_4),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6) 
);
defparam n9599_s1.INIT=4'h8;
  LUT4 n9599_s2 (
    .F(n9599_5),
    .I0(n9601_4),
    .I1(n9601_10),
    .I2(n1226_5),
    .I3(n9607_4) 
);
defparam n9599_s2.INIT=16'h8000;
  LUT2 n9601_s1 (
    .F(n9601_4),
    .I0(soclinux_pbus_adr[10]),
    .I1(builder_slave_sel_3_5) 
);
defparam n9601_s1.INIT=4'h4;
  LUT4 n9603_s1 (
    .F(n9603_4),
    .I0(n9601_4),
    .I1(n9601_10),
    .I2(n1226_5),
    .I3(n9611_4) 
);
defparam n9603_s1.INIT=16'h8000;
  LUT2 n9607_s1 (
    .F(n9607_4),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]) 
);
defparam n9607_s1.INIT=4'h4;
  LUT2 n9607_s2 (
    .F(n9607_5),
    .I0(n9601_10),
    .I1(n9605_8) 
);
defparam n9607_s2.INIT=4'h8;
  LUT2 n9609_s1 (
    .F(n9609_4),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]) 
);
defparam n9609_s1.INIT=4'h4;
  LUT2 n9611_s1 (
    .F(n9611_4),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]) 
);
defparam n9611_s1.INIT=4'h8;
  LUT2 n9613_s1 (
    .F(n9613_4),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]) 
);
defparam n9613_s1.INIT=4'h1;
  LUT2 n9613_s2 (
    .F(n9613_5),
    .I0(n9601_10),
    .I1(n9613_8) 
);
defparam n9613_s2.INIT=4'h8;
  LUT4 n9621_s1 (
    .F(n9621_4),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9601_4),
    .I2(n9601_10),
    .I3(n9621_5) 
);
defparam n9621_s1.INIT=16'h4000;
  LUT4 n9629_s1 (
    .F(n9629_4),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9629_5),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam n9629_s1.INIT=16'h8000;
  LUT2 n9637_s1 (
    .F(n9637_4),
    .I0(n9601_10),
    .I1(n9637_7) 
);
defparam n9637_s1.INIT=4'h8;
  LUT4 n9645_s1 (
    .F(n9645_4),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9601_4),
    .I2(n9601_10),
    .I3(n9645_5) 
);
defparam n9645_s1.INIT=16'h8000;
  LUT4 n9653_s1 (
    .F(n9653_4),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]),
    .I2(n9653_7),
    .I3(n9601_10) 
);
defparam n9653_s1.INIT=16'h1000;
  LUT2 n9655_s1 (
    .F(n9655_4),
    .I0(n9601_10),
    .I1(n9655_5) 
);
defparam n9655_s1.INIT=4'h8;
  LUT4 n9657_s1 (
    .F(n9657_4),
    .I0(n9601_4),
    .I1(n9601_10),
    .I2(n9609_4),
    .I3(n9657_7) 
);
defparam n9657_s1.INIT=16'h8000;
  LUT4 n9696_s1 (
    .F(n9696_4),
    .I0(soclinux_pbus_adr[5]),
    .I1(n9696_5),
    .I2(n9661_10),
    .I3(n9663_5) 
);
defparam n9696_s1.INIT=16'h8000;
  LUT4 _zz_when_PlicGateway_l21_1_s4 (
    .F(_zz_when_PlicGateway_l21_1_9),
    .I0(soclinux_pbus_dat_w[4]),
    .I1(soclinux_pbus_dat_w[3]),
    .I2(_zz_when_PlicGateway_l21_1_13),
    .I3(n9599_4) 
);
defparam _zz_when_PlicGateway_l21_1_s4.INIT=16'h1000;
  LUT4 _zz_when_PlicGateway_l21_1_s5 (
    .F(_zz_when_PlicGateway_l21_1_10),
    .I0(soclinux_uart_rx_pending),
    .I1(soclinux_uart_enable_storage[1]),
    .I2(soclinux_uart_tx_pending),
    .I3(soclinux_uart_enable_storage[0]) 
);
defparam _zz_when_PlicGateway_l21_1_s5.INIT=16'h0777;
  LUT3 _zz_plic_logic_bus_rsp_payload_fragment_data_3_s4 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_3_9),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_1_22),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_24),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_28) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_3_s4.INIT=8'h80;
  LUT2 _zz_when_PlicGateway_l21_3_s4 (
    .F(_zz_when_PlicGateway_l21_3_9),
    .I0(soclinux_timer_zero_pending),
    .I1(soclinux_timer_enable_storage) 
);
defparam _zz_when_PlicGateway_l21_3_s4.INIT=4'h8;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_2_s8 (
    .F(plic_logic_bus_rsp_payload_fragment_data_2_12),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_3),
    .I1(builder_slave_sel_1_9),
    .I2(n1162_10),
    .I3(n9694_5) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_2_s8.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_2_s9 (
    .F(plic_logic_bus_rsp_payload_fragment_data_2_13),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1),
    .I1(n9696_4),
    .I2(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_1),
    .I3(n9663_12) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_2_s9.INIT=16'h0777;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s41 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_45),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_78[1]),
    .I1(n9629_4),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_49),
    .I3(n9607_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s41.INIT=16'hF800;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s42 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_46),
    .I0(n9663_12),
    .I1(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_0),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_50),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_51) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s42.INIT=16'h7000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s43 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_47),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_86),
    .I1(plic_logic_bus_rsp_payload_fragment_data_1_53),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_54),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_55) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s43.INIT=16'h4000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s44 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_48),
    .I0(n9603_4),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_64[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_56),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_57) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s44.INIT=16'h7000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s38 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_42),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_45),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_46),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_78),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_48) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s38.INIT=16'h4000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s39 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_43),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_49),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_50),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_51),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_52) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s39.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s40 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_44),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_53),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_54),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_55),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_56) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s40.INIT=16'hF400;
  LUT4 n6367_s3 (
    .F(n6367_7),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_63[0]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .I3(_zz_plic_logic_bus_rsp_payload_fragment_data_63[1]) 
);
defparam n6367_s3.INIT=16'h4F00;
  LUT3 n6367_s4 (
    .F(n6367_8),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_63[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_63[1]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_3) 
);
defparam n6367_s4.INIT=8'hE0;
  LUT2 n9621_s2 (
    .F(n9621_5),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]) 
);
defparam n9621_s2.INIT=4'h8;
  LUT2 n9629_s2 (
    .F(n9629_5),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]) 
);
defparam n9629_s2.INIT=4'h1;
  LUT2 n9645_s2 (
    .F(n9645_5),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]) 
);
defparam n9645_s2.INIT=4'h4;
  LUT4 n9655_s2 (
    .F(n9655_5),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]),
    .I2(n9601_4),
    .I3(n9657_7) 
);
defparam n9655_s2.INIT=16'h4000;
  LUT4 n9663_s2 (
    .F(n9663_5),
    .I0(soclinux_pbus_adr[14]),
    .I1(n9663_8),
    .I2(soclinux_pbus_adr[11]),
    .I3(builder_slave_sel_1_9) 
);
defparam n9663_s2.INIT=16'h4000;
  LUT2 n9694_s2 (
    .F(n9694_5),
    .I0(soclinux_pbus_adr[10]),
    .I1(builder_slave_sel_3_5) 
);
defparam n9694_s2.INIT=4'h8;
  LUT4 n9696_s2 (
    .F(n9696_5),
    .I0(soclinux_pbus_adr[6]),
    .I1(soclinux_pbus_adr[7]),
    .I2(soclinux_pbus_adr[8]),
    .I3(soclinux_pbus_adr[9]) 
);
defparam n9696_s2.INIT=16'h0001;
  LUT2 plic_logic_bus_rsp_payload_fragment_data_1_s45 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_49),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_74[1]),
    .I1(n9621_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s45.INIT=4'h8;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s46 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_50),
    .I0(n9661_12),
    .I1(_zz_cores_0_cpu_externalInterrupt_plic_target_threshold[1]),
    .I2(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_0),
    .I3(n9696_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s46.INIT=16'h0777;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s47 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_51),
    .I0(n9694_7),
    .I1(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_58),
    .I3(_zz_plic_logic_bus_rsp_payload_fragment_data_1_15) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s47.INIT=16'h0007;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s49 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_53),
    .I0(n9601_10),
    .I1(plic_logic_bus_rsp_payload_fragment_data_1_60),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_61),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_62) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s49.INIT=16'h000D;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s50 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_54),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_89[1]),
    .I1(n9653_4),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_63),
    .I3(n9637_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s50.INIT=16'h0777;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s51 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_55),
    .I0(n9601_10),
    .I1(plic_logic_bus_rsp_payload_fragment_data_1_64),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_65),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_66) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s51.INIT=16'h000D;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s52 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_56),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_67),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_14),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_68),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_69) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s52.INIT=16'h0007;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s53 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_57),
    .I0(n9599_5),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_65[1]),
    .I3(n9605_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s53.INIT=16'h0777;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s41 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_45),
    .I0(soclinux_pbus_adr[10]),
    .I1(cores_0_cpu_externalInterrupt_plic_target_bestRequest_id[0]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_16),
    .I3(cores_0_cpu_externalInterrupt_plic_target_iep) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s41.INIT=16'h4000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s42 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_46),
    .I0(n9661_12),
    .I1(_zz_cores_0_cpu_externalInterrupt_plic_target_threshold[0]),
    .I2(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold[0]),
    .I3(n9694_7) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s42.INIT=16'h0777;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s44 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_48),
    .I0(n9637_4),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_58),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_90[0]),
    .I3(n9655_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s44.INIT=16'h0DDD;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s45 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_49),
    .I0(n9657_4),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_91[0]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_59),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_60) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s45.INIT=16'h0007;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s46 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_50),
    .I0(n9607_4),
    .I1(n9621_4),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_74[0]),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_61) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s46.INIT=16'h007F;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s47 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_51),
    .I0(n9603_4),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_64[0]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_65[0]),
    .I3(n9605_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s47.INIT=16'h0777;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s48 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_52),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_89[0]),
    .I1(n9653_4),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_62),
    .I3(n9629_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s48.INIT=16'h7077;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s49 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_53),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_75[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_76[0]),
    .I2(soclinux_pbus_adr[0]),
    .I3(n9621_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s49.INIT=16'hCA00;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s50 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_54),
    .I0(soclinux_pbus_adr[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_87[0]),
    .I2(n9645_4),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s50.INIT=16'hBF00;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s51 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_55),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_63),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_64),
    .I2(soclinux_pbus_adr[1]),
    .I3(soclinux_pbus_adr[0]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s51.INIT=16'h0305;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s52 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_56),
    .I0(n9599_5),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_65),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_66) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s52.INIT=16'h0007;
  LUT2 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s9 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_14),
    .I0(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id[1]),
    .I1(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s9.INIT=4'h8;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s10 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_15),
    .I0(soclinux_pbus_adr[10]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_17),
    .I2(cores_0_cpu_externalInterrupt_plic_target_bestRequest_id[1]),
    .I3(n9661_8) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s10.INIT=16'h4000;
  LUT2 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s11 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_16),
    .I0(n9661_8),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_26) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s11.INIT=4'h8;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s54 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_58),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_1),
    .I1(builder_slave_sel_1_9),
    .I2(n1162_10),
    .I3(n9694_5) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s54.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s55 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_59),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_70),
    .I1(soclinux_pbus_adr[4]),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s55.INIT=16'h1000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s56 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_60),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_71),
    .I1(n9605_8),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_90[1]),
    .I3(n9655_5) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s56.INIT=16'h0BBB;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s57 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_61),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_72),
    .I1(soclinux_pbus_adr[4]),
    .I2(n9629_5),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s57.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s58 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_62),
    .I0(soclinux_pbus_adr[4]),
    .I1(plic_logic_bus_rsp_payload_fragment_data_1_73),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s58.INIT=16'h4000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s59 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_63),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_82[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_84[1]),
    .I2(soclinux_pbus_adr[1]),
    .I3(soclinux_pbus_adr[0]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s59.INIT=16'hCA00;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s60 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_64),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_74),
    .I1(n9637_7),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_75),
    .I3(n9613_8) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s60.INIT=16'h7077;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s61 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_65),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_76),
    .I1(soclinux_pbus_adr[4]),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s61.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s62 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_66),
    .I0(n9601_12),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_63[1]),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s62.INIT=16'h8000;
  LUT3 plic_logic_bus_rsp_payload_fragment_data_1_s63 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_67),
    .I0(soclinux_pbus_adr[10]),
    .I1(n9661_8),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_26) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s63.INIT=8'h80;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s64 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_68),
    .I0(soclinux_pbus_adr[4]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_88[1]),
    .I2(n9601_10),
    .I3(plic_logic_bus_rsp_payload_fragment_data_1_84) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s64.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s65 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_69),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_78),
    .I1(soclinux_pbus_adr[1]),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s65.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s53 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_57),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9601_4),
    .I2(n9601_10),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_67) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s53.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s54 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_58),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_82[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_84[0]),
    .I2(soclinux_pbus_adr[0]),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_68) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s54.INIT=16'h5F30;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s55 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_59),
    .I0(soclinux_pbus_adr[4]),
    .I1(plic_logic_bus_rsp_payload_fragment_data_0_69),
    .I2(n9601_10),
    .I3(n9601_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s55.INIT=16'h1000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s56 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_60),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_68[0]),
    .I1(n9601_10),
    .I2(n9611_4),
    .I3(n9605_8) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s56.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s57 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_61),
    .I0(n9659_6),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_92[0]),
    .I2(n9601_4),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s57.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s58 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_62),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_77[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_80[0]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s58.INIT=16'h3FF5;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s59 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_63),
    .I0(soclinux_pbus_adr[4]),
    .I1(soclinux_pbus_adr[3]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_70),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s59.INIT=16'h4000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s60 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_64),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_66[0]),
    .I1(n9605_8),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_71),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s60.INIT=16'hF800;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s61 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_65),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_80),
    .I1(soclinux_pbus_adr[4]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_78[0]),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s61.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s62 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_66),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_84),
    .I1(soclinux_pbus_adr[4]),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_88[0]),
    .I3(n9601_10) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s62.INIT=16'h8000;
  LUT2 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s12 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_17),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_1_26),
    .I1(cores_0_cpu_externalInterrupt_plic_target_iep) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s12.INIT=4'h8;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s66 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_70),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_72[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_68[1]),
    .I2(soclinux_pbus_adr[2]),
    .I3(soclinux_pbus_adr[3]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s66.INIT=16'hF53F;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s67 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_71),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_67[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_66[1]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s67.INIT=16'hF53F;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s68 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_72),
    .I0(n9611_4),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_80[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_79),
    .I3(n9601_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s68.INIT=16'hF800;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s69 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_73),
    .I0(n9613_4),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_73[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_80),
    .I3(n9621_5) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s69.INIT=16'hF800;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s70 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_74),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_81[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_83[1]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s70.INIT=16'h0C0A;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s71 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_75),
    .I0(soclinux_pbus_adr[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_70[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_81),
    .I3(soclinux_pbus_adr[0]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s71.INIT=16'hBBF0;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s72 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_76),
    .I0(n9607_4),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_86[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_82),
    .I3(n9645_5) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s72.INIT=16'hF800;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s74 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_78),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_91[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_92[1]),
    .I2(soclinux_pbus_adr[0]),
    .I3(n9657_7) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s74.INIT=16'hCA00;
  LUT3 plic_logic_bus_rsp_payload_fragment_data_0_s63 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_67),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_73),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[2]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s63.INIT=8'h01;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s64 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_68),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_81[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_83[0]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s64.INIT=16'h03F5;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s65 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_69),
    .I0(plic_logic_bus_rsp_payload_fragment_data_0_74),
    .I1(n9609_4),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_75),
    .I3(soclinux_pbus_adr[3]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s65.INIT=16'hAFF3;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s66 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_70),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_69[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_73[0]),
    .I2(soclinux_pbus_adr[2]),
    .I3(n9601_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s66.INIT=16'hCA00;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s67 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_71),
    .I0(soclinux_pbus_adr[4]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_86[0]),
    .I2(n9601_4),
    .I3(n9645_5) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s67.INIT=16'h8000;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s75 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_79),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_77[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_79[1]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s75.INIT=16'h0C0A;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s76 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_80),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_75[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_76[1]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s76.INIT=16'hCA00;
  LUT3 plic_logic_bus_rsp_payload_fragment_data_1_s77 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_81),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_69[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_71[1]),
    .I2(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s77.INIT=8'h35;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s78 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_82),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_85[1]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_87[1]),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s78.INIT=16'h0C0A;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s69 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_73),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_85[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_79[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(soclinux_pbus_adr[3]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s69.INIT=16'hF53F;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s70 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_74),
    .I0(soclinux_pbus_adr[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_70[0]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_0_76),
    .I3(soclinux_pbus_adr[1]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s70.INIT=16'hF077;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s71 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_75),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_63[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_67[0]),
    .I2(soclinux_pbus_adr[3]),
    .I3(soclinux_pbus_adr[2]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s71.INIT=16'h03F5;
  LUT3 plic_logic_bus_rsp_payload_fragment_data_0_s72 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_76),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_71[0]),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_72[0]),
    .I2(soclinux_pbus_adr[0]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s72.INIT=8'h35;
  LUT4 n5401_s3 (
    .F(n5401_8),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_1_22),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_24),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_28),
    .I3(_zz_when_PlicGateway_l21_1_10) 
);
defparam n5401_s3.INIT=16'h00EF;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s14 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_20),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_1_22),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_24),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_28),
    .I3(_zz_when_PlicGateway_l21_1) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s14.INIT=16'h10FF;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s73 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_78),
    .I0(plic_logic_bus_rsp_payload_fragment_data_1_67),
    .I1(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id[0]),
    .I2(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_57) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s73.INIT=16'h007F;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s15 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_22),
    .I0(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id[0]),
    .I1(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep),
    .I2(soclinux_pbus_adr[10]),
    .I3(plic_logic_bus_rsp_payload_fragment_data_0_45) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s15.INIT=16'h707F;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s16 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_24),
    .I0(soclinux_pbus_adr[10]),
    .I1(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id[1]),
    .I2(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep),
    .I3(_zz_plic_logic_bus_rsp_payload_fragment_data_1_15) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s16.INIT=16'hD580;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_3_s5 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_3_11),
    .I0(_zz_plic_logic_bus_rsp_payload_fragment_data_1_22),
    .I1(_zz_plic_logic_bus_rsp_payload_fragment_data_1_24),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_28),
    .I3(_zz_when_PlicGateway_l21_3) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_3_s5.INIT=16'h80FF;
  LUT4 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_5_s1 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[5]),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[5]),
    .I1(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2]),
    .I2(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[1]),
    .I3(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length_5_s1.INIT=16'hC0AA;
  LUT4 n9637_s3 (
    .F(n9637_7),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9601_4),
    .I2(soclinux_pbus_adr[3]),
    .I3(soclinux_pbus_adr[2]) 
);
defparam n9637_s3.INIT=16'h0800;
  LUT4 n9605_s4 (
    .F(n9605_8),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9601_4),
    .I2(soclinux_pbus_adr[3]),
    .I3(soclinux_pbus_adr[2]) 
);
defparam n9605_s4.INIT=16'h0400;
  LUT4 _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_48_s1 (
    .F(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_48),
    .I0(n6367_7),
    .I1(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id),
    .I2(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_1),
    .I3(n6367_8) 
);
defparam _zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_48_s1.INIT=16'h1FFF;
  LUT4 _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_48_s1 (
    .F(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_48),
    .I0(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id),
    .I1(n6367_7),
    .I2(n6367_8),
    .I3(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1) 
);
defparam _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_48_s1.INIT=16'h1FFF;
  LUT3 n9657_s3 (
    .F(n9657_7),
    .I0(soclinux_pbus_adr[4]),
    .I1(soclinux_pbus_adr[2]),
    .I2(soclinux_pbus_adr[3]) 
);
defparam n9657_s3.INIT=8'h80;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_0_s74 (
    .F(plic_logic_bus_rsp_payload_fragment_data_0_80),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]),
    .I2(n9601_4),
    .I3(n9607_4) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_0_s74.INIT=16'h1000;
  LUT4 n9694_s3 (
    .F(n9694_7),
    .I0(n9661_10),
    .I1(n9661_8),
    .I2(soclinux_pbus_adr[10]),
    .I3(builder_slave_sel_3_5) 
);
defparam n9694_s3.INIT=16'h8000;
  LUT3 n9663_s4 (
    .F(n9663_8),
    .I0(soclinux_pbus_adr[12]),
    .I1(soclinux_pbus_adr[13]),
    .I2(soclinux_pbus_adr[10]) 
);
defparam n9663_s4.INIT=8'h01;
  LUT4 n9661_s4 (
    .F(n9661_8),
    .I0(soclinux_pbus_adr[19]),
    .I1(builder_slave_sel_1_10),
    .I2(soclinux_pbus_adr[5]),
    .I3(n9696_5) 
);
defparam n9661_s4.INIT=16'h0800;
  LUT4 plic_logic_bus_rsp_payload_fragment_data_1_s79 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_84),
    .I0(n9601_4),
    .I1(n9611_4),
    .I2(soclinux_pbus_adr[2]),
    .I3(soclinux_pbus_adr[3]) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s79.INIT=16'h0800;
  LUT4 n9613_s4 (
    .F(n9613_8),
    .I0(soclinux_pbus_adr[4]),
    .I1(n9601_4),
    .I2(soclinux_pbus_adr[2]),
    .I3(soclinux_pbus_adr[3]) 
);
defparam n9613_s4.INIT=16'h0400;
  LUT4 n9601_s5 (
    .F(n9601_10),
    .I0(soclinux_pbus_adr[19]),
    .I1(builder_slave_sel_1_10),
    .I2(soclinux_pbus_adr[5]),
    .I3(n9696_5) 
);
defparam n9601_s5.INIT=16'h0400;
  LUT4 n9661_s5 (
    .F(n9661_10),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]),
    .I2(soclinux_pbus_adr[4]),
    .I3(n9613_4) 
);
defparam n9661_s5.INIT=16'h0100;
  LUT4 n9601_s6 (
    .F(n9601_12),
    .I0(soclinux_pbus_adr[2]),
    .I1(soclinux_pbus_adr[3]),
    .I2(soclinux_pbus_adr[4]),
    .I3(n9609_4) 
);
defparam n9601_s6.INIT=16'h0100;
  LUT4 n9643_s1 (
    .F(n9643_5),
    .I0(n9599_4),
    .I1(n9611_4),
    .I2(n9601_10),
    .I3(n9637_7) 
);
defparam n9643_s1.INIT=16'h8000;
  LUT4 n9641_s1 (
    .F(n9641_5),
    .I0(n9599_4),
    .I1(n9609_4),
    .I2(n9601_10),
    .I3(n9637_7) 
);
defparam n9641_s1.INIT=16'h8000;
  LUT4 n9639_s1 (
    .F(n9639_5),
    .I0(n9607_4),
    .I1(n9599_4),
    .I2(n9601_10),
    .I3(n9637_7) 
);
defparam n9639_s1.INIT=16'h8000;
  LUT4 n9637_s4 (
    .F(n9637_9),
    .I0(n9599_4),
    .I1(n9613_4),
    .I2(n9601_10),
    .I3(n9637_7) 
);
defparam n9637_s4.INIT=16'h8000;
  LUT4 n9605_s5 (
    .F(n9605_10),
    .I0(n9601_10),
    .I1(n9605_8),
    .I2(soclinux_pbus_adr[0]),
    .I3(soclinux_pbus_adr[1]) 
);
defparam n9605_s5.INIT=16'h0008;
  LUT4 n9645_s3 (
    .F(n9645_7),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9645_4) 
);
defparam n9645_s3.INIT=16'h0200;
  LUT4 n9629_s3 (
    .F(n9629_7),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9629_4) 
);
defparam n9629_s3.INIT=16'h0200;
  LUT4 n9621_s3 (
    .F(n9621_7),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9621_4) 
);
defparam n9621_s3.INIT=16'h0200;
  LUT4 n9613_s5 (
    .F(n9613_10),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9613_5) 
);
defparam n9613_s5.INIT=16'h0200;
  LUT4 n9649_s1 (
    .F(n9649_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9645_4) 
);
defparam n9649_s1.INIT=16'h2000;
  LUT4 n9633_s1 (
    .F(n9633_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9629_4) 
);
defparam n9633_s1.INIT=16'h2000;
  LUT4 n9625_s1 (
    .F(n9625_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9621_4) 
);
defparam n9625_s1.INIT=16'h2000;
  LUT4 n9617_s1 (
    .F(n9617_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9613_5) 
);
defparam n9617_s1.INIT=16'h2000;
  LUT4 n9609_s2 (
    .F(n9609_6),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9607_5) 
);
defparam n9609_s2.INIT=16'h2000;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s17 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_26),
    .I0(builder_slave_sel_3_5),
    .I1(n1226_5),
    .I2(soclinux_pbus_adr[1]),
    .I3(soclinux_pbus_adr[0]) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s17.INIT=16'h0800;
  LUT4 n9647_s1 (
    .F(n9647_5),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]),
    .I2(n9599_4),
    .I3(n9645_4) 
);
defparam n9647_s1.INIT=16'h4000;
  LUT4 n9631_s1 (
    .F(n9631_5),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]),
    .I2(n9599_4),
    .I3(n9629_4) 
);
defparam n9631_s1.INIT=16'h4000;
  LUT4 n9623_s1 (
    .F(n9623_5),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]),
    .I2(n9599_4),
    .I3(n9621_4) 
);
defparam n9623_s1.INIT=16'h4000;
  LUT4 n9615_s1 (
    .F(n9615_5),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]),
    .I2(n9599_4),
    .I3(n9613_5) 
);
defparam n9615_s1.INIT=16'h4000;
  LUT4 n9607_s3 (
    .F(n9607_7),
    .I0(soclinux_pbus_adr[1]),
    .I1(soclinux_pbus_adr[0]),
    .I2(n9599_4),
    .I3(n9607_5) 
);
defparam n9607_s3.INIT=16'h4000;
  LUT3 plic_logic_bus_rsp_payload_fragment_data_1_s80 (
    .F(plic_logic_bus_rsp_payload_fragment_data_1_86),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]),
    .I2(plic_logic_bus_rsp_payload_fragment_data_1_59) 
);
defparam plic_logic_bus_rsp_payload_fragment_data_1_s80.INIT=8'h80;
  LUT3 n9659_s2 (
    .F(n9659_6),
    .I0(soclinux_pbus_adr[0]),
    .I1(soclinux_pbus_adr[1]),
    .I2(n9657_7) 
);
defparam n9659_s2.INIT=8'h80;
  LUT4 n9651_s1 (
    .F(n9651_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9645_4) 
);
defparam n9651_s1.INIT=16'h8000;
  LUT4 n9635_s1 (
    .F(n9635_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9629_4) 
);
defparam n9635_s1.INIT=16'h8000;
  LUT4 n9627_s1 (
    .F(n9627_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9621_4) 
);
defparam n9627_s1.INIT=16'h8000;
  LUT4 n9619_s1 (
    .F(n9619_5),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9613_5) 
);
defparam n9619_s1.INIT=16'h8000;
  LUT4 n9611_s2 (
    .F(n9611_6),
    .I0(n9599_4),
    .I1(soclinux_pbus_adr[0]),
    .I2(soclinux_pbus_adr[1]),
    .I3(n9607_5) 
);
defparam n9611_s2.INIT=16'h8000;
  LUT3 n9653_s3 (
    .F(n9653_7),
    .I0(soclinux_pbus_adr[10]),
    .I1(builder_slave_sel_3_5),
    .I2(n9657_7) 
);
defparam n9653_s3.INIT=8'h40;
  LUT4 n9661_s6 (
    .F(n9661_12),
    .I0(soclinux_pbus_adr[10]),
    .I1(builder_slave_sel_3_5),
    .I2(n9661_10),
    .I3(n9661_8) 
);
defparam n9661_s6.INIT=16'h4000;
  LUT3 n9696_s3 (
    .F(n9696_7),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9696_4) 
);
defparam n9696_s3.INIT=8'h80;
  LUT3 n9694_s4 (
    .F(n9694_9),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9694_7) 
);
defparam n9694_s4.INIT=8'h80;
  LUT3 n9663_s5 (
    .F(n9663_10),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9663_12) 
);
defparam n9663_s5.INIT=8'h80;
  LUT3 n9661_s7 (
    .F(n9661_14),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9661_12) 
);
defparam n9661_s7.INIT=8'h80;
  LUT3 n9657_s4 (
    .F(n9657_9),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9657_4) 
);
defparam n9657_s4.INIT=8'h80;
  LUT3 n9653_s4 (
    .F(n9653_9),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9653_4) 
);
defparam n9653_s4.INIT=8'h80;
  LUT3 n9605_s6 (
    .F(n9605_12),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9605_10) 
);
defparam n9605_s6.INIT=8'h80;
  LUT3 n9603_s2 (
    .F(n9603_6),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9603_4) 
);
defparam n9603_s2.INIT=8'h80;
  LUT3 n9599_s3 (
    .F(n9599_7),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9599_5) 
);
defparam n9599_s3.INIT=8'h80;
  LUT4 dBusNonCoherent_bmb_cmd_rValidN_s4 (
    .F(dBusNonCoherent_bmb_cmd_rValidN_10),
    .I0(dBusCoherent_bmb_cmd_s2mPipe_rValid),
    .I1(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .I3(dBusNonCoherent_bmb_cmd_s2mPipe_rValid) 
);
defparam dBusNonCoherent_bmb_cmd_rValidN_s4.INIT=16'hAEFF;
  LUT2 n5336_s3 (
    .F(n5336_8),
    .I0(debugCd_logic_holdingLogic_resetCounter[0]),
    .I1(when_ClockDomainGenerator_l222) 
);
defparam n5336_s3.INIT=4'h7;
  LUT4 when_ClockDomainGenerator_l222_s4 (
    .F(when_ClockDomainGenerator_l222),
    .I0(debugCd_logic_holdingLogic_resetCounter[0]),
    .I1(when_ClockDomainGenerator_l222_4),
    .I2(when_ClockDomainGenerator_l222_5),
    .I3(when_ClockDomainGenerator_l222_6) 
);
defparam when_ClockDomainGenerator_l222_s4.INIT=16'h7FFF;
  LUT2 n5367_s3 (
    .F(n5367_8),
    .I0(systemCd_logic_holdingLogic_resetCounter[0]),
    .I1(when_ClockDomainGenerator_l222_1) 
);
defparam n5367_s3.INIT=4'h7;
  LUT4 when_ClockDomainGenerator_l222_1_s2 (
    .F(when_ClockDomainGenerator_l222_1),
    .I0(systemCd_logic_holdingLogic_resetCounter[0]),
    .I1(when_ClockDomainGenerator_l222_1_4),
    .I2(systemCd_logic_holdingLogic_resetCounter[1]),
    .I3(systemCd_logic_holdingLogic_resetCounter[2]) 
);
defparam when_ClockDomainGenerator_l222_1_s2.INIT=16'h7FFF;
  LUT2 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_s4 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid),
    .I1(dBusCoherent_bmb_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_s4.INIT=4'hD;
  LUT2 dBusCoherent_bmb_cmd_s2mPipe_ready_s4 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_ready),
    .I0(dBusCoherent_bmb_cmd_s2mPipe_rValid),
    .I1(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_ready_s4.INIT=4'hD;
  LUT2 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_s4 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid),
    .I1(soclinux_pbus_cyc) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_s4.INIT=4'h7;
  LUT3 n5593_s4 (
    .F(n5593_9),
    .I0(cores_0_cpu_iBus_cmd_rValid),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .I2(cores_0_cpu_iBus_cmd_rValid_16) 
);
defparam n5593_s4.INIT=8'hD8;
  LUT3 n5599_s4 (
    .F(n5599_9),
    .I0(cores_0_cpu_iBus_cmd_rValid),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .I2(n5599_11) 
);
defparam n5599_s4.INIT=8'hE0;
  LUT3 n5599_s5 (
    .F(n5599_11),
    .I0(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .I1(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .I2(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]) 
);
defparam n5599_s5.INIT=8'h7F;
  LUT4 cores_0_cpu_iBus_cmd_rValid_s7 (
    .F(cores_0_cpu_iBus_cmd_rValid_16),
    .I0(lineLoader_cmdSent),
    .I1(lineLoader_valid),
    .I2(cores_0_cpu_iBus_cmd_rValid),
    .I3(iArbiter_bmb_decoder_io_outputs_0_cmd_valid) 
);
defparam cores_0_cpu_iBus_cmd_rValid_s7.INIT=16'h44F4;
  LUT4 n9655_s4 (
    .F(n9655_9),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9601_10),
    .I3(n9655_5) 
);
defparam n9655_s4.INIT=16'h8000;
  LUT3 _zz_when_PlicGateway_l21_1_s7 (
    .F(_zz_when_PlicGateway_l21_1_13),
    .I0(soclinux_pbus_dat_w[2]),
    .I1(n9661_8),
    .I2(_zz_plic_logic_bus_rsp_payload_fragment_data_1_26) 
);
defparam _zz_when_PlicGateway_l21_1_s7.INIT=8'h40;
  LUT4 _zz_plic_logic_bus_rsp_payload_fragment_data_1_s18 (
    .F(_zz_plic_logic_bus_rsp_payload_fragment_data_1_28),
    .I0(soclinux_pbus_we),
    .I1(add_1811_6),
    .I2(n9661_8),
    .I3(_zz_plic_logic_bus_rsp_payload_fragment_data_1_26) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s18.INIT=16'h4000;
  LUT4 n9663_s6 (
    .F(n9663_12),
    .I0(soclinux_pbus_adr[5]),
    .I1(n9696_5),
    .I2(n9661_10),
    .I3(n9663_5) 
);
defparam n9663_s6.INIT=16'h4000;
  LUT4 dBusCoherent_bmb_cmd_s2mPipe_valid_s5 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_valid_12),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid),
    .I1(dBusCoherent_bmb_cmd_rValidN),
    .I2(dBusCoherent_bmb_cmd_s2mPipe_rValid),
    .I3(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_valid_s5.INIT=16'hBBFB;
  LUT4 dBusCoherent_bmb_cmd_s2mPipe_ready_s7 (
    .F(dBusCoherent_bmb_cmd_s2mPipe_ready_16),
    .I0(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid),
    .I1(dBusCoherent_bmb_cmd_rValidN),
    .I2(dBusCoherent_bmb_cmd_s2mPipe_rValid),
    .I3(dBusNonCoherent_bmb_cmd_rValidN) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_ready_s7.INIT=16'hFF4F;
  LUT4 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_valid_s5 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_valid_12),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid),
    .I3(dBusCoherent_bmb_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_valid_s5.INIT=16'hBBFB;
  LUT4 toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_s7 (
    .F(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_16),
    .I0(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .I1(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    .I2(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid),
    .I3(dBusCoherent_bmb_cmd_rValidN) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_s7.INIT=16'hFF4F;
  LUT4 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_valid_s5 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_valid_12),
    .I0(locked_8),
    .I1(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid),
    .I3(soclinux_pbus_cyc) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_valid_s5.INIT=16'hFBBB;
  LUT4 toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_s7 (
    .F(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_16),
    .I0(locked_8),
    .I1(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .I2(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid),
    .I3(soclinux_pbus_cyc) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_s7.INIT=16'h4FFF;
  DFFRE debugCd_logic_holdingLogic_resetCounter_10_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[10]),
    .D(n5326_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_9_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[9]),
    .D(n5327_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_8_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[8]),
    .D(n5328_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_7_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[7]),
    .D(n5329_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_6_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[6]),
    .D(n5330_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_5_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[5]),
    .D(n5331_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_4_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[4]),
    .D(n5332_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_3_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[3]),
    .D(n5333_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_2_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[2]),
    .D(n5334_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_1_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[1]),
    .D(n5335_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFF debugCd_logic_outputReset_s0 (
    .Q(debugCd_logic_outputReset),
    .D(when_ClockDomainGenerator_l222),
    .CLK(sys_clk) 
);
  DFFRE systemCd_logic_holdingLogic_resetCounter_5_s0 (
    .Q(systemCd_logic_holdingLogic_resetCounter[5]),
    .D(n5362_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222_1),
    .RESET(bufferCC_5_io_dataOut) 
);
  DFFRE systemCd_logic_holdingLogic_resetCounter_4_s0 (
    .Q(systemCd_logic_holdingLogic_resetCounter[4]),
    .D(n5363_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222_1),
    .RESET(bufferCC_5_io_dataOut) 
);
  DFFRE systemCd_logic_holdingLogic_resetCounter_3_s0 (
    .Q(systemCd_logic_holdingLogic_resetCounter[3]),
    .D(n5364_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222_1),
    .RESET(bufferCC_5_io_dataOut) 
);
  DFFRE systemCd_logic_holdingLogic_resetCounter_2_s0 (
    .Q(systemCd_logic_holdingLogic_resetCounter[2]),
    .D(n5365_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222_1),
    .RESET(bufferCC_5_io_dataOut) 
);
  DFFRE systemCd_logic_holdingLogic_resetCounter_1_s0 (
    .Q(systemCd_logic_holdingLogic_resetCounter[1]),
    .D(n5366_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222_1),
    .RESET(bufferCC_5_io_dataOut) 
);
  DFF systemCd_logic_outputReset_s0 (
    .Q(systemCd_logic_outputReset),
    .D(when_ClockDomainGenerator_l222_1),
    .CLK(sys_clk) 
);
  DFFC _zz_plic_logic_bmb_rsp_valid_1_s0 (
    .Q(_zz_plic_logic_bmb_rsp_valid_1),
    .D(add_1811_6),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_62_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_62[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9599_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_62_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_62[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9599_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_63_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_63[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9601_3),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_63_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_63[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9601_3),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_64_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_64[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9603_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_64_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_64[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9603_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_65_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_65[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9605_12),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_65_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_65[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9605_12),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_66_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_66[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9607_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_66_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_66[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9607_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_67_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_67[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9609_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_67_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_67[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9609_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_68_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_68[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9611_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_68_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_68[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9611_6),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_69_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_69[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9613_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_69_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_69[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9613_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_70_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_70[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9615_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_70_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_70[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9615_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_71_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_71[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9617_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_71_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_71[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9617_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_72_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_72[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9619_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_72_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_72[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9619_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_73_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_73[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9621_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_73_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_73[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9621_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_74_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_74[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9623_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_74_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_74[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9623_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_75_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_75[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9625_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_75_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_75[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9625_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_76_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_76[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9627_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_76_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_76[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9627_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_77_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_77[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9629_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_77_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_77[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9629_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_78_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_78[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9631_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_78_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_78[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9631_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_79_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_79[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9633_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_79_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_79[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9633_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_80_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_80[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9635_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_80_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_80[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9635_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_81_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_81[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9637_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_81_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_81[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9637_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_82_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_82[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9639_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_82_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_82[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9639_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_83_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_83[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9641_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_83_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_83[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9641_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_84_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_84[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9643_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_84_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_84[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9643_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_85_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_85[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9645_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_85_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_85[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9645_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_86_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_86[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9647_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_86_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_86[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9647_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_87_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_87[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9649_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_87_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_87[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9649_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_88_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_88[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9651_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_88_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_88[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9651_5),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_89_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_89[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9653_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_89_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_89[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9653_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_90_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_90[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9655_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_90_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_90[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9655_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_91_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_91[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9657_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_91_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_91[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9657_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_92_1_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_92[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9659_3),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_92_0_s0 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_92[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9659_3),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_threshold_1_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_threshold[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9661_14),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_threshold_0_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_threshold[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9661_14),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_0_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_0),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_1_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_1),
    .D(soclinux_pbus_dat_w[2]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_2_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_2),
    .D(soclinux_pbus_dat_w[3]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_3_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_3),
    .D(soclinux_pbus_dat_w[4]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_4_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_4),
    .D(soclinux_pbus_dat_w[5]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_5_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_5),
    .D(soclinux_pbus_dat_w[6]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_6_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_6),
    .D(soclinux_pbus_dat_w[7]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_7_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_7),
    .D(soclinux_pbus_dat_w[8]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_8_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_8),
    .D(soclinux_pbus_dat_w[9]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_9_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_9),
    .D(soclinux_pbus_dat_w[10]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_10_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_10),
    .D(soclinux_pbus_dat_w[11]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_11_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_11),
    .D(soclinux_pbus_dat_w[12]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_12_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_12),
    .D(soclinux_pbus_dat_w[13]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_13_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_13),
    .D(soclinux_pbus_dat_w[14]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_14_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_14),
    .D(soclinux_pbus_dat_w[15]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_15_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_15),
    .D(soclinux_pbus_dat_w[16]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_16_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_16),
    .D(soclinux_pbus_dat_w[17]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_17_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_17),
    .D(soclinux_pbus_dat_w[18]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_18_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_18),
    .D(soclinux_pbus_dat_w[19]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_19_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_19),
    .D(soclinux_pbus_dat_w[20]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_20_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_20),
    .D(soclinux_pbus_dat_w[21]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_21_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_21),
    .D(soclinux_pbus_dat_w[22]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_22_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_22),
    .D(soclinux_pbus_dat_w[23]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_23_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23),
    .D(soclinux_pbus_dat_w[24]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_24_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_24),
    .D(soclinux_pbus_dat_w[25]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_25_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_25),
    .D(soclinux_pbus_dat_w[26]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_26_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_26),
    .D(soclinux_pbus_dat_w[27]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_27_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_27),
    .D(soclinux_pbus_dat_w[28]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_28_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_28),
    .D(soclinux_pbus_dat_w[29]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_29_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_29),
    .D(soclinux_pbus_dat_w[30]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalInterrupt_plic_target_ie_30_s0 (
    .Q(_zz_cores_0_cpu_externalInterrupt_plic_target_ie_30),
    .D(soclinux_pbus_dat_w[31]),
    .CLK(sys_clk),
    .CE(n9663_10),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold_1_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9694_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold_0_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_threshold[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(n9694_9),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_0_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_0),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_1),
    .D(soclinux_pbus_dat_w[2]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_2_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_2),
    .D(soclinux_pbus_dat_w[3]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_3_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_3),
    .D(soclinux_pbus_dat_w[4]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_4_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_4),
    .D(soclinux_pbus_dat_w[5]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_5_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_5),
    .D(soclinux_pbus_dat_w[6]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_6_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_6),
    .D(soclinux_pbus_dat_w[7]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_7_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_7),
    .D(soclinux_pbus_dat_w[8]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_8_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_8),
    .D(soclinux_pbus_dat_w[9]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_9_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_9),
    .D(soclinux_pbus_dat_w[10]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_10_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_10),
    .D(soclinux_pbus_dat_w[11]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_11_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_11),
    .D(soclinux_pbus_dat_w[12]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_12_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_12),
    .D(soclinux_pbus_dat_w[13]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_13_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_13),
    .D(soclinux_pbus_dat_w[14]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_14_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_14),
    .D(soclinux_pbus_dat_w[15]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_15_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_15),
    .D(soclinux_pbus_dat_w[16]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_16_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_16),
    .D(soclinux_pbus_dat_w[17]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_17_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_17),
    .D(soclinux_pbus_dat_w[18]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_18_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_18),
    .D(soclinux_pbus_dat_w[19]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_19_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_19),
    .D(soclinux_pbus_dat_w[20]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_20_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_20),
    .D(soclinux_pbus_dat_w[21]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_21_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_21),
    .D(soclinux_pbus_dat_w[22]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_22_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_22),
    .D(soclinux_pbus_dat_w[23]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23),
    .D(soclinux_pbus_dat_w[24]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_24_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_24),
    .D(soclinux_pbus_dat_w[25]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_25_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_25),
    .D(soclinux_pbus_dat_w[26]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_26_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_26),
    .D(soclinux_pbus_dat_w[27]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_27_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_27),
    .D(soclinux_pbus_dat_w[28]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_28_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_28),
    .D(soclinux_pbus_dat_w[29]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_29_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_29),
    .D(soclinux_pbus_dat_w[30]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE _zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_30_s0 (
    .Q(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_30),
    .D(soclinux_pbus_dat_w[31]),
    .CLK(sys_clk),
    .CE(n9696_7),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1),
    .D(_zz_dBusNonCoherent_bmb_rsp_valid_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC _zz_cores_0_cpu_iBus_rsp_valid_1_s0 (
    .Q(_zz_cores_0_cpu_iBus_rsp_valid_1),
    .D(_zz_iArbiter_bmb_rsp_valid_1),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC _zz_iArbiter_bmb_rsp_valid_1_s0 (
    .Q(_zz_iArbiter_bmb_rsp_valid_1),
    .D(iArbiter_bmb_decoder_io_input_rsp_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFCE dBusNonCoherent_bmb_cmd_s2mPipe_rValid_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rValid),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_valid),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC _zz_dBusNonCoherent_bmb_rsp_valid_1_s0 (
    .Q(_zz_dBusNonCoherent_bmb_rsp_valid_1),
    .D(peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFFC _zz_when_Stream_l369_1_s0 (
    .Q(_zz_when_Stream_l369_1),
    .D(peripheralBridge_logic_io_input_rsp_valid),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
  DFF _zz_plic_logic_bmb_rsp_payload_fragment_data_2_s0 (
    .Q(soclinux_plicbus_dat_r[2]),
    .D(plic_logic_bus_rsp_payload_fragment_data[2]),
    .CLK(sys_clk) 
);
  DFF _zz_plic_logic_bmb_rsp_payload_fragment_data_1_s0 (
    .Q(soclinux_plicbus_dat_r[1]),
    .D(plic_logic_bus_rsp_payload_fragment_data[1]),
    .CLK(sys_clk) 
);
  DFF _zz_plic_logic_bmb_rsp_payload_fragment_data_0_s0 (
    .Q(soclinux_plicbus_dat_r[0]),
    .D(plic_logic_bus_rsp_payload_fragment_data[0]),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority_1_s0 (
    .Q(cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority[1]),
    .D(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49[1]),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority_0_s0 (
    .Q(cores_0_cpu_externalInterrupt_plic_target_bestRequest_priority[0]),
    .D(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_49[0]),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_1_s0 (
    .Q(cores_0_cpu_externalInterrupt_plic_target_bestRequest_id[1]),
    .D(n6367_6),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority_1_s0 (
    .Q(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority[1]),
    .D(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49[1]),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority_0_s0 (
    .Q(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_priority[0]),
    .D(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_49[0]),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_1_s0 (
    .Q(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id[1]),
    .D(n6445_6),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalInterrupt_plic_target_iep_regNext_s0 (
    .Q(cores_0_cpu_externalInterrupt_plic_target_iep_regNext),
    .D(cores_0_cpu_externalInterrupt_plic_target_iep),
    .CLK(sys_clk) 
);
  DFF cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext_s0 (
    .Q(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext),
    .D(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep),
    .CLK(sys_clk) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last),
    .D(VCC),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFRE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0]),
    .D(VCC),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    .RESET(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode_0_6) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_31_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[31]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_30_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[30]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[30]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_29_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[29]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[29]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_28_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[28]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[28]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_27_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[27]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[27]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_26_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[26]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[26]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_25_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[25]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[25]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_24_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[24]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[24]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_23_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[23]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[23]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_22_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[22]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[22]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_21_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[21]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[21]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_20_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[20]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[20]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_19_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[19]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[19]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_18_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[18]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[18]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_17_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[17]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[17]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_16_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[16]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[16]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_15_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[15]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[15]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_14_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[14]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[14]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_13_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[13]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[13]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_12_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[12]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[12]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_11_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[11]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[11]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_10_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[10]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[10]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_9_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[9]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[9]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_8_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[8]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[8]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_7_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[7]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[7]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_6_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[6]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[6]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_5_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[5]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[5]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_4_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[4]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[4]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[3]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[2]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_5_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[5]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[5]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_4_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFRE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[3]),
    .D(VCC),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    .RESET(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length_3_6) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[2]),
    .D(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_31_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[31]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_30_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[30]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[30]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_29_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[29]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[29]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_28_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[28]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[28]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_27_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[27]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[27]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_26_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[26]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[26]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_25_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[25]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[25]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_24_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[24]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[24]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_23_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[23]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[23]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_22_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[22]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[22]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_21_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[21]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[21]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_20_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[20]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[20]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_19_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[19]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[19]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_18_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[18]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[18]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_17_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[17]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[17]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_16_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[16]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[16]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_15_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[15]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[15]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_14_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[14]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[14]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_13_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[13]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[13]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_12_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[12]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[12]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_11_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[11]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[11]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_10_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[10]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[10]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_9_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[9]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[9]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_8_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[8]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[8]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_7_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[7]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[7]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_6_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[6]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[6]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_5_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[5]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[5]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_4_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[4]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[4]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[3]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[2]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_1_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[1]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[1]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[0]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[0]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[2]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask_1_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[1]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[1]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[0]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[0]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0]),
    .D(cores_0_cpu_logic_cpu_dBus_cmd_payload_wr),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_last_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_last),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_last),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_opcode_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_opcode[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_31_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[31]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[31]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_30_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[30]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[30]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_29_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[29]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[29]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_28_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[28]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[28]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_27_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[27]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[27]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_26_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[26]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[26]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_25_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[25]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[25]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_24_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[24]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[24]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_23_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[23]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[23]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_22_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[22]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[22]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_21_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[21]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[21]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_20_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[20]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[20]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_19_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[19]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[19]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_18_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[18]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[18]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_17_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[17]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[17]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_16_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[16]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[16]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_15_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[15]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[15]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_14_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[14]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[14]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_13_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[13]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[13]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_12_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[12]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[12]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_11_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[11]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[11]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_10_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[10]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[10]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_9_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[9]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[9]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_8_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[8]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[8]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_7_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[7]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[7]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_6_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[6]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[6]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_5_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[5]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[5]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_4_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[4]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[4]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_address[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length_5_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[5]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[5]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length_4_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[4]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[4]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_length[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_31_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[31]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[31]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_30_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[30]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[30]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_29_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[29]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[29]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_28_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[28]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[28]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_27_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[27]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[27]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_26_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[26]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[26]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_25_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[25]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[25]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_24_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[24]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[24]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_23_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[23]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[23]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_22_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[22]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[22]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_21_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[21]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[21]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_20_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[20]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[20]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_19_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[19]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[19]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_18_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[18]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[18]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_17_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[17]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[17]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_16_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[16]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[16]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_15_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[15]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[15]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_14_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[14]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[14]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_13_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[13]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[13]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_12_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[12]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[12]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_11_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[11]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[11]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_10_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[10]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[10]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_9_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[9]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[9]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_8_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[8]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[8]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_7_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[7]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[7]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_6_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[6]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[6]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_5_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[5]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[5]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_4_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[4]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[4]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_1_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[1]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[1]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_data[0]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask_3_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask_2_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask_1_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[1]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFFE toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_context_0_s0 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_context[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_payload_fragment_context[0]),
    .CLK(sys_clk),
    .CE(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_31_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[31]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[31]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_30_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[30]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[30]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_29_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[29]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[29]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_28_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[28]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[28]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_27_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[27]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[27]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_26_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[26]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[26]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_25_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[25]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[25]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_24_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[24]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[24]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_23_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[23]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[23]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_22_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[22]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[22]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_21_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[21]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[21]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_20_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[20]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[20]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_19_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[19]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[19]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_18_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[18]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[18]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_17_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[17]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[17]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_16_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[16]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[16]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_15_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[15]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[15]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_14_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[14]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[14]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_13_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[13]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[13]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_12_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[12]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[12]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_11_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[11]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[11]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_10_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[10]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[10]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_9_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[9]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[9]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_8_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[8]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[8]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_7_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[7]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[7]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_6_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[6]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[6]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_5_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[5]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[5]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_4_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[4]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[4]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_3_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[3]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[3]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_2_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[2]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[2]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_1_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[1]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[1]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data_0_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[0]),
    .D(_zz_iArbiter_bmb_rsp_payload_fragment_data[0]),
    .CLK(sys_clk) 
);
  DFF _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_context_0_s0 (
    .Q(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_context[0]),
    .D(_zz_dBusNonCoherent_bmb_rsp_payload_fragment_context[0]),
    .CLK(sys_clk) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_31_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[31]),
    .D(lineLoader_address[31]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_30_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[30]),
    .D(lineLoader_address[30]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_29_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[29]),
    .D(lineLoader_address[29]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_28_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[28]),
    .D(lineLoader_address[28]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_27_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[27]),
    .D(lineLoader_address[27]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_26_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[26]),
    .D(lineLoader_address[26]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_25_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[25]),
    .D(lineLoader_address[25]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_24_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[24]),
    .D(lineLoader_address[24]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_23_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[23]),
    .D(lineLoader_address[23]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_22_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[22]),
    .D(lineLoader_address[22]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_21_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[21]),
    .D(lineLoader_address[21]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_20_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[20]),
    .D(lineLoader_address[20]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_19_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[19]),
    .D(lineLoader_address[19]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_18_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[18]),
    .D(lineLoader_address[18]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_17_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[17]),
    .D(lineLoader_address[17]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_16_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[16]),
    .D(lineLoader_address[16]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_15_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[15]),
    .D(lineLoader_address[15]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_14_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[14]),
    .D(lineLoader_address[14]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_13_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[13]),
    .D(lineLoader_address[13]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_12_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[12]),
    .D(lineLoader_address[12]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_11_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[11]),
    .D(lineLoader_address[11]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_10_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[10]),
    .D(lineLoader_address[10]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_9_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[9]),
    .D(lineLoader_address[9]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_8_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[8]),
    .D(lineLoader_address[8]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_7_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[7]),
    .D(lineLoader_address[7]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE cores_0_cpu_iBus_cmd_rData_fragment_address_6_s0 (
    .Q(cores_0_cpu_iBus_cmd_rData_fragment_address[6]),
    .D(lineLoader_address[6]),
    .CLK(sys_clk),
    .CE(n6707_5) 
);
  DFFE dBusCoherent_bmb_cmd_rData_last_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_last),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_last),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_opcode_0_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_opcode[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_31_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[31]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[31]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_30_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[30]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[30]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_29_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[29]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[29]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_28_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[28]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[28]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_27_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[27]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[27]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_26_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[26]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[26]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_25_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[25]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[25]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_24_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[24]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[24]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_23_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[23]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[23]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_22_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[22]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[22]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_21_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[21]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[21]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_20_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[20]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[20]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_19_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[19]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[19]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_18_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[18]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[18]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_17_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[17]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[17]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_16_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[16]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[16]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_15_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[15]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[15]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_14_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[14]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[14]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_13_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[13]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[13]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_12_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[12]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[12]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_11_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[11]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[11]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_10_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[10]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[10]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_9_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[9]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[9]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_8_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[8]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[8]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_7_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[7]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[7]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_6_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[6]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[6]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_5_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[5]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[5]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_4_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[4]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[4]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_3_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_address_2_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_address[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_address[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_length_5_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_length[5]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[5]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_length_4_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_length[4]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[4]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_length_3_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_length[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_length_2_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_length[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_length[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_31_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[31]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[31]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_30_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[30]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[30]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_29_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[29]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[29]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_28_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[28]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[28]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_27_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[27]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[27]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_26_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[26]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[26]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_25_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[25]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[25]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_24_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[24]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[24]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_23_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[23]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[23]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_22_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[22]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[22]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_21_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[21]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[21]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_20_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[20]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[20]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_19_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[19]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[19]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_18_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[18]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[18]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_17_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[17]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[17]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_16_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[16]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[16]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_15_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[15]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[15]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_14_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[14]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[14]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_13_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[13]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[13]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_12_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[12]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[12]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_11_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[11]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[11]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_10_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[10]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[10]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_9_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[9]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[9]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_8_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[8]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[8]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_7_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[7]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[7]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_6_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[6]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[6]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_5_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[5]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[5]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_4_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[4]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[4]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_3_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_2_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_1_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[1]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[1]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_data_0_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_data[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_data[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_mask_3_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_mask[3]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_mask_2_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_mask[2]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_mask_1_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_mask[1]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_mask_0_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_mask[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_rData_fragment_context_0_s0 (
    .Q(dBusCoherent_bmb_cmd_rData_fragment_context[0]),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_context[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_last_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_last),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_last),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode_0_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_31_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[31]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_30_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[30]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[30]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_29_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[29]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[29]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_28_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[28]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[28]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_27_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[27]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[27]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_26_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[26]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[26]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_25_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[25]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[25]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_24_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[24]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[24]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_23_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[23]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[23]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_22_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[22]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[22]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_21_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[21]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[21]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_20_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[20]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[20]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_19_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[19]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[19]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_18_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[18]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[18]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_17_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[17]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[17]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_16_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[16]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[16]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_15_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[15]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[15]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_14_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[14]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[14]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_13_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[13]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[13]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_12_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[12]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[12]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_11_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[11]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[11]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_10_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[10]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[10]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_9_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[9]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[9]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_8_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[8]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[8]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_7_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[7]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[7]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_6_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[6]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[6]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_5_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[5]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[5]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_4_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[4]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[4]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_3_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address_2_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_address[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length_5_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[5]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length_4_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[4]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[4]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length_3_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length_2_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_length[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_31_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[31]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[31]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_30_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[30]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[30]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_29_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[29]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[29]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_28_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[28]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[28]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_27_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[27]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[27]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_26_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[26]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[26]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_25_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[25]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[25]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_24_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[24]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[24]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_23_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[23]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[23]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_22_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[22]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[22]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_21_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[21]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[21]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_20_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[20]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[20]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_19_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[19]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[19]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_18_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[18]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[18]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_17_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[17]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[17]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_16_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[16]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[16]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_15_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[15]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[15]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_14_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[14]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[14]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_13_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[13]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[13]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_12_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[12]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[12]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_11_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[11]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[11]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_10_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[10]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[10]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_9_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[9]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[9]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_8_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[8]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[8]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_7_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[7]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[7]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_6_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[6]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[6]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_5_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[5]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[5]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_4_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[4]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[4]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_3_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_2_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_1_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[1]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[1]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data_0_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_data[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_3_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_2_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_1_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_0_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_context_0_s0 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_context[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_payload_fragment_context[0]),
    .CLK(sys_clk),
    .CE(dBusCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE iArbiter_bmb_cmd_rData_last_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .D(VCC),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_31_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[31]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[31]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_30_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[30]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[30]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_29_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[29]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[29]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_28_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[28]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[28]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_27_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[27]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[27]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_26_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[26]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[26]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_25_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[25]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[25]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_24_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[24]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[24]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_23_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[23]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[23]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_22_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[22]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[22]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_21_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[21]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[21]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_20_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[20]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[20]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_19_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[19]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[19]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_18_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[18]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[18]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_17_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[17]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[17]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_16_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[16]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[16]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_15_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[15]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[15]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_14_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[14]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[14]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_13_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[13]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[13]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_12_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[12]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[12]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_11_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[11]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[11]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_10_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[10]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[10]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_9_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[9]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[9]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_8_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[8]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[8]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_7_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[7]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[7]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE iArbiter_bmb_cmd_rData_fragment_address_6_s0 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[6]),
    .D(cores_0_cpu_iBus_cmd_rData_fragment_address[6]),
    .CLK(sys_clk),
    .CE(iArbiter_bmb_cmd_rData_last_6) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_last_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_last),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_last),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_opcode_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_opcode[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_31_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[31]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_30_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[30]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[30]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_29_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[29]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[29]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_28_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[28]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[28]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_27_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[27]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[27]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_26_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[26]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[26]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_25_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[25]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[25]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_24_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[24]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[24]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_23_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[23]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[23]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_22_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[22]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[22]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_21_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[21]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[21]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_20_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[20]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[20]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_19_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[19]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[19]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_18_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[18]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[18]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_17_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[17]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[17]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_16_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[16]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[16]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_15_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[15]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[15]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_14_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[14]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[14]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_13_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[13]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[13]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_12_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[12]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[12]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_11_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[11]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[11]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_10_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[10]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[10]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_9_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[9]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[9]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_8_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[8]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[8]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_7_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[7]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[7]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_6_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[6]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[6]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_5_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[5]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[5]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_4_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[4]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[4]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_address_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_address[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_address[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_length_5_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_length[5]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_length_4_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_length[4]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[4]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_length_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_length[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_length_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_length[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_length[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_31_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[31]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[31]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_30_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[30]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[30]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_29_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[29]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[29]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_28_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[28]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[28]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_27_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[27]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[27]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_26_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[26]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[26]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_25_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[25]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[25]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_24_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[24]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[24]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_23_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[23]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[23]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_22_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[22]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[22]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_21_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[21]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[21]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_20_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[20]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[20]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_19_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[19]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[19]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_18_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[18]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[18]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_17_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[17]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[17]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_16_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[16]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[16]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_15_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[15]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[15]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_14_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[14]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[14]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_13_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[13]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[13]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_12_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[12]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[12]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_11_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[11]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[11]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_10_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[10]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[10]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_9_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[9]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[9]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_8_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[8]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[8]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_7_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[7]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[7]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_6_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[6]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[6]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_5_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[5]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[5]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_4_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[4]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[4]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_1_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[1]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[1]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_data_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_data[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_data[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_mask_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_mask[3]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_mask_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_mask[2]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_mask_1_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_mask[1]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_mask_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_mask[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_rData_fragment_context_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_rData_fragment_context[0]),
    .D(dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_context[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_last_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_last),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_last),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_31_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[31]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_30_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[30]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[30]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_29_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[29]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[29]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_28_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[28]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[28]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_27_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[27]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[27]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_26_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[26]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[26]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_25_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[25]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[25]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_24_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[24]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[24]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_23_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[23]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[23]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_22_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[22]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[22]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_21_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[21]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[21]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_20_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[20]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[20]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_19_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[19]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[19]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_18_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[18]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[18]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_17_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[17]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[17]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_16_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[16]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[16]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_15_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[15]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[15]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_14_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[14]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[14]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_13_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[13]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[13]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_12_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[12]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[12]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_11_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[11]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[11]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_10_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[10]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[10]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_9_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[9]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[9]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_8_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[8]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[8]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_7_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[7]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[7]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_6_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[6]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[6]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_5_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[5]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[5]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_4_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[4]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[4]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[3]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[2]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_address[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length_5_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[5]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length_4_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[4]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[4]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[3]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[2]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_length[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_31_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[31]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[31]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_30_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[30]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[30]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_29_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[29]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[29]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_28_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[28]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[28]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_27_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[27]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[27]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_26_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[26]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[26]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_25_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[25]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[25]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_24_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[24]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[24]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_23_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[23]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[23]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_22_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[22]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[22]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_21_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[21]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[21]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_20_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[20]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[20]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_19_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[19]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[19]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_18_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[18]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[18]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_17_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[17]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[17]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_16_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[16]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[16]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_15_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[15]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[15]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_14_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[14]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[14]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_13_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[13]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[13]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_12_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[12]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[12]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_11_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[11]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[11]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_10_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[10]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[10]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_9_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[9]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[9]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_8_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[8]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[8]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_7_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[7]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[7]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_6_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[6]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[6]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_5_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[5]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[5]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_4_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[4]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[4]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[3]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[2]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_1_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[1]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[1]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_data[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_3_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[3]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_2_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[2]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_1_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFFE dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_context_0_s0 (
    .Q(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_context[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_payload_fragment_context[0]),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_s2mPipe_ready) 
);
  DFF _zz_dBusNonCoherent_bmb_rsp_payload_fragment_context_0_s0 (
    .Q(_zz_dBusNonCoherent_bmb_rsp_payload_fragment_context[0]),
    .D(peripheralBridge_bmb_arbiter_io_inputs_0_rsp_payload_fragment_context[0]),
    .CLK(sys_clk) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_last_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_last),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_last),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_source_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_source[0]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_opcode_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_opcode[0]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_31_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[31]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[31]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_30_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[30]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[30]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_29_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[29]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[29]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_28_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[28]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[28]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_27_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[27]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[27]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_26_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[26]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[26]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_25_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[25]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[25]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_24_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[24]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[24]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_23_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[23]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[23]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_22_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[22]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[22]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_21_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[21]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[21]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_20_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[20]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[20]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_19_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[19]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[19]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_18_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[18]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[18]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_17_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[17]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[17]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_16_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[16]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[16]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_15_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[15]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[15]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_14_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[14]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[14]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_13_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[13]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[13]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_12_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[12]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[12]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_11_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[11]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[11]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_10_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[10]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[10]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_9_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[9]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[9]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_8_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[8]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[8]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_7_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[7]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[7]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_6_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[6]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[6]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_5_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[5]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[5]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_4_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[4]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[4]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[3]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_address[2]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length_5_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[5]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[5]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length_4_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[4]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[4]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[3]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_length[2]),
    .D(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_31_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[31]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[31]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_30_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[30]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[30]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_29_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[29]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[29]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_28_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[28]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[28]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_27_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[27]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[27]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_26_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[26]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[26]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_25_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[25]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[25]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_24_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[24]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[24]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_23_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[23]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[23]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_22_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[22]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[22]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_21_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[21]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[21]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_20_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[20]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[20]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_19_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[19]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[19]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_18_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[18]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[18]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_17_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[17]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[17]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_16_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[16]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[16]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_15_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[15]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[15]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_14_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[14]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[14]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_13_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[13]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[13]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_12_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[12]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[12]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_11_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[11]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[11]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_10_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[10]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[10]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_9_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[9]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[9]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_8_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[8]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[8]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_7_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[7]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[7]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_6_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[6]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[6]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_5_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[5]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[5]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_4_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[4]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[4]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[3]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[2]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_1_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[1]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[1]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_data[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_data[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[3]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[2]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask_1_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[1]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_mask[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN) 
);
  DFFRE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_context_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rData_fragment_context[0]),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_context[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .RESET(io_output_payload_fragment_context_0_6) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_last),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_source[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_opcode[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_31_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[31]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[31]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_30_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[30]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[30]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_29_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[29]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[29]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_28_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[28]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[28]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_27_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[27]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[27]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_26_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[26]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[26]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_25_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[25]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[25]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_24_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[24]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[24]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_23_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[23]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[23]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_22_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[22]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[22]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_21_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[21]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[21]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_20_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[20]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[20]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_19_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[19]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[19]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_18_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[18]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[18]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_17_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[17]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[17]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_16_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[16]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[16]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_15_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[15]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[15]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_14_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[14]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[14]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_13_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[13]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[13]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_12_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[12]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[12]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_11_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[11]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[11]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_10_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[10]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[10]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_9_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[9]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[9]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_8_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[8]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[8]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_7_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[7]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[7]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_6_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[6]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[6]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_5_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[5]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[5]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_4_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[4]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[4]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_address[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length_5_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[5]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[5]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length_4_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[4]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[4]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_length[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_31_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[31]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[31]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_30_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[30]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[30]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_29_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[29]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[29]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_28_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[28]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[28]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_27_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[27]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[27]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_26_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[26]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[26]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_25_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[25]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[25]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_24_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[24]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[24]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_23_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[23]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[23]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_22_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[22]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[22]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_21_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[21]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[21]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_20_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[20]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[20]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_19_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[19]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[19]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_18_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[18]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[18]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_17_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[17]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[17]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_16_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[16]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[16]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_15_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[15]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[15]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_14_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[14]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[14]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_13_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[13]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[13]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_12_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[12]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[12]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_11_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[11]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[11]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_10_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[10]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[10]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_9_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[9]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[9]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_8_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[8]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[8]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_7_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[7]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[7]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_6_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[6]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[6]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_5_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[5]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[5]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_4_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[4]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[4]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_1_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[1]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[1]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_data[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask_3_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[3]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[3]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask_2_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[2]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[2]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask_1_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[1]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[1]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_mask[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFFE toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context_0_s0 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context[0]),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context[0]),
    .CLK(sys_clk),
    .CE(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready) 
);
  DFF _zz_io_output_rsp_payload_fragment_source_0_s0 (
    .Q(_zz_io_output_rsp_payload_fragment_source[0]),
    .D(peripheralBridge_logic_io_input_rsp_payload_fragment_source[0]),
    .CLK(sys_clk) 
);
  DFF _zz_io_output_rsp_payload_fragment_context_0_s0 (
    .Q(peripheralBridge_bmb_arbiter_io_inputs_0_rsp_payload_fragment_context[0]),
    .D(peripheralBridge_logic_io_input_rsp_payload_fragment_context[0]),
    .CLK(sys_clk) 
);
  DFFRE debugCd_logic_holdingLogic_resetCounter_11_s0 (
    .Q(debugCd_logic_holdingLogic_resetCounter[11]),
    .D(n5325_1),
    .CLK(sys_clk),
    .CE(when_ClockDomainGenerator_l222),
    .RESET(bufferCC_4_io_dataOut) 
);
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_1_s1 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_1),
    .D(n5401_8),
    .CLK(sys_clk),
    .CE(_zz_plic_logic_bus_rsp_payload_fragment_data_1_20),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_1_s1.INIT=1'b0;
  DFFCE _zz_when_PlicGateway_l21_1_s1 (
    .Q(_zz_when_PlicGateway_l21_1),
    .D(n5402_9),
    .CLK(sys_clk),
    .CE(_zz_when_PlicGateway_l21_1_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_when_PlicGateway_l21_1_s1.INIT=1'b0;
  DFFCE _zz_plic_logic_bus_rsp_payload_fragment_data_3_s1 (
    .Q(_zz_plic_logic_bus_rsp_payload_fragment_data_3),
    .D(n5403_6),
    .CLK(sys_clk),
    .CE(_zz_plic_logic_bus_rsp_payload_fragment_data_3_11),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_plic_logic_bus_rsp_payload_fragment_data_3_s1.INIT=1'b0;
  DFFCE _zz_when_PlicGateway_l21_3_s1 (
    .Q(_zz_when_PlicGateway_l21_3),
    .D(n5404_9),
    .CLK(sys_clk),
    .CE(_zz_when_PlicGateway_l21_3_8),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam _zz_when_PlicGateway_l21_3_s1.INIT=1'b0;
  DFFPE dBusNonCoherent_bmb_cmd_rValidN_s1 (
    .Q(dBusNonCoherent_bmb_cmd_rValidN),
    .D(dBusNonCoherent_bmb_cmd_s2mPipe_ready),
    .CLK(sys_clk),
    .CE(dBusNonCoherent_bmb_cmd_rValidN_10),
    .PRESET(systemCd_logic_outputReset) 
);
defparam dBusNonCoherent_bmb_cmd_rValidN_s1.INIT=1'b1;
  DFF iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_s0 (
    .Q(iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7),
    .D(iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_18),
    .CLK(sys_clk) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_31_s1 (
    .Q(soclinux_plicbus_dat_r[31]),
    .D(plic_logic_bus_rsp_payload_fragment_data_31_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_31_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_30_s1 (
    .Q(soclinux_plicbus_dat_r[30]),
    .D(plic_logic_bus_rsp_payload_fragment_data_30_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_30_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_29_s1 (
    .Q(soclinux_plicbus_dat_r[29]),
    .D(plic_logic_bus_rsp_payload_fragment_data_29_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_29_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_28_s1 (
    .Q(soclinux_plicbus_dat_r[28]),
    .D(plic_logic_bus_rsp_payload_fragment_data_28_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_28_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_27_s1 (
    .Q(soclinux_plicbus_dat_r[27]),
    .D(plic_logic_bus_rsp_payload_fragment_data_27_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_27_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_26_s1 (
    .Q(soclinux_plicbus_dat_r[26]),
    .D(plic_logic_bus_rsp_payload_fragment_data_26_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_26_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_25_s1 (
    .Q(soclinux_plicbus_dat_r[25]),
    .D(plic_logic_bus_rsp_payload_fragment_data_25_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_25_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_24_s1 (
    .Q(soclinux_plicbus_dat_r[24]),
    .D(plic_logic_bus_rsp_payload_fragment_data_24_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_24_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_23_s1 (
    .Q(soclinux_plicbus_dat_r[23]),
    .D(plic_logic_bus_rsp_payload_fragment_data_23_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_23_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_22_s1 (
    .Q(soclinux_plicbus_dat_r[22]),
    .D(plic_logic_bus_rsp_payload_fragment_data_22_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_22_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_21_s1 (
    .Q(soclinux_plicbus_dat_r[21]),
    .D(plic_logic_bus_rsp_payload_fragment_data_21_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_21_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_20_s1 (
    .Q(soclinux_plicbus_dat_r[20]),
    .D(plic_logic_bus_rsp_payload_fragment_data_20_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_20_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_19_s1 (
    .Q(soclinux_plicbus_dat_r[19]),
    .D(plic_logic_bus_rsp_payload_fragment_data_19_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_19_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_18_s1 (
    .Q(soclinux_plicbus_dat_r[18]),
    .D(plic_logic_bus_rsp_payload_fragment_data_18_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_18_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_17_s1 (
    .Q(soclinux_plicbus_dat_r[17]),
    .D(plic_logic_bus_rsp_payload_fragment_data_17_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_17_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_16_s1 (
    .Q(soclinux_plicbus_dat_r[16]),
    .D(plic_logic_bus_rsp_payload_fragment_data_16_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_16_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_15_s1 (
    .Q(soclinux_plicbus_dat_r[15]),
    .D(plic_logic_bus_rsp_payload_fragment_data_15_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_15_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_14_s1 (
    .Q(soclinux_plicbus_dat_r[14]),
    .D(plic_logic_bus_rsp_payload_fragment_data_14_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_14_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_13_s1 (
    .Q(soclinux_plicbus_dat_r[13]),
    .D(plic_logic_bus_rsp_payload_fragment_data_13_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_13_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_12_s1 (
    .Q(soclinux_plicbus_dat_r[12]),
    .D(plic_logic_bus_rsp_payload_fragment_data_12_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_12_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_11_s1 (
    .Q(soclinux_plicbus_dat_r[11]),
    .D(plic_logic_bus_rsp_payload_fragment_data_11_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_11_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_10_s1 (
    .Q(soclinux_plicbus_dat_r[10]),
    .D(plic_logic_bus_rsp_payload_fragment_data_10_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_10_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_9_s1 (
    .Q(soclinux_plicbus_dat_r[9]),
    .D(plic_logic_bus_rsp_payload_fragment_data_9_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_9_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_8_s1 (
    .Q(soclinux_plicbus_dat_r[8]),
    .D(plic_logic_bus_rsp_payload_fragment_data_8_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_8_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_7_s1 (
    .Q(soclinux_plicbus_dat_r[7]),
    .D(plic_logic_bus_rsp_payload_fragment_data_7_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_7_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_6_s1 (
    .Q(soclinux_plicbus_dat_r[6]),
    .D(plic_logic_bus_rsp_payload_fragment_data_6_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_6_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_5_s1 (
    .Q(soclinux_plicbus_dat_r[5]),
    .D(plic_logic_bus_rsp_payload_fragment_data_5_11),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_5_13) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_4_s1 (
    .Q(soclinux_plicbus_dat_r[4]),
    .D(plic_logic_bus_rsp_payload_fragment_data_4_13),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_4_15) 
);
  DFFS _zz_plic_logic_bmb_rsp_payload_fragment_data_3_s1 (
    .Q(soclinux_plicbus_dat_r[3]),
    .D(plic_logic_bus_rsp_payload_fragment_data_3_13),
    .CLK(sys_clk),
    .SET(plic_logic_bus_rsp_payload_fragment_data_3_15) 
);
  DFFR cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_0_s1 (
    .Q(cores_0_cpu_externalInterrupt_plic_target_bestRequest_id[0]),
    .D(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id_48),
    .CLK(sys_clk),
    .RESET(_zz_cores_0_cpu_externalInterrupt_plic_target_bestRequest_id) 
);
  DFFR cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_0_s1 (
    .Q(cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id[0]),
    .D(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id_48),
    .CLK(sys_clk),
    .RESET(_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_id) 
);
  DFFR debugCd_logic_holdingLogic_resetCounter_0_s1 (
    .Q(debugCd_logic_holdingLogic_resetCounter[0]),
    .D(n5336_8),
    .CLK(sys_clk),
    .RESET(bufferCC_4_io_dataOut) 
);
defparam debugCd_logic_holdingLogic_resetCounter_0_s1.INIT=1'b0;
  DFFR systemCd_logic_holdingLogic_resetCounter_0_s1 (
    .Q(systemCd_logic_holdingLogic_resetCounter[0]),
    .D(n5367_8),
    .CLK(sys_clk),
    .RESET(bufferCC_5_io_dataOut) 
);
defparam systemCd_logic_holdingLogic_resetCounter_0_s1.INIT=1'b0;
  DFFC toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid_s1 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_valid_12),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rValid_s1.INIT=1'b0;
  DFFC dBusCoherent_bmb_cmd_s2mPipe_rValid_s1 (
    .Q(dBusCoherent_bmb_cmd_s2mPipe_rValid),
    .D(dBusCoherent_bmb_cmd_s2mPipe_valid_12),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam dBusCoherent_bmb_cmd_s2mPipe_rValid_s1.INIT=1'b0;
  DFFC toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid_s1 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_valid_12),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid_s1.INIT=1'b0;
  DFFC cores_0_cpu_iBus_cmd_rValid_s5 (
    .Q(cores_0_cpu_iBus_cmd_rValid),
    .D(n5593_9),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam cores_0_cpu_iBus_cmd_rValid_s5.INIT=1'b0;
  DFFP dBusCoherent_bmb_cmd_rValidN_s5 (
    .Q(dBusCoherent_bmb_cmd_rValidN),
    .D(dBusCoherent_bmb_cmd_s2mPipe_ready_16),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
defparam dBusCoherent_bmb_cmd_rValidN_s5.INIT=1'b1;
  DFFC iArbiter_bmb_cmd_rValid_s5 (
    .Q(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .D(n5599_9),
    .CLK(sys_clk),
    .CLEAR(systemCd_logic_outputReset) 
);
defparam iArbiter_bmb_cmd_rValid_s5.INIT=1'b0;
  DFFP toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN_s5 (
    .Q(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    .D(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_ready_16),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
defparam toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN_s5.INIT=1'b1;
  DFFP toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN_s5 (
    .Q(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    .D(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_ready_16),
    .CLK(sys_clk),
    .PRESET(systemCd_logic_outputReset) 
);
defparam toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN_s5.INIT=1'b1;
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s2 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[3:0]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[3:0]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s4 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[7:4]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[7:4]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s6 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[11:8]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[11:8]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s8 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[15:12]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[15:12]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s10 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[19:16]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[19:16]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s12 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[23:20]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[23:20]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s14 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[27:24]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[27:24]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  RAM16S4 _zz_io_output_rsp_payload_fragment_data_0_s16 (
    .DO(_zz_iArbiter_bmb_rsp_payload_fragment_data[31:28]),
    .DI(peripheralBridge_logic_io_input_rsp_payload_fragment_data[31:28]),
    .AD({GND,GND,GND,iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7}),
    .WRE(VCC),
    .CLK(sys_clk) 
);
  ALU n5335_s (
    .SUM(n5335_1),
    .COUT(n5335_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[1]),
    .I1(debugCd_logic_holdingLogic_resetCounter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5335_s.ALU_MODE=0;
  ALU n5334_s (
    .SUM(n5334_1),
    .COUT(n5334_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n5335_2) 
);
defparam n5334_s.ALU_MODE=0;
  ALU n5333_s (
    .SUM(n5333_1),
    .COUT(n5333_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n5334_2) 
);
defparam n5333_s.ALU_MODE=0;
  ALU n5332_s (
    .SUM(n5332_1),
    .COUT(n5332_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n5333_2) 
);
defparam n5332_s.ALU_MODE=0;
  ALU n5331_s (
    .SUM(n5331_1),
    .COUT(n5331_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n5332_2) 
);
defparam n5331_s.ALU_MODE=0;
  ALU n5330_s (
    .SUM(n5330_1),
    .COUT(n5330_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n5331_2) 
);
defparam n5330_s.ALU_MODE=0;
  ALU n5329_s (
    .SUM(n5329_1),
    .COUT(n5329_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n5330_2) 
);
defparam n5329_s.ALU_MODE=0;
  ALU n5328_s (
    .SUM(n5328_1),
    .COUT(n5328_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n5329_2) 
);
defparam n5328_s.ALU_MODE=0;
  ALU n5327_s (
    .SUM(n5327_1),
    .COUT(n5327_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n5328_2) 
);
defparam n5327_s.ALU_MODE=0;
  ALU n5326_s (
    .SUM(n5326_1),
    .COUT(n5326_2),
    .I0(debugCd_logic_holdingLogic_resetCounter[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n5327_2) 
);
defparam n5326_s.ALU_MODE=0;
  ALU n5325_s (
    .SUM(n5325_1),
    .COUT(n5325_0_COUT),
    .I0(debugCd_logic_holdingLogic_resetCounter[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n5326_2) 
);
defparam n5325_s.ALU_MODE=0;
  ALU n5366_s (
    .SUM(n5366_1),
    .COUT(n5366_2),
    .I0(systemCd_logic_holdingLogic_resetCounter[1]),
    .I1(systemCd_logic_holdingLogic_resetCounter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5366_s.ALU_MODE=0;
  ALU n5365_s (
    .SUM(n5365_1),
    .COUT(n5365_2),
    .I0(systemCd_logic_holdingLogic_resetCounter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n5366_2) 
);
defparam n5365_s.ALU_MODE=0;
  ALU n5364_s (
    .SUM(n5364_1),
    .COUT(n5364_2),
    .I0(systemCd_logic_holdingLogic_resetCounter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n5365_2) 
);
defparam n5364_s.ALU_MODE=0;
  ALU n5363_s (
    .SUM(n5363_1),
    .COUT(n5363_2),
    .I0(systemCd_logic_holdingLogic_resetCounter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n5364_2) 
);
defparam n5363_s.ALU_MODE=0;
  ALU n5362_s (
    .SUM(n5362_1),
    .COUT(n5362_0_COUT),
    .I0(systemCd_logic_holdingLogic_resetCounter[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n5363_2) 
);
defparam n5362_s.ALU_MODE=0;
  INV n6707_s2 (
    .O(n6707_5),
    .I(cores_0_cpu_iBus_cmd_rValid) 
);
  INV iArbiter_bmb_cmd_rData_last_s3 (
    .O(iArbiter_bmb_cmd_rData_last_6),
    .I(iArbiter_bmb_decoder_io_outputs_0_cmd_valid) 
);
  INV iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_s6 (
    .O(iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_18),
    .I(iArbiter_bmb_decoder_io_input_rsp_payload_fragment_data_0_7) 
);
  BufferCC bufferCC_4 (
    .sys_clk(sys_clk),
    .n22443_3(n22443_3),
    .bufferCC_4_io_dataOut(bufferCC_4_io_dataOut)
);
  BufferCC_1 bufferCC_5 (
    .sys_clk(sys_clk),
    .debugCd_logic_outputReset(debugCd_logic_outputReset),
    .bufferCC_5_io_dataOut(bufferCC_5_io_dataOut)
);
  BmbClint clint_logic (
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .clintWishboneBridge_logic_bridge_io_output_cmd_valid(clintWishboneBridge_logic_bridge_io_output_cmd_valid),
    .n9607_4(n9607_4),
    .n9696_5(n9696_5),
    .soclinux_pbus_we(soclinux_pbus_we),
    .n9661_10(n9661_10),
    .n9657_7(n9657_7),
    .soclinux_pbus_dat_w(soclinux_pbus_dat_w[31:0]),
    .soclinux_pbus_adr(soclinux_pbus_adr[13:0]),
    .clint_logic_io_bus_rsp_valid(clint_logic_io_bus_rsp_valid),
    .n1226_5(n1226_5),
    .n1162_10(n1162_10),
    .clint_logic_io_time(clint_logic_io_time[63:0]),
    .clint_logic_io_softwareInterrupt(clint_logic_io_softwareInterrupt[0]),
    .soclinux_clintbus_dat_r(soclinux_clintbus_dat_r[31:0]),
    .clint_logic_io_timerInterrupt(clint_logic_io_timerInterrupt[0])
);
  VexRiscv cores_0_cpu_logic_cpu (
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .cores_0_cpu_logic_cpu_dBus_rsp_valid(cores_0_cpu_logic_cpu_dBus_rsp_valid),
    .cores_0_cpu_externalInterrupt_plic_target_iep_regNext(cores_0_cpu_externalInterrupt_plic_target_iep_regNext),
    .cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext(cores_0_cpu_externalSupervisorInterrupt_plic_target_iep_regNext),
    .toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN(toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN),
    ._zz_cores_0_cpu_iBus_rsp_valid_1(_zz_cores_0_cpu_iBus_rsp_valid_1),
    .cores_0_cpu_iBus_cmd_rValid(cores_0_cpu_iBus_cmd_rValid),
    ._zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data(_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_payload_fragment_data[31:0]),
    .clint_logic_io_timerInterrupt(clint_logic_io_timerInterrupt[0]),
    .clint_logic_io_softwareInterrupt(clint_logic_io_softwareInterrupt[0]),
    .clint_logic_io_time(clint_logic_io_time[63:0]),
    .cores_0_cpu_logic_cpu_dBus_cmd_payload_wr(cores_0_cpu_logic_cpu_dBus_cmd_payload_wr),
    .cores_0_cpu_logic_cpu_dBus_cmd_valid(cores_0_cpu_logic_cpu_dBus_cmd_valid),
    .lineLoader_valid(lineLoader_valid),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    .cores_0_cpu_logic_cpu_dBus_cmd_payload_address(cores_0_cpu_logic_cpu_dBus_cmd_payload_address[31:2]),
    .cores_0_cpu_logic_cpu_dBus_cmd_payload_data(cores_0_cpu_logic_cpu_dBus_cmd_payload_data[31:0]),
    .cores_0_cpu_logic_cpu_dBus_cmd_payload_mask(cores_0_cpu_logic_cpu_dBus_cmd_payload_mask[3:0]),
    .cores_0_cpu_logic_cpu_dBus_cmd_payload_size(cores_0_cpu_logic_cpu_dBus_cmd_payload_size[2:0]),
    .lineLoader_address(lineLoader_address[31:6])
);
  WishboneToBmb clintWishboneBridge_logic_bridge (
    .soclinux_pbus_cyc(soclinux_pbus_cyc),
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .clint_logic_io_bus_rsp_valid(clint_logic_io_bus_rsp_valid),
    .builder_slave_sel(builder_slave_sel[1]),
    .clintWishboneBridge_logic_bridge_io_output_cmd_valid(clintWishboneBridge_logic_bridge_io_output_cmd_valid)
);
  WishboneToBmb_1 plicWishboneBridge_logic_bridge (
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    ._zz_plic_logic_bmb_rsp_valid_1(_zz_plic_logic_bmb_rsp_valid_1),
    .add_1811_6(add_1811_6),
    ._zz_io_output_cmd_valid(_zz_io_output_cmd_valid)
);
  BmbToWishbone peripheralBridge_logic (
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_last),
    .n1276_3(n1276_3),
    .builder_done(builder_done),
    .n1275_3(n1275_3),
    .n1274_3(n1274_3),
    .n1273_3(n1273_3),
    .n1272_3(n1272_3),
    .n1271_3(n1271_3),
    .n1270_3(n1270_3),
    .n1269_3(n1269_3),
    .n1268_3(n1268_3),
    .n1267_3(n1267_3),
    .n1266_3(n1266_3),
    .n1265_3(n1265_3),
    .n1264_3(n1264_3),
    .n1263_3(n1263_3),
    .n1262_3(n1262_3),
    .n1261_3(n1261_3),
    .n1260_3(n1260_3),
    .n1259_3(n1259_3),
    .n1258_3(n1258_3),
    .n1257_3(n1257_3),
    .n1256_3(n1256_3),
    .n1255_3(n1255_3),
    .n1254_3(n1254_3),
    .n1253_3(n1253_3),
    .n1252_3(n1252_3),
    .n1251_3(n1251_3),
    .n1250_3(n1250_3),
    .n1249_3(n1249_3),
    .n1248_3(n1248_3),
    .n1247_3(n1247_3),
    .n1246_3(n1246_3),
    .n1245_3(n1245_3),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rValid),
    ._zz_plic_logic_bmb_rsp_valid_1(_zz_plic_logic_bmb_rsp_valid_1),
    .soclinux_ram_bus_ram_bus_ack(soclinux_ram_bus_ram_bus_ack),
    .n9488_3(n9488_3),
    .clint_logic_io_bus_rsp_valid(clint_logic_io_bus_rsp_valid),
    .soclinux_soclinux_ram_bus_ack(soclinux_soclinux_ram_bus_ack),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_source[0]),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_opcode[0]),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_address[31:2]),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_length[5:2]),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_data[31:0]),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_mask[3:0]),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_rData_fragment_context[0]),
    .builder_soclinux_fullmemorywe_state(builder_soclinux_fullmemorywe_state[1:0]),
    .builder_soclinux_wishbone2csr_state(builder_soclinux_wishbone2csr_state[1:0]),
    .peripheralBridge_logic_io_input_rsp_valid(peripheralBridge_logic_io_input_rsp_valid),
    .soclinux_pbus_we(soclinux_pbus_we),
    .soclinux_pbus_cyc(soclinux_pbus_cyc),
    .when_BmbToWishbone_l29_5(when_BmbToWishbone_l29_5),
    .soclinux_pbus_adr(soclinux_pbus_adr[29:0]),
    .soclinux_pbus_dat_w(soclinux_pbus_dat_w[31:0]),
    .io_input_cmd_rData_fragment_mask(io_input_cmd_rData_fragment_mask[3:0]),
    .peripheralBridge_logic_io_input_rsp_payload_fragment_source(peripheralBridge_logic_io_input_rsp_payload_fragment_source[0]),
    .peripheralBridge_logic_io_input_rsp_payload_fragment_data(peripheralBridge_logic_io_input_rsp_payload_fragment_data[31:0]),
    .peripheralBridge_logic_io_input_rsp_payload_fragment_context(peripheralBridge_logic_io_input_rsp_payload_fragment_context[0])
);
  BmbArbiter peripheralBridge_bmb_arbiter (
    ._zz_when_Stream_l369_1(_zz_when_Stream_l369_1),
    .sys_clk(sys_clk),
    .systemCd_logic_outputReset(systemCd_logic_outputReset),
    .iArbiter_bmb_decoder_io_outputs_0_cmd_valid(iArbiter_bmb_decoder_io_outputs_0_cmd_valid),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rValid(dBusNonCoherent_bmb_cmd_s2mPipe_rValid),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_last(dBusNonCoherent_bmb_cmd_s2mPipe_rData_last),
    .iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_last),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_s2mPipe_payload_fragment_context_0_4),
    .toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN(toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN),
    ._zz_io_output_rsp_payload_fragment_source(_zz_io_output_rsp_payload_fragment_source[0]),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address[31:2]),
    .iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address(iArbiter_bmb_decoder_io_outputs_0_cmd_payload_fragment_address[31:6]),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_length[5:2]),
    .dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode(dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]),
    .peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid(peripheralBridge_bmb_arbiter_io_inputs_0_rsp_valid),
    .iArbiter_bmb_decoder_io_input_rsp_valid(iArbiter_bmb_decoder_io_input_rsp_valid),
    .maskLocked_0(maskLocked_0),
    .locked(locked),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_last(peripheralBridge_bmb_arbiter_io_output_cmd_payload_last),
    .locked_8(locked_8),
    .io_output_payload_fragment_context_0_6(io_output_payload_fragment_context_0_6),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_source[0]),
    ._zz_maskProposal_0_3(_zz_maskProposal_0_3[0]),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_address[31:2]),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_length[5:2]),
    .peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode(peripheralBridge_bmb_arbiter_io_output_cmd_payload_fragment_opcode[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc */
module sipeed_tang_primer_20k (
  btn_n0,
  btn_n1,
  btn_n2,
  btn_n3,
  btn_n4,
  clk27,
  ddram_a,
  ddram_ba,
  ddram_cas_n,
  ddram_cke,
  ddram_clk_n,
  ddram_clk_p,
  ddram_cs_n,
  ddram_dm,
  ddram_dq,
  ddram_dqs_n,
  ddram_dqs_p,
  ddram_odt,
  ddram_ras_n,
  ddram_reset_n,
  ddram_we_n,
  led0,
  led1,
  led2,
  led3,
  led4,
  led5,
  serial_rx,
  serial_tx,
  spisdcard_clk,
  spisdcard_cs_n,
  spisdcard_miso,
  spisdcard_mosi
)
;
input btn_n0;
input btn_n1;
input btn_n2;
input btn_n3;
input btn_n4;
input clk27;
output [13:0] ddram_a;
output [2:0] ddram_ba;
output ddram_cas_n;
output ddram_cke;
output ddram_clk_n;
output ddram_clk_p;
output ddram_cs_n;
output [1:0] ddram_dm;
inout [15:0] ddram_dq;
inout [1:0] ddram_dqs_n;
inout [1:0] ddram_dqs_p;
output ddram_odt;
output ddram_ras_n;
output ddram_reset_n;
output ddram_we_n;
output led0;
output led1;
output led2;
output led3;
output led4;
output led5;
input serial_rx;
output serial_tx;
output spisdcard_clk;
output spisdcard_cs_n;
input spisdcard_miso;
output spisdcard_mosi;
wire gw2ddrphy_dqs_i0;
wire gw2ddrphy_dq_i0;
wire gw2ddrphy_dq_i1;
wire gw2ddrphy_dq_i2;
wire gw2ddrphy_dq_i3;
wire gw2ddrphy_dq_i4;
wire gw2ddrphy_dq_i5;
wire gw2ddrphy_dq_i6;
wire gw2ddrphy_dq_i7;
wire gw2ddrphy_dqs_i1;
wire gw2ddrphy_dq_i8;
wire gw2ddrphy_dq_i9;
wire gw2ddrphy_dq_i10;
wire gw2ddrphy_dq_i11;
wire gw2ddrphy_dq_i12;
wire gw2ddrphy_dq_i13;
wire gw2ddrphy_dq_i14;
wire gw2ddrphy_dq_i15;
wire btn_n0_d;
wire btn_n1_d;
wire btn_n2_d;
wire btn_n3_d;
wire btn_n4_d;
wire clk27_d;
wire serial_rx_d;
wire spisdcard_miso_d;
wire builder_sync_f_array_muxed_20;
wire builder_sync_f_array_muxed_21;
wire builder_sync_f_array_muxed_22;
wire builder_sync_f_array_muxed_23;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n1250_3;
wire n1251_3;
wire n1252_3;
wire n1253_3;
wire n1254_3;
wire n1255_3;
wire n1256_3;
wire n1257_3;
wire n1258_3;
wire n1259_3;
wire n1260_3;
wire n1261_3;
wire n1262_3;
wire n1263_3;
wire n1264_3;
wire n1265_3;
wire n1266_3;
wire n1267_3;
wire n1268_3;
wire n1269_3;
wire n1270_3;
wire n1271_3;
wire n1272_3;
wire n1273_3;
wire n1274_3;
wire n1275_3;
wire n1276_3;
wire builder_done;
wire soclinux_sdram_bankmachine5_row_col_n_addr_sel;
wire n1495_3;
wire soclinux_sdram_bankmachine4_row_col_n_addr_sel;
wire soclinux_serial_tx_rs232phytx_next_value1;
wire soclinux_uart_tx_fifo_syncfifo_re;
wire soclinux_uart_tx_fifo_wrport_we;
wire soclinux_uart_tx_fifo_syncfifo_writable;
wire soclinux_uart_rx_fifo_syncfifo_re;
wire gw2ddrphy_dqs_re;
wire soclinux_sdram_master_p0_cas_n;
wire soclinux_sdram_master_p0_cs_n;
wire soclinux_sdram_master_p0_ras_n;
wire soclinux_sdram_master_p0_we_n;
wire soclinux_sdram_master_p1_cas_n;
wire soclinux_sdram_master_p1_cs_n;
wire soclinux_sdram_master_p1_ras_n;
wire soclinux_sdram_master_p1_we_n;
wire n4075_3;
wire soclinux_sdram_bankmachine0_syncfifo0_readable;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine1_wrport_we;
wire soclinux_sdram_bankmachine1_syncfifo1_readable;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine3_row_col_n_addr_sel;
wire soclinux_sdram_bankmachine2_wrport_we;
wire soclinux_sdram_bankmachine2_syncfifo2_readable;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine3_wrport_we;
wire soclinux_sdram_bankmachine3_syncfifo3_readable;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine4_wrport_we;
wire soclinux_sdram_bankmachine4_syncfifo4_readable;
wire soclinux_sdram_bankmachine4_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine5_wrport_we;
wire soclinux_sdram_bankmachine5_syncfifo5_readable;
wire soclinux_sdram_bankmachine5_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine2_row_col_n_addr_sel;
wire soclinux_sdram_bankmachine6_wrport_we;
wire soclinux_sdram_bankmachine6_syncfifo6_readable;
wire soclinux_sdram_bankmachine6_pipe_valid_sink_ready;
wire soclinux_sdram_bankmachine7_syncfifo7_readable;
wire soclinux_sdram_bankmachine7_pipe_valid_sink_ready;
wire soclinux_sdram_trrdcon_valid;
wire soclinux_sdram_bankmachine1_row_col_n_addr_sel;
wire led5_d;
wire led4_d;
wire led3_d;
wire led2_d;
wire led1_d;
wire led0_d;
wire leds_done;
wire soclinux_clk_rise;
wire soclinux_sdram_bankmachine0_row_col_n_addr_sel;
wire n25914_4;
wire builder_csr_bankarray_sel;
wire n13252_4;
wire n13256_5;
wire n13272_6;
wire n13275_4;
wire n25915_4;
wire n25916_4;
wire n25917_4;
wire n25918_4;
wire n13593_3;
wire n13597_3;
wire n13705_3;
wire n13873_3;
wire n13874_3;
wire n13875_3;
wire n13876_3;
wire n13877_3;
wire n13878_3;
wire n13879_3;
wire n13880_3;
wire n13881_3;
wire n13882_3;
wire n13883_3;
wire n13884_3;
wire n13885_3;
wire n13886_3;
wire n13887_3;
wire n13888_3;
wire n13889_3;
wire n13890_3;
wire n13891_3;
wire n13892_3;
wire n13893_3;
wire n13894_3;
wire n13895_3;
wire n13896_3;
wire n13897_3;
wire n13898_3;
wire n13899_3;
wire n13900_3;
wire n13901_3;
wire n13902_3;
wire n13903_3;
wire n13904_3;
wire n13939_3;
wire n13955_3;
wire n13961_3;
wire n13962_3;
wire n13963_3;
wire n13964_3;
wire n13965_3;
wire n13966_3;
wire n13967_3;
wire n13968_3;
wire n13969_3;
wire n13970_3;
wire n13971_3;
wire n13972_3;
wire n13973_3;
wire n13974_3;
wire n13975_3;
wire n13976_3;
wire n13977_3;
wire n13978_3;
wire n13979_3;
wire n13980_3;
wire n13981_3;
wire n13982_3;
wire n13983_3;
wire n13984_3;
wire n13985_3;
wire n13986_3;
wire n13987_3;
wire n13988_3;
wire n13989_3;
wire n13990_3;
wire n13991_3;
wire n13992_3;
wire n14007_3;
wire n14013_3;
wire n14014_3;
wire n14015_3;
wire n14016_3;
wire n14017_3;
wire n14018_3;
wire n14019_3;
wire n14020_3;
wire n14021_3;
wire n14022_3;
wire n14023_3;
wire n14024_3;
wire n14025_3;
wire n14026_3;
wire n14027_3;
wire n14028_3;
wire n14029_3;
wire n14030_3;
wire n14031_3;
wire n14032_3;
wire n14033_3;
wire n14034_3;
wire n14035_3;
wire n14036_3;
wire n14037_3;
wire n14038_3;
wire n14039_3;
wire n14040_3;
wire n14041_3;
wire n14042_3;
wire n14043_3;
wire n14044_3;
wire n14358_4;
wire n14373_4;
wire n14481_4;
wire n25992_3;
wire n25993_3;
wire n25994_3;
wire n26021_3;
wire n26022_3;
wire n26023_3;
wire n26050_3;
wire n26051_3;
wire n26052_3;
wire n26079_3;
wire n26080_3;
wire n26081_3;
wire n26108_3;
wire n26109_3;
wire n26110_3;
wire n26137_3;
wire n26138_3;
wire n26139_3;
wire n26166_3;
wire n26167_3;
wire n26168_3;
wire n26195_3;
wire n26196_3;
wire n26197_3;
wire n26318_4;
wire n26319_4;
wire n26320_3;
wire n16036_3;
wire builder_sync_rhs_array_muxed5_9;
wire n16213_3;
wire n26396_3;
wire n26412_3;
wire n26432_3;
wire n26433_3;
wire n26522_3;
wire n26523_3;
wire n26529_3;
wire n26536_3;
wire n26537_3;
wire n26539_3;
wire n26543_3;
wire n26544_3;
wire n26550_3;
wire n26551_3;
wire n26553_3;
wire n26557_3;
wire n26558_3;
wire n26560_3;
wire n26564_3;
wire n26565_3;
wire n26567_3;
wire n26571_3;
wire n26572_3;
wire n26574_3;
wire n26578_3;
wire n26581_3;
wire n26582_3;
wire n26634_3;
wire soclinux_sdram_bankmachine7_row_col_n_addr_sel;
wire n21444_3;
wire n21539_3;
wire soclinux_sdram_bankmachine6_row_col_n_addr_sel;
wire n22443_3;
wire n22845_3;
wire crg_reset1;
wire n21467_5;
wire builder_soclinux_bankmachine0_next_state_1_30;
wire builder_soclinux_bankmachine1_next_state_1_30;
wire builder_soclinux_bankmachine2_next_state_1_30;
wire builder_soclinux_bankmachine3_next_state_1_30;
wire builder_soclinux_bankmachine4_next_state_1_30;
wire builder_soclinux_bankmachine5_next_state_1_30;
wire builder_soclinux_bankmachine6_next_state_1_30;
wire builder_soclinux_bankmachine7_next_state_1_30;
wire builder_soclinux_multiplexer_next_state_1_45;
wire builder_soclinux_multiplexer_next_state_0_45;
wire n15789_62;
wire n15963_60;
wire n15963_62;
wire n18638_4;
wire n17220_4;
wire n17221_4;
wire n17959_4;
wire n17968_5;
wire n17927_4;
wire n17929_4;
wire n17930_4;
wire n17951_4;
wire n17952_4;
wire n18468_5;
wire n18502_4;
wire n18527_4;
wire n16360_4;
wire n16447_4;
wire n16459_4;
wire n16586_4;
wire n16848_4;
wire n17006_4;
wire n17142_4;
wire soclinux_rx_phase_31_9;
wire soclinux_tx_phase_28_9;
wire gw2ddrphy_counter_6_8;
wire soclinux_uart_tx_pending_8;
wire soclinux_uart_tx_fifo_readable_8;
wire soclinux_uart_tx_fifo_level0_4_8;
wire soclinux_uart_rx_fifo_readable_8;
wire soclinux_uart_rx_fifo_level0_4_8;
wire soclinux_sdram_sequencer_counter_6_8;
wire soclinux_sdram_bankmachine4_trccon_count_1_8;
wire soclinux_sdram_bankmachine4_trascon_count_1_8;
wire soclinux_sdram_bankmachine5_trccon_count_1_8;
wire soclinux_sdram_bankmachine5_trascon_count_1_8;
wire soclinux_sdram_bankmachine6_trccon_count_1_8;
wire soclinux_sdram_bankmachine6_trascon_count_1_8;
wire soclinux_sdram_bankmachine7_trccon_count_1_8;
wire soclinux_sdram_bankmachine7_trascon_count_1_8;
wire builder_soclinux_litedramwishbone2native_state_1_8;
wire builder_soclinux_litedramwishbone2native_next_state_1_19;
wire builder_soclinux_litedramwishbone2native_next_state_0_15;
wire n16358_9;
wire n16359_9;
wire n16523_14;
wire n16525_14;
wire n16527_14;
wire n16529_14;
wire n16531_14;
wire n16533_14;
wire n16535_14;
wire n16537_14;
wire n16539_14;
wire n16541_14;
wire n16543_14;
wire n16545_14;
wire n16547_14;
wire n16549_14;
wire n16551_14;
wire n16553_14;
wire n16555_14;
wire n16557_14;
wire n16559_14;
wire n16561_16;
wire n16563_16;
wire n16565_16;
wire n16567_16;
wire n16569_16;
wire n16571_18;
wire n16573_18;
wire n16575_18;
wire n16577_18;
wire n16579_19;
wire n16581_21;
wire n16583_21;
wire n16585_21;
wire n16817_9;
wire n16819_9;
wire n16821_9;
wire n16823_9;
wire n16825_9;
wire n16827_9;
wire n16829_9;
wire n16831_9;
wire n16833_11;
wire n16835_11;
wire n16837_11;
wire n16839_11;
wire n16841_11;
wire n16843_11;
wire n16846_13;
wire n16944_9;
wire n16946_9;
wire n16948_9;
wire n16950_9;
wire n16952_9;
wire n16954_9;
wire n16956_9;
wire n16958_9;
wire n16960_9;
wire n16962_9;
wire n16964_9;
wire n16966_9;
wire n16968_9;
wire n16970_9;
wire n16972_9;
wire n16974_9;
wire n16976_9;
wire n16978_9;
wire n16980_9;
wire n16982_9;
wire n16984_9;
wire n16986_9;
wire n16988_9;
wire n16990_9;
wire n16992_9;
wire n16994_9;
wire n16996_9;
wire n16998_9;
wire n17000_9;
wire n17002_9;
wire n17004_9;
wire n17005_14;
wire n17134_10;
wire n17135_16;
wire n16845_13;
wire builder_soclinux_adr_wishbone2csr_next_value_ce1;
wire n16299_10;
wire n16301_10;
wire n16303_10;
wire n16305_10;
wire n16307_10;
wire n16309_10;
wire n16311_10;
wire n16313_10;
wire n16315_10;
wire n16317_10;
wire n16319_10;
wire n16321_10;
wire n16323_10;
wire n16325_10;
wire n16327_10;
wire n16329_10;
wire n16331_10;
wire n16333_10;
wire n16335_10;
wire n16337_10;
wire n16339_10;
wire n16341_10;
wire n16343_10;
wire n16345_10;
wire n16347_10;
wire n16349_10;
wire n16351_10;
wire n16353_10;
wire n16355_10;
wire n16357_10;
wire n16444_10;
wire n16446_10;
wire tag_mem_113;
wire tag_mem_115;
wire \tag_mem_DOL_0_G[0]_2 ;
wire \tag_mem_DOL_1_G[0]_2 ;
wire \tag_mem_DOL_2_G[0]_2 ;
wire \tag_mem_DOL_3_G[0]_2 ;
wire \tag_mem_DOL_4_G[0]_2 ;
wire \tag_mem_DOL_5_G[0]_2 ;
wire \tag_mem_DOL_6_G[0]_2 ;
wire \tag_mem_DOL_7_G[0]_2 ;
wire \tag_mem_DOL_8_G[0]_2 ;
wire \tag_mem_DOL_9_G[0]_2 ;
wire \tag_mem_DOL_10_G[0]_2 ;
wire \tag_mem_DOL_11_G[0]_2 ;
wire \tag_mem_DOL_12_G[0]_2 ;
wire \tag_mem_DOL_13_G[0]_2 ;
wire \tag_mem_DOL_14_G[0]_2 ;
wire \tag_mem_DOL_15_G[0]_2 ;
wire \tag_mem_DOL_16_G[0]_2 ;
wire \tag_mem_DOL_17_G[0]_2 ;
wire \tag_mem_DOL_18_G[0]_2 ;
wire \tag_mem_DOL_19_G[0]_2 ;
wire \tag_mem_DOL_20_G[0]_2 ;
wire \tag_mem_DOL_21_G[0]_2 ;
wire \tag_mem_DOL_22_G[0]_2 ;
wire data_mem_grain10_39;
wire data_mem_grain10_41;
wire data_mem_grain11_39;
wire data_mem_grain11_41;
wire data_mem_grain12_39;
wire data_mem_grain12_41;
wire data_mem_grain13_39;
wire data_mem_grain13_41;
wire data_mem_grain14_39;
wire data_mem_grain14_41;
wire data_mem_grain15_39;
wire data_mem_grain15_41;
wire data_mem_grain0_39;
wire data_mem_grain0_41;
wire data_mem_grain1_39;
wire data_mem_grain1_41;
wire data_mem_grain2_39;
wire data_mem_grain2_41;
wire data_mem_grain3_39;
wire data_mem_grain3_41;
wire data_mem_grain4_39;
wire data_mem_grain4_41;
wire data_mem_grain5_39;
wire data_mem_grain5_41;
wire data_mem_grain6_39;
wire data_mem_grain6_41;
wire data_mem_grain7_39;
wire data_mem_grain7_41;
wire data_mem_grain8_39;
wire data_mem_grain8_41;
wire data_mem_grain9_39;
wire data_mem_grain9_41;
wire n13601_8;
wire n13600_8;
wire n13599_8;
wire n13652_8;
wire n13651_8;
wire builder_soclinux_multiplexer_state_3_8;
wire builder_soclinux_fullmemorywe_state_1_8;
wire builder_soclinux_bankmachine0_state_1_8;
wire builder_soclinux_bankmachine1_state_1_8;
wire builder_soclinux_bankmachine2_state_1_8;
wire builder_soclinux_bankmachine3_state_1_8;
wire builder_soclinux_bankmachine4_state_1_8;
wire builder_soclinux_bankmachine5_state_1_8;
wire builder_soclinux_bankmachine6_state_1_8;
wire builder_soclinux_bankmachine7_state_1_8;
wire soclinux_sdram_choose_cmd_grant_0_12;
wire soclinux_sdram_choose_req_grant_0_12;
wire n14494_5;
wire n14493_5;
wire n14492_5;
wire n14491_5;
wire n14490_5;
wire n14388_5;
wire n14387_5;
wire n14386_5;
wire n14385_5;
wire n14384_5;
wire n14383_5;
wire n13995_5;
wire n13994_5;
wire n13943_5;
wire n13942_5;
wire n13302_5;
wire n13301_5;
wire n13300_5;
wire n13299_5;
wire n13298_5;
wire n13297_5;
wire builder_sync_rhs_array_muxed13_10;
wire builder_sync_rhs_array_muxed8_0_10;
wire builder_sync_rhs_array_muxed8_1_10;
wire builder_sync_rhs_array_muxed8_2_10;
wire builder_sync_rhs_array_muxed8_3_10;
wire builder_sync_rhs_array_muxed8_4_10;
wire builder_sync_rhs_array_muxed8_5_10;
wire builder_sync_rhs_array_muxed8_6_10;
wire builder_sync_rhs_array_muxed8_7_10;
wire builder_sync_rhs_array_muxed8_8_10;
wire builder_sync_rhs_array_muxed8_9_10;
wire builder_sync_rhs_array_muxed8_11_10;
wire builder_sync_rhs_array_muxed8_12_10;
wire builder_sync_rhs_array_muxed7_0_10;
wire builder_sync_rhs_array_muxed7_1_10;
wire builder_sync_rhs_array_muxed7_2_11;
wire builder_sync_rhs_array_muxed1_0_10;
wire builder_sync_rhs_array_muxed1_1_10;
wire builder_sync_rhs_array_muxed1_2_10;
wire builder_sync_rhs_array_muxed1_3_10;
wire builder_sync_rhs_array_muxed1_4_10;
wire builder_sync_rhs_array_muxed1_5_10;
wire builder_sync_rhs_array_muxed1_6_10;
wire builder_sync_rhs_array_muxed1_7_10;
wire builder_sync_rhs_array_muxed1_8_10;
wire builder_sync_rhs_array_muxed1_9_10;
wire builder_sync_rhs_array_muxed1_11_10;
wire builder_sync_rhs_array_muxed1_12_10;
wire builder_sync_rhs_array_muxed0_0_10;
wire builder_sync_rhs_array_muxed0_1_10;
wire builder_sync_rhs_array_muxed0_2_10;
wire builder_soclinux_we_wishbone2csr_next_value2;
wire soclinux_miso_latch;
wire soclinux_tag_di_dirty;
wire n1490_5;
wire n1557_5;
wire n10174_5;
wire n10175_5;
wire n10176_5;
wire n10177_5;
wire n10178_5;
wire n10179_5;
wire n10180_5;
wire n10181_5;
wire n10182_5;
wire n10183_5;
wire n10184_5;
wire n10185_5;
wire n10186_5;
wire n10187_5;
wire builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re;
wire builder_csr_bankarray_csrbank5_control0_re;
wire builder_csr_bankarray_csrbank5_mosi0_re;
wire builder_csr_bankarray_csrbank5_cs0_re;
wire builder_csr_bankarray_csrbank5_clk_divider0_re;
wire n15639_7;
wire n15640_6;
wire n15662_7;
wire n15704_7;
wire n15724_6;
wire n15746_7;
wire n15788_7;
wire n15813_7;
wire n15836_7;
wire n15877_7;
wire n15878_7;
wire n15898_6;
wire n15920_7;
wire n15961_7;
wire n15962_7;
wire soclinux_interface_we;
wire builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38;
wire n15614_6;
wire n15599_6;
wire n15598_6;
wire n15597_6;
wire n16200_5;
wire n16199_5;
wire n16198_5;
wire n16006_5;
wire n15582_5;
wire n15569_5;
wire n15554_5;
wire n15447_5;
wire n15434_5;
wire n15419_5;
wire n15312_5;
wire n15299_5;
wire n15284_5;
wire n15177_5;
wire n15164_5;
wire n15149_5;
wire n15014_5;
wire n14879_5;
wire n14745_5;
wire n14744_5;
wire n14609_5;
wire soclinux_sdram_master_p0_odt;
wire soclinux_sdram_master_p0_cke;
wire soclinux_sdram_master_p0_reset_n;
wire n14470_5;
wire n15682_6;
wire n15683_6;
wire n15723_7;
wire n15725_6;
wire n15766_6;
wire n15767_6;
wire n15815_6;
wire n15857_6;
wire n15897_7;
wire n15899_6;
wire n15919_6;
wire n15940_6;
wire n15941_6;
wire n13599_10;
wire n13650_8;
wire builder_soclinux_bankmachine0_state_0_10;
wire builder_soclinux_bankmachine1_state_0_10;
wire builder_soclinux_bankmachine2_state_0_10;
wire builder_soclinux_bankmachine3_state_0_10;
wire builder_soclinux_bankmachine4_state_0_10;
wire builder_soclinux_bankmachine5_state_0_10;
wire builder_soclinux_bankmachine6_state_0_10;
wire builder_soclinux_bankmachine7_state_0_10;
wire n14572_4;
wire n14707_4;
wire n14842_4;
wire n14977_4;
wire n15113_4;
wire n15112_4;
wire n15111_4;
wire n15247_4;
wire n15383_4;
wire n15382_4;
wire n15381_4;
wire n15517_4;
wire n13713_4;
wire n13712_4;
wire n13711_4;
wire n13722_4;
wire n13721_4;
wire n13720_4;
wire n13763_4;
wire n13762_4;
wire n13761_4;
wire n13772_4;
wire n13771_4;
wire n13770_4;
wire n14539_4;
wire n14538_4;
wire n14545_4;
wire n14674_4;
wire n14673_4;
wire n14680_4;
wire n14809_4;
wire n14808_4;
wire n14816_4;
wire n14815_4;
wire n14944_4;
wire n14943_4;
wire n14950_4;
wire n15079_4;
wire n15078_4;
wire n15086_4;
wire n15085_4;
wire n15214_4;
wire n15213_4;
wire n15221_4;
wire n15220_4;
wire n15349_4;
wire n15348_4;
wire n15356_4;
wire n15355_4;
wire n15484_4;
wire n15483_4;
wire n15490_4;
wire builder_slave_sel_0_9;
wire builder_slave_sel_0_10;
wire builder_slave_sel_1_8;
wire builder_slave_sel_2_4;
wire builder_slave_sel_3_5;
wire builder_slave_sel_4_5;
wire n1245_4;
wire n1245_5;
wire n1245_6;
wire n1246_4;
wire n1246_5;
wire n1247_4;
wire n1247_5;
wire n1247_6;
wire n1247_7;
wire n1248_4;
wire n1248_5;
wire n1248_6;
wire n1249_4;
wire n1249_5;
wire n1249_6;
wire n1250_4;
wire n1250_5;
wire n1251_4;
wire n1251_5;
wire n1252_4;
wire n1252_5;
wire n1252_6;
wire n1253_4;
wire n1253_5;
wire n1254_4;
wire n1254_5;
wire n1255_4;
wire n1255_5;
wire n1256_4;
wire n1256_5;
wire n1257_4;
wire n1257_5;
wire n1258_4;
wire n1258_5;
wire n1259_4;
wire n1259_5;
wire n1260_4;
wire n1260_5;
wire n1261_4;
wire n1261_5;
wire n1262_4;
wire n1262_5;
wire n1262_6;
wire n1263_4;
wire n1263_5;
wire n1263_6;
wire n1264_4;
wire n1264_5;
wire n1264_6;
wire n1265_4;
wire n1265_5;
wire n1265_6;
wire n1266_4;
wire n1266_5;
wire n1266_6;
wire n1267_4;
wire n1267_5;
wire n1267_6;
wire n1268_4;
wire n1268_5;
wire n1268_6;
wire n1269_4;
wire n1269_5;
wire n1269_6;
wire n1270_4;
wire n1270_5;
wire n1270_6;
wire n1271_4;
wire n1271_5;
wire n1271_6;
wire n1272_4;
wire n1272_5;
wire n1272_6;
wire n1273_4;
wire n1273_5;
wire n1273_6;
wire n1274_4;
wire n1274_5;
wire n1274_6;
wire n1275_4;
wire n1275_5;
wire n1275_6;
wire n1276_4;
wire n1276_5;
wire n1276_6;
wire builder_done_4;
wire builder_done_5;
wire n1504_4;
wire n1579_4;
wire soclinux_uart_tx_fifo_syncfifo_re_4;
wire soclinux_uart_rx_fifo_syncfifo_re_4;
wire soclinux_uart_rx_fifo_syncfifo_re_5;
wire soclinux_uart_rx_fifo_wrport_we_4;
wire soclinux_timer_zero_trigger_4;
wire soclinux_sdram_master_p0_cs_n_4;
wire soclinux_sdram_master_p1_cs_n_4;
wire soclinux_sdram_master_p1_wrdata_63_4;
wire soclinux_sdram_master_p1_wrdata_62_4;
wire soclinux_sdram_master_p1_wrdata_61_4;
wire soclinux_sdram_master_p1_wrdata_60_4;
wire soclinux_sdram_master_p1_wrdata_59_4;
wire soclinux_sdram_master_p1_wrdata_58_4;
wire soclinux_sdram_master_p1_wrdata_57_4;
wire soclinux_sdram_master_p1_wrdata_56_4;
wire soclinux_sdram_master_p1_wrdata_55_4;
wire soclinux_sdram_master_p1_wrdata_54_4;
wire soclinux_sdram_master_p1_wrdata_53_4;
wire soclinux_sdram_master_p1_wrdata_52_4;
wire soclinux_sdram_master_p1_wrdata_51_4;
wire soclinux_sdram_master_p1_wrdata_50_4;
wire soclinux_sdram_master_p1_wrdata_49_4;
wire soclinux_sdram_master_p1_wrdata_48_4;
wire soclinux_sdram_master_p1_wrdata_47_4;
wire soclinux_sdram_master_p1_wrdata_46_4;
wire soclinux_sdram_master_p1_wrdata_45_4;
wire soclinux_sdram_master_p1_wrdata_44_4;
wire soclinux_sdram_master_p1_wrdata_43_4;
wire soclinux_sdram_master_p1_wrdata_42_4;
wire soclinux_sdram_master_p1_wrdata_41_4;
wire soclinux_sdram_master_p1_wrdata_40_4;
wire soclinux_sdram_master_p1_wrdata_39_4;
wire soclinux_sdram_master_p1_wrdata_38_4;
wire soclinux_sdram_master_p1_wrdata_37_4;
wire soclinux_sdram_master_p1_wrdata_36_4;
wire soclinux_sdram_master_p1_wrdata_35_4;
wire soclinux_sdram_master_p1_wrdata_34_4;
wire soclinux_sdram_master_p1_wrdata_33_4;
wire soclinux_sdram_master_p1_wrdata_32_4;
wire soclinux_sdram_master_p1_wrdata_31_4;
wire soclinux_sdram_master_p1_wrdata_30_4;
wire soclinux_sdram_master_p1_wrdata_29_4;
wire soclinux_sdram_master_p1_wrdata_28_4;
wire soclinux_sdram_master_p1_wrdata_27_4;
wire soclinux_sdram_master_p1_wrdata_26_4;
wire soclinux_sdram_master_p1_wrdata_25_4;
wire soclinux_sdram_master_p1_wrdata_24_4;
wire soclinux_sdram_master_p1_wrdata_23_4;
wire soclinux_sdram_master_p1_wrdata_22_4;
wire soclinux_sdram_master_p1_wrdata_21_4;
wire soclinux_sdram_master_p1_wrdata_20_4;
wire soclinux_sdram_master_p1_wrdata_19_4;
wire soclinux_sdram_master_p1_wrdata_18_4;
wire soclinux_sdram_master_p1_wrdata_17_4;
wire soclinux_sdram_master_p1_wrdata_16_4;
wire soclinux_sdram_master_p1_wrdata_15_4;
wire soclinux_sdram_master_p1_wrdata_14_4;
wire soclinux_sdram_master_p1_wrdata_13_4;
wire soclinux_sdram_master_p1_wrdata_12_4;
wire soclinux_sdram_master_p1_wrdata_11_4;
wire soclinux_sdram_master_p1_wrdata_10_4;
wire soclinux_sdram_master_p1_wrdata_9_4;
wire soclinux_sdram_master_p1_wrdata_8_4;
wire soclinux_sdram_master_p1_wrdata_7_4;
wire soclinux_sdram_master_p1_wrdata_6_4;
wire soclinux_sdram_master_p1_wrdata_5_4;
wire soclinux_sdram_master_p1_wrdata_4_4;
wire soclinux_sdram_master_p1_wrdata_3_4;
wire soclinux_sdram_master_p1_wrdata_2_4;
wire soclinux_sdram_master_p1_wrdata_1_4;
wire soclinux_sdram_master_p1_wrdata_0_4;
wire n4075_4;
wire soclinux_sdram_bankmachine0_wrport_we_4;
wire soclinux_sdram_bankmachine0_wrport_we_5;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6;
wire soclinux_sdram_bankmachine2_wrport_we_5;
wire soclinux_sdram_bankmachine2_wrport_we_6;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5;
wire soclinux_sdram_bankmachine3_wrport_we_4;
wire soclinux_sdram_bankmachine3_wrport_we_5;
wire soclinux_sdram_bankmachine3_wrport_we_6;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6;
wire soclinux_sdram_bankmachine4_wrport_we_4;
wire soclinux_sdram_bankmachine4_wrport_we_5;
wire soclinux_sdram_bankmachine4_wrport_we_6;
wire soclinux_sdram_bankmachine5_wrport_we_4;
wire soclinux_sdram_bankmachine6_wrport_we_6;
wire soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5;
wire soclinux_sdram_bankmachine7_wrport_we_4;
wire soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6;
wire leds_done_4;
wire leds_done_5;
wire soclinux_clk_rise_4;
wire soclinux_clk_rise_5;
wire soclinux_clk_rise_6;
wire soclinux_clk_rise_7;
wire n10150_4;
wire n25914_5;
wire n26355_5;
wire n26355_6;
wire n13252_5;
wire n13275_5;
wire n25926_4;
wire n25926_5;
wire n13873_4;
wire n13874_4;
wire n13875_4;
wire n13875_5;
wire n13876_4;
wire n13877_4;
wire n13878_4;
wire n13879_4;
wire n13880_4;
wire n13881_4;
wire n13882_4;
wire n13883_4;
wire n13884_4;
wire n13885_4;
wire n13886_4;
wire n13887_4;
wire n13888_4;
wire n13889_4;
wire n13890_4;
wire n13891_4;
wire n13892_4;
wire n13893_4;
wire n13894_4;
wire n13895_4;
wire n13896_4;
wire n13897_4;
wire n13898_4;
wire n13899_4;
wire n13900_4;
wire n13901_4;
wire n13902_4;
wire n13902_5;
wire n13903_4;
wire n13904_4;
wire n13961_4;
wire n13962_4;
wire n13963_4;
wire n13964_4;
wire n13965_4;
wire n13966_4;
wire n13967_4;
wire n13968_4;
wire n13969_4;
wire n13970_4;
wire n13971_4;
wire n13972_4;
wire n13973_4;
wire n13974_4;
wire n13975_4;
wire n13976_4;
wire n13977_4;
wire n13978_4;
wire n13979_4;
wire n13980_4;
wire n13981_4;
wire n13982_4;
wire n13983_4;
wire n13984_4;
wire n13985_4;
wire n13986_4;
wire n13987_4;
wire n13988_4;
wire n13989_4;
wire n13990_4;
wire n13991_4;
wire n13992_4;
wire n14013_4;
wire n14014_4;
wire n14015_4;
wire n14016_4;
wire n14017_4;
wire n14018_4;
wire n14019_4;
wire n14020_4;
wire n14021_4;
wire n14022_4;
wire n14023_4;
wire n14024_4;
wire n14025_4;
wire n14026_4;
wire n14027_4;
wire n14028_4;
wire n14029_4;
wire n14030_4;
wire n14031_4;
wire n14032_4;
wire n14033_4;
wire n14034_4;
wire n14035_4;
wire n14036_4;
wire n14037_4;
wire n14038_4;
wire n14039_4;
wire n14040_4;
wire n14041_4;
wire n14042_4;
wire n14043_4;
wire n14044_4;
wire n14189_4;
wire n14190_4;
wire n14358_5;
wire n14481_5;
wire n16036_4;
wire n16036_5;
wire n16036_6;
wire n16036_7;
wire n16059_4;
wire n16059_5;
wire n26433_4;
wire n26523_4;
wire n26537_4;
wire n26539_4;
wire n26544_4;
wire n26551_4;
wire n26565_4;
wire n26572_4;
wire crg_reset1_6;
wire crg_reset1_7;
wire crg_reset1_8;
wire crg_reset1_9;
wire gw2ddrphy_bitslip0_o_3_9;
wire gw2ddrphy_bitslip0_o_2_9;
wire gw2ddrphy_bitslip0_o_1_9;
wire gw2ddrphy_bitslip0_o_0_9;
wire gw2ddrphy_bitslip1_o_3_9;
wire gw2ddrphy_bitslip1_o_2_9;
wire gw2ddrphy_bitslip1_o_1_9;
wire gw2ddrphy_bitslip1_o_0_9;
wire gw2ddrphy_bitslip2_o_3_9;
wire gw2ddrphy_bitslip2_o_2_9;
wire gw2ddrphy_bitslip2_o_1_9;
wire gw2ddrphy_bitslip2_o_0_9;
wire gw2ddrphy_bitslip3_o_3_9;
wire gw2ddrphy_bitslip3_o_2_9;
wire gw2ddrphy_bitslip3_o_1_9;
wire gw2ddrphy_bitslip3_o_0_9;
wire gw2ddrphy_bitslip4_o_3_9;
wire gw2ddrphy_bitslip4_o_2_9;
wire gw2ddrphy_bitslip4_o_1_9;
wire gw2ddrphy_bitslip4_o_0_9;
wire gw2ddrphy_bitslip5_o_3_9;
wire gw2ddrphy_bitslip5_o_2_9;
wire gw2ddrphy_bitslip5_o_1_9;
wire gw2ddrphy_bitslip5_o_0_9;
wire gw2ddrphy_bitslip6_o_3_9;
wire gw2ddrphy_bitslip6_o_2_9;
wire gw2ddrphy_bitslip6_o_1_9;
wire gw2ddrphy_bitslip6_o_0_9;
wire gw2ddrphy_bitslip7_o_3_9;
wire gw2ddrphy_bitslip7_o_2_9;
wire gw2ddrphy_bitslip7_o_1_9;
wire gw2ddrphy_bitslip7_o_0_9;
wire gw2ddrphy_bitslip8_o_3_9;
wire gw2ddrphy_bitslip8_o_2_9;
wire gw2ddrphy_bitslip8_o_1_9;
wire gw2ddrphy_bitslip8_o_0_9;
wire gw2ddrphy_bitslip9_o_3_9;
wire gw2ddrphy_bitslip9_o_2_9;
wire gw2ddrphy_bitslip9_o_1_9;
wire gw2ddrphy_bitslip9_o_0_9;
wire gw2ddrphy_bitslip10_o_3_9;
wire gw2ddrphy_bitslip10_o_2_9;
wire gw2ddrphy_bitslip10_o_1_9;
wire gw2ddrphy_bitslip10_o_0_9;
wire gw2ddrphy_bitslip11_o_3_9;
wire gw2ddrphy_bitslip11_o_2_9;
wire gw2ddrphy_bitslip11_o_1_9;
wire gw2ddrphy_bitslip11_o_0_9;
wire gw2ddrphy_bitslip12_o_3_9;
wire gw2ddrphy_bitslip12_o_2_9;
wire gw2ddrphy_bitslip12_o_1_9;
wire gw2ddrphy_bitslip12_o_0_9;
wire gw2ddrphy_bitslip13_o_3_9;
wire gw2ddrphy_bitslip13_o_2_9;
wire gw2ddrphy_bitslip13_o_1_9;
wire gw2ddrphy_bitslip13_o_0_9;
wire gw2ddrphy_bitslip14_o_3_9;
wire gw2ddrphy_bitslip14_o_2_9;
wire gw2ddrphy_bitslip14_o_1_9;
wire gw2ddrphy_bitslip14_o_0_9;
wire gw2ddrphy_bitslip15_o_3_9;
wire gw2ddrphy_bitslip15_o_2_9;
wire gw2ddrphy_bitslip15_o_1_9;
wire gw2ddrphy_bitslip15_o_0_9;
wire builder_soclinux_refresher_next_state_1_13;
wire builder_soclinux_bankmachine0_next_state_2_33;
wire builder_soclinux_bankmachine0_next_state_2_34;
wire builder_soclinux_bankmachine0_next_state_2_35;
wire builder_soclinux_bankmachine0_next_state_1_31;
wire builder_soclinux_bankmachine0_next_state_1_32;
wire builder_soclinux_bankmachine0_next_state_0_30;
wire builder_soclinux_bankmachine1_next_state_2_33;
wire builder_soclinux_bankmachine1_next_state_2_34;
wire builder_soclinux_bankmachine1_next_state_1_31;
wire builder_soclinux_bankmachine1_next_state_1_32;
wire builder_soclinux_bankmachine1_next_state_1_33;
wire builder_soclinux_bankmachine1_next_state_0_30;
wire builder_soclinux_bankmachine2_next_state_2_33;
wire builder_soclinux_bankmachine2_next_state_2_34;
wire builder_soclinux_bankmachine2_next_state_2_35;
wire builder_soclinux_bankmachine2_next_state_1_31;
wire builder_soclinux_bankmachine2_next_state_0_30;
wire builder_soclinux_bankmachine3_next_state_2_33;
wire builder_soclinux_bankmachine3_next_state_2_34;
wire builder_soclinux_bankmachine3_next_state_2_35;
wire builder_soclinux_bankmachine3_next_state_1_31;
wire builder_soclinux_bankmachine3_next_state_1_32;
wire builder_soclinux_bankmachine3_next_state_0_30;
wire builder_soclinux_bankmachine4_next_state_2_33;
wire builder_soclinux_bankmachine4_next_state_2_34;
wire builder_soclinux_bankmachine4_next_state_1_31;
wire builder_soclinux_bankmachine4_next_state_1_32;
wire builder_soclinux_bankmachine4_next_state_0_30;
wire builder_soclinux_bankmachine5_next_state_2_33;
wire builder_soclinux_bankmachine5_next_state_2_34;
wire builder_soclinux_bankmachine5_next_state_1_31;
wire builder_soclinux_bankmachine5_next_state_0_30;
wire builder_soclinux_bankmachine6_next_state_2_33;
wire builder_soclinux_bankmachine6_next_state_2_34;
wire builder_soclinux_bankmachine6_next_state_2_35;
wire builder_soclinux_bankmachine6_next_state_1_31;
wire builder_soclinux_bankmachine6_next_state_1_32;
wire builder_soclinux_bankmachine6_next_state_0_30;
wire builder_soclinux_bankmachine7_next_state_2_34;
wire builder_soclinux_bankmachine7_next_state_2_35;
wire builder_soclinux_bankmachine7_next_state_1_31;
wire builder_soclinux_bankmachine7_next_state_1_32;
wire builder_soclinux_bankmachine7_next_state_0_30;
wire builder_soclinux_multiplexer_next_state_3_47;
wire builder_soclinux_multiplexer_next_state_3_48;
wire builder_soclinux_multiplexer_next_state_1_46;
wire builder_soclinux_multiplexer_next_state_1_47;
wire builder_soclinux_multiplexer_next_state_0_46;
wire builder_sync_rhs_array_muxed1_10_10;
wire builder_sync_rhs_array_muxed1_10_11;
wire builder_sync_rhs_array_muxed8_10_10;
wire builder_sync_rhs_array_muxed8_10_11;
wire builder_sync_rhs_array_muxed8_10_12;
wire builder_sync_rhs_array_muxed8_10_13;
wire n15789_63;
wire n15789_64;
wire n15789_65;
wire n15789_66;
wire n15963_63;
wire n15963_64;
wire n15963_65;
wire n17959_5;
wire n17927_5;
wire n17929_5;
wire n17930_5;
wire n17930_6;
wire n17951_5;
wire n18527_5;
wire n16287_5;
wire n16287_6;
wire soclinux_rx_phase_31_10;
wire gw2ddrphy_counter_6_9;
wire gw2ddrphy_burstdet_seen_status_1_9;
wire gw2ddrphy_burstdet_seen_status_1_10;
wire soclinux_sdram_zqcs_executer_counter_5_10;
wire soclinux_sdram_bankmachine1_level_3_9;
wire soclinux_sdram_time0_4_9;
wire builder_soclinux_litedramwishbone2native_state_1_9;
wire builder_soclinux_litedramwishbone2native_state_1_10;
wire n16358_10;
wire n16359_10;
wire n16523_15;
wire n16523_16;
wire n16523_17;
wire n16523_18;
wire n16525_15;
wire n16525_16;
wire n16525_17;
wire n16525_18;
wire n16527_15;
wire n16527_16;
wire n16527_17;
wire n16527_18;
wire n16529_15;
wire n16529_16;
wire n16529_17;
wire n16529_18;
wire n16531_15;
wire n16531_16;
wire n16531_17;
wire n16531_18;
wire n16533_15;
wire n16533_16;
wire n16533_17;
wire n16533_18;
wire n16535_15;
wire n16535_16;
wire n16535_17;
wire n16535_18;
wire n16537_15;
wire n16537_16;
wire n16537_17;
wire n16537_18;
wire n16539_15;
wire n16539_16;
wire n16539_17;
wire n16539_18;
wire n16541_15;
wire n16541_16;
wire n16541_17;
wire n16541_18;
wire n16543_15;
wire n16543_16;
wire n16543_17;
wire n16545_15;
wire n16545_16;
wire n16545_17;
wire n16545_18;
wire n16547_15;
wire n16547_16;
wire n16549_15;
wire n16549_16;
wire n16549_17;
wire n16549_18;
wire n16551_15;
wire n16551_16;
wire n16551_17;
wire n16551_18;
wire n16553_15;
wire n16553_16;
wire n16553_17;
wire n16553_18;
wire n16555_15;
wire n16555_16;
wire n16555_17;
wire n16555_18;
wire n16557_15;
wire n16557_16;
wire n16557_17;
wire n16557_18;
wire n16559_15;
wire n16559_16;
wire n16559_17;
wire n16559_18;
wire n16561_18;
wire n16561_19;
wire n16563_17;
wire n16563_18;
wire n16563_19;
wire n16565_17;
wire n16565_18;
wire n16567_17;
wire n16567_18;
wire n16569_17;
wire n16569_18;
wire n16571_19;
wire n16571_20;
wire n16573_19;
wire n16573_20;
wire n16575_19;
wire n16575_20;
wire n16577_20;
wire n16577_21;
wire n16579_20;
wire n16579_21;
wire n16581_22;
wire n16581_23;
wire n16581_24;
wire n16581_25;
wire n16583_22;
wire n16583_23;
wire n16583_24;
wire n16583_25;
wire n16585_22;
wire n16585_23;
wire n16585_24;
wire n16585_25;
wire n16817_10;
wire n16819_10;
wire n16821_10;
wire n16823_10;
wire n16825_10;
wire n16827_10;
wire n16829_10;
wire n16831_10;
wire n16833_12;
wire n16833_13;
wire n16835_12;
wire n16835_13;
wire n16837_12;
wire n16837_13;
wire n16839_12;
wire n16839_13;
wire n16841_12;
wire n16841_13;
wire n16843_12;
wire n16843_13;
wire n16846_14;
wire n16846_15;
wire n16846_16;
wire n16846_17;
wire n16944_10;
wire n16946_10;
wire n16948_10;
wire n16950_10;
wire n16952_10;
wire n16954_10;
wire n16956_10;
wire n16958_10;
wire n16960_10;
wire n16962_10;
wire n16964_10;
wire n16966_10;
wire n16968_10;
wire n16970_10;
wire n16972_10;
wire n16974_10;
wire n16976_10;
wire n16978_10;
wire n16980_10;
wire n16982_10;
wire n16984_10;
wire n16986_10;
wire n16988_10;
wire n16990_10;
wire n16992_10;
wire n16994_10;
wire n16996_10;
wire n16998_10;
wire n17000_10;
wire n17002_10;
wire n17004_10;
wire n17005_15;
wire n17005_16;
wire n17134_11;
wire n17135_18;
wire n17135_19;
wire n17135_20;
wire n16845_14;
wire n16845_15;
wire tag_mem_116;
wire builder_soclinux_multiplexer_next_state_2_58;
wire builder_soclinux_multiplexer_next_state_2_59;
wire builder_soclinux_multiplexer_next_state_2_60;
wire builder_soclinux_multiplexer_state_3_9;
wire builder_soclinux_multiplexer_state_3_10;
wire builder_soclinux_fullmemorywe_state_1_9;
wire builder_soclinux_fullmemorywe_state_1_10;
wire builder_soclinux_bankmachine0_state_2_10;
wire builder_soclinux_bankmachine0_state_2_11;
wire builder_soclinux_bankmachine1_state_2_10;
wire builder_soclinux_bankmachine1_state_2_11;
wire builder_soclinux_bankmachine2_state_2_10;
wire builder_soclinux_bankmachine2_state_2_11;
wire builder_soclinux_bankmachine3_state_2_10;
wire builder_soclinux_bankmachine3_state_2_11;
wire builder_soclinux_bankmachine4_state_2_10;
wire builder_soclinux_bankmachine4_state_2_11;
wire builder_soclinux_bankmachine5_state_2_10;
wire builder_soclinux_bankmachine5_state_2_11;
wire builder_soclinux_bankmachine6_state_2_10;
wire builder_soclinux_bankmachine6_state_2_11;
wire builder_soclinux_bankmachine7_state_2_10;
wire builder_soclinux_bankmachine7_state_2_11;
wire soclinux_sdram_choose_cmd_grant_2_14;
wire soclinux_sdram_choose_cmd_grant_2_15;
wire soclinux_sdram_choose_cmd_grant_2_16;
wire soclinux_sdram_choose_req_grant_2_14;
wire soclinux_sdram_choose_req_grant_2_15;
wire soclinux_sdram_choose_req_grant_2_16;
wire soclinux_sdram_choose_req_grant_2_17;
wire n16170_6;
wire n14491_6;
wire n14385_6;
wire n13994_6;
wire n13942_6;
wire n13299_6;
wire builder_sync_rhs_array_muxed13_11;
wire builder_sync_rhs_array_muxed13_12;
wire builder_sync_rhs_array_muxed13_13;
wire builder_sync_rhs_array_muxed13_14;
wire builder_sync_rhs_array_muxed8_0_11;
wire builder_sync_rhs_array_muxed8_0_12;
wire builder_sync_rhs_array_muxed8_1_11;
wire builder_sync_rhs_array_muxed8_1_12;
wire builder_sync_rhs_array_muxed8_2_11;
wire builder_sync_rhs_array_muxed8_2_12;
wire builder_sync_rhs_array_muxed8_3_11;
wire builder_sync_rhs_array_muxed8_3_12;
wire builder_sync_rhs_array_muxed8_4_11;
wire builder_sync_rhs_array_muxed8_4_12;
wire builder_sync_rhs_array_muxed8_5_11;
wire builder_sync_rhs_array_muxed8_5_12;
wire builder_sync_rhs_array_muxed8_6_11;
wire builder_sync_rhs_array_muxed8_6_12;
wire builder_sync_rhs_array_muxed8_7_11;
wire builder_sync_rhs_array_muxed8_7_12;
wire builder_sync_rhs_array_muxed8_8_11;
wire builder_sync_rhs_array_muxed8_8_12;
wire builder_sync_rhs_array_muxed8_9_11;
wire builder_sync_rhs_array_muxed8_9_12;
wire builder_sync_rhs_array_muxed8_11_11;
wire builder_sync_rhs_array_muxed8_11_12;
wire builder_sync_rhs_array_muxed8_12_11;
wire builder_sync_rhs_array_muxed8_12_12;
wire builder_soclinux_we_wishbone2csr_next_value2_7;
wire soclinux_count_spimaster_next_value_2_13;
wire n1489_6;
wire n1556_6;
wire builder_csr_bankarray_csrbank4_dfii_control0_re_6;
wire builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_6;
wire builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_6;
wire n15639_8;
wire n15662_8;
wire n15662_9;
wire n15703_8;
wire n15704_9;
wire n15724_7;
wire n15746_8;
wire n15788_9;
wire n15836_8;
wire n15836_9;
wire n15877_8;
wire n15898_7;
wire n15898_8;
wire n15920_9;
wire n15920_10;
wire builder_soclinux_fullmemorywe_next_state_0_16;
wire n15613_7;
wire n15597_7;
wire n15582_6;
wire n15569_6;
wire n15447_6;
wire n15434_6;
wire n15312_6;
wire n15299_6;
wire n15177_6;
wire n15164_6;
wire n15745_7;
wire builder_soclinux_bankmachine4_state_0_11;
wire builder_soclinux_bankmachine5_state_0_11;
wire builder_soclinux_bankmachine6_state_0_11;
wire builder_soclinux_bankmachine7_state_0_11;
wire n14571_5;
wire n14706_5;
wire n14841_5;
wire n14976_5;
wire n15111_5;
wire n15246_5;
wire n15381_5;
wire n15516_5;
wire builder_slave_sel_0_11;
wire builder_slave_sel_1_9;
wire n1245_7;
wire n1245_8;
wire n1245_9;
wire n1245_10;
wire n1245_11;
wire n1246_6;
wire n1246_7;
wire n1246_8;
wire n1246_9;
wire n1246_10;
wire n1246_11;
wire n1246_12;
wire n1247_8;
wire n1247_9;
wire n1247_10;
wire n1248_7;
wire n1248_8;
wire n1248_9;
wire n1248_10;
wire n1248_11;
wire n1249_7;
wire n1249_8;
wire n1249_9;
wire n1249_10;
wire n1249_11;
wire n1249_12;
wire n1250_6;
wire n1250_7;
wire n1250_8;
wire n1250_9;
wire n1250_10;
wire n1250_11;
wire n1251_6;
wire n1251_7;
wire n1251_8;
wire n1251_9;
wire n1251_10;
wire n1251_11;
wire n1252_7;
wire n1252_8;
wire n1252_9;
wire n1253_6;
wire n1253_7;
wire n1253_8;
wire n1253_9;
wire n1254_6;
wire n1254_7;
wire n1254_8;
wire n1254_9;
wire n1255_6;
wire n1255_7;
wire n1255_8;
wire n1255_9;
wire n1256_6;
wire n1256_7;
wire n1256_8;
wire n1256_9;
wire n1257_6;
wire n1257_7;
wire n1257_8;
wire n1257_9;
wire n1258_6;
wire n1258_7;
wire n1258_8;
wire n1258_9;
wire n1259_6;
wire n1259_7;
wire n1259_8;
wire n1259_9;
wire n1260_6;
wire n1260_7;
wire n1260_8;
wire n1260_9;
wire n1261_6;
wire n1261_7;
wire n1261_8;
wire n1261_9;
wire n1262_7;
wire n1262_8;
wire n1262_9;
wire n1263_7;
wire n1263_8;
wire n1263_9;
wire n1264_7;
wire n1264_8;
wire n1264_9;
wire n1265_7;
wire n1265_8;
wire n1265_9;
wire n1266_7;
wire n1266_8;
wire n1266_9;
wire n1267_7;
wire n1267_8;
wire n1267_9;
wire n1268_7;
wire n1268_8;
wire n1268_9;
wire n1269_7;
wire n1269_8;
wire n1269_9;
wire n1270_7;
wire n1270_8;
wire n1270_9;
wire n1271_7;
wire n1271_8;
wire n1271_9;
wire n1272_7;
wire n1272_8;
wire n1272_9;
wire n1273_7;
wire n1273_8;
wire n1273_9;
wire n1274_7;
wire n1274_8;
wire n1274_9;
wire n1275_7;
wire n1275_8;
wire n1275_9;
wire n1276_7;
wire n1276_8;
wire n1276_9;
wire builder_done_6;
wire builder_done_7;
wire builder_done_8;
wire builder_done_9;
wire n1504_5;
wire n1579_5;
wire soclinux_uart_tx_fifo_wrport_we_5;
wire soclinux_uart_tx_fifo_wrport_we_6;
wire soclinux_uart_tx_fifo_wrport_we_7;
wire soclinux_timer_zero_trigger_5;
wire soclinux_timer_zero_trigger_6;
wire soclinux_sdram_bankmachine0_wrport_we_7;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_9;
wire soclinux_sdram_bankmachine1_wrport_we_7;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_7;
wire soclinux_sdram_bankmachine2_wrport_we_8;
wire soclinux_sdram_bankmachine2_wrport_we_10;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready_9;
wire soclinux_sdram_bankmachine3_wrport_we_7;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_7;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_8;
wire soclinux_sdram_bankmachine5_do_read_5;
wire soclinux_sdram_bankmachine6_wrport_we_7;
wire soclinux_sdram_bankmachine6_pipe_valid_sink_ready_8;
wire soclinux_sdram_bankmachine7_wrport_we_5;
wire soclinux_sdram_bankmachine7_pipe_valid_sink_ready_7;
wire soclinux_sdram_bankmachine7_pipe_valid_sink_ready_8;
wire soclinux_sdram_trrdcon_valid_6;
wire soclinux_sdram_trrdcon_valid_7;
wire soclinux_sdram_trrdcon_valid_8;
wire leds_done_6;
wire leds_done_7;
wire leds_done_8;
wire leds_done_9;
wire soclinux_clk_rise_8;
wire soclinux_clk_rise_9;
wire soclinux_clk_rise_10;
wire soclinux_clk_rise_11;
wire soclinux_clk_rise_12;
wire soclinux_clk_rise_13;
wire soclinux_clk_rise_14;
wire soclinux_clk_rise_15;
wire soclinux_clk_rise_16;
wire soclinux_clk_rise_17;
wire soclinux_clk_rise_18;
wire soclinux_clk_rise_19;
wire n10150_5;
wire n10150_6;
wire n10150_7;
wire n26355_7;
wire n13252_6;
wire n25926_6;
wire n25926_7;
wire n25926_8;
wire n25926_9;
wire n25926_10;
wire n25926_11;
wire n25926_12;
wire n25926_13;
wire n13875_6;
wire n13876_5;
wire n13877_5;
wire n13878_5;
wire n13879_5;
wire n13882_5;
wire n13883_5;
wire n13885_5;
wire n13886_5;
wire n13888_5;
wire n13889_5;
wire n13892_5;
wire n13893_5;
wire n13894_5;
wire n13895_5;
wire n13896_5;
wire n13897_5;
wire n13898_5;
wire n13899_5;
wire n13900_5;
wire n13901_5;
wire n13961_5;
wire n13962_5;
wire n13963_5;
wire n13964_5;
wire n13965_5;
wire n13966_5;
wire n13967_5;
wire n13968_5;
wire n13969_5;
wire n13970_5;
wire n13971_5;
wire n13972_5;
wire n13973_5;
wire n13974_5;
wire n13975_5;
wire n13976_5;
wire n13977_5;
wire n13978_5;
wire n13979_5;
wire n13980_5;
wire n13981_5;
wire n13982_5;
wire n13983_5;
wire n13984_5;
wire n13985_5;
wire n13986_5;
wire n13987_5;
wire n13988_5;
wire n13989_5;
wire n13990_5;
wire n13991_5;
wire n13992_5;
wire n14013_5;
wire n14014_5;
wire n14015_5;
wire n14016_5;
wire n14017_5;
wire n14018_5;
wire n14019_5;
wire n14020_5;
wire n14021_5;
wire n14022_5;
wire n14023_5;
wire n14024_5;
wire n14025_5;
wire n14026_5;
wire n14027_5;
wire n14028_5;
wire n14029_5;
wire n14030_5;
wire n14031_5;
wire n14032_5;
wire n14033_5;
wire n14034_5;
wire n14035_5;
wire n14036_5;
wire n14037_5;
wire n14038_5;
wire n14039_5;
wire n14040_5;
wire n14041_5;
wire n14042_5;
wire n14043_5;
wire n14044_5;
wire n14358_6;
wire n16036_8;
wire n26525_5;
wire n26544_5;
wire n26553_6;
wire n26560_5;
wire n26565_5;
wire builder_soclinux_refresher_next_state_1_15;
wire builder_soclinux_refresher_next_state_1_16;
wire builder_soclinux_refresher_next_state_1_17;
wire builder_soclinux_refresher_next_state_1_18;
wire builder_soclinux_refresher_next_state_1_19;
wire builder_soclinux_refresher_next_state_1_20;
wire builder_soclinux_refresher_next_state_1_21;
wire builder_soclinux_bankmachine0_next_state_2_36;
wire builder_soclinux_bankmachine0_next_state_2_37;
wire builder_soclinux_bankmachine0_next_state_2_39;
wire builder_soclinux_bankmachine0_next_state_1_33;
wire builder_soclinux_bankmachine1_next_state_1_34;
wire builder_soclinux_bankmachine1_next_state_1_35;
wire builder_soclinux_bankmachine1_next_state_1_36;
wire builder_soclinux_bankmachine2_next_state_2_36;
wire builder_soclinux_bankmachine2_next_state_1_32;
wire builder_soclinux_bankmachine2_next_state_1_33;
wire builder_soclinux_bankmachine3_next_state_2_36;
wire builder_soclinux_bankmachine3_next_state_1_33;
wire builder_soclinux_bankmachine4_next_state_2_35;
wire builder_soclinux_bankmachine4_next_state_2_36;
wire builder_soclinux_bankmachine4_next_state_1_33;
wire builder_soclinux_bankmachine5_next_state_2_35;
wire builder_soclinux_bankmachine5_next_state_2_36;
wire builder_soclinux_bankmachine5_next_state_1_32;
wire builder_soclinux_bankmachine6_next_state_2_36;
wire builder_soclinux_bankmachine6_next_state_1_33;
wire builder_soclinux_bankmachine7_next_state_2_36;
wire builder_soclinux_bankmachine7_next_state_2_37;
wire builder_soclinux_bankmachine7_next_state_1_33;
wire builder_soclinux_multiplexer_next_state_3_49;
wire builder_soclinux_multiplexer_next_state_1_48;
wire builder_soclinux_multiplexer_next_state_1_49;
wire builder_soclinux_multiplexer_next_state_0_47;
wire builder_sync_rhs_array_muxed8_10_14;
wire builder_sync_rhs_array_muxed8_10_15;
wire builder_sync_rhs_array_muxed8_10_16;
wire builder_sync_rhs_array_muxed8_10_17;
wire builder_sync_rhs_array_muxed8_10_18;
wire builder_sync_rhs_array_muxed8_10_19;
wire n15789_67;
wire n15789_68;
wire n15963_66;
wire n17959_6;
wire n17959_7;
wire n17930_7;
wire builder_soclinux_litedramwishbone2native_state_1_11;
wire builder_soclinux_litedramwishbone2native_state_1_12;
wire builder_soclinux_litedramwishbone2native_state_1_13;
wire builder_soclinux_litedramwishbone2native_state_1_14;
wire n16523_19;
wire n16523_20;
wire n16543_18;
wire n16543_19;
wire n16547_17;
wire n16547_18;
wire n16561_20;
wire n16561_21;
wire n16561_22;
wire n16561_23;
wire n16561_24;
wire n16563_20;
wire n16563_21;
wire n16563_22;
wire n16563_23;
wire n16565_19;
wire n16565_20;
wire n16565_21;
wire n16565_22;
wire n16567_19;
wire n16567_20;
wire n16567_21;
wire n16567_22;
wire n16569_19;
wire n16569_20;
wire n16569_21;
wire n16569_22;
wire n16571_21;
wire n16571_22;
wire n16571_23;
wire n16573_21;
wire n16573_22;
wire n16573_23;
wire n16575_21;
wire n16575_22;
wire n16575_23;
wire n16577_22;
wire n16577_23;
wire n16577_24;
wire n16579_22;
wire n16579_23;
wire n16579_24;
wire n16579_25;
wire n16581_26;
wire n16581_27;
wire n16581_28;
wire n16581_29;
wire n16583_26;
wire n16583_27;
wire n16583_28;
wire n16583_29;
wire n16583_30;
wire n16585_26;
wire n16585_27;
wire n16585_28;
wire n16585_29;
wire n17005_17;
wire n17005_18;
wire n17134_12;
wire tag_mem_117;
wire builder_soclinux_multiplexer_next_state_2_61;
wire builder_soclinux_multiplexer_next_state_2_62;
wire builder_soclinux_multiplexer_next_state_2_63;
wire builder_soclinux_multiplexer_next_state_2_64;
wire builder_soclinux_multiplexer_state_3_11;
wire builder_soclinux_bankmachine0_state_2_12;
wire builder_soclinux_bankmachine1_state_2_12;
wire builder_soclinux_bankmachine1_state_2_13;
wire builder_soclinux_bankmachine2_state_2_12;
wire builder_soclinux_bankmachine2_state_2_13;
wire builder_soclinux_bankmachine3_state_2_13;
wire builder_soclinux_bankmachine4_state_2_12;
wire builder_soclinux_bankmachine5_state_2_12;
wire builder_soclinux_bankmachine6_state_2_12;
wire builder_soclinux_bankmachine6_state_2_13;
wire builder_soclinux_bankmachine7_state_2_12;
wire soclinux_sdram_choose_cmd_grant_2_17;
wire soclinux_sdram_choose_cmd_grant_2_19;
wire soclinux_sdram_choose_req_grant_2_18;
wire soclinux_sdram_choose_req_grant_2_19;
wire soclinux_sdram_choose_req_grant_2_22;
wire soclinux_sdram_choose_req_grant_2_23;
wire soclinux_sdram_choose_req_grant_2_24;
wire soclinux_sdram_choose_req_grant_2_25;
wire builder_sync_rhs_array_muxed13_15;
wire builder_sync_rhs_array_muxed13_16;
wire builder_sync_rhs_array_muxed13_17;
wire builder_sync_rhs_array_muxed13_18;
wire builder_sync_rhs_array_muxed8_0_14;
wire builder_sync_rhs_array_muxed8_0_15;
wire builder_sync_rhs_array_muxed8_0_17;
wire builder_sync_rhs_array_muxed8_0_18;
wire builder_sync_rhs_array_muxed8_1_14;
wire builder_sync_rhs_array_muxed8_1_15;
wire builder_sync_rhs_array_muxed8_1_17;
wire builder_sync_rhs_array_muxed8_1_18;
wire builder_sync_rhs_array_muxed8_2_13;
wire builder_sync_rhs_array_muxed8_2_15;
wire builder_sync_rhs_array_muxed8_2_16;
wire builder_sync_rhs_array_muxed8_2_18;
wire builder_sync_rhs_array_muxed8_3_13;
wire builder_sync_rhs_array_muxed8_3_14;
wire builder_sync_rhs_array_muxed8_3_15;
wire builder_sync_rhs_array_muxed8_3_16;
wire builder_sync_rhs_array_muxed8_4_13;
wire builder_sync_rhs_array_muxed8_4_14;
wire builder_sync_rhs_array_muxed8_4_15;
wire builder_sync_rhs_array_muxed8_4_16;
wire builder_sync_rhs_array_muxed8_5_13;
wire builder_sync_rhs_array_muxed8_5_14;
wire builder_sync_rhs_array_muxed8_5_15;
wire builder_sync_rhs_array_muxed8_5_16;
wire builder_sync_rhs_array_muxed8_6_13;
wire builder_sync_rhs_array_muxed8_6_14;
wire builder_sync_rhs_array_muxed8_6_15;
wire builder_sync_rhs_array_muxed8_6_16;
wire builder_sync_rhs_array_muxed8_7_13;
wire builder_sync_rhs_array_muxed8_7_14;
wire builder_sync_rhs_array_muxed8_7_15;
wire builder_sync_rhs_array_muxed8_7_16;
wire builder_sync_rhs_array_muxed8_8_13;
wire builder_sync_rhs_array_muxed8_8_14;
wire builder_sync_rhs_array_muxed8_8_15;
wire builder_sync_rhs_array_muxed8_8_16;
wire builder_sync_rhs_array_muxed8_9_13;
wire builder_sync_rhs_array_muxed8_9_14;
wire builder_sync_rhs_array_muxed8_9_15;
wire builder_sync_rhs_array_muxed8_9_16;
wire builder_sync_rhs_array_muxed8_11_14;
wire builder_sync_rhs_array_muxed8_11_15;
wire builder_sync_rhs_array_muxed8_11_17;
wire builder_sync_rhs_array_muxed8_11_18;
wire builder_sync_rhs_array_muxed8_12_14;
wire builder_sync_rhs_array_muxed8_12_15;
wire builder_sync_rhs_array_muxed8_12_17;
wire builder_sync_rhs_array_muxed8_12_18;
wire n15639_10;
wire n15662_10;
wire n15703_9;
wire n15724_9;
wire n15724_10;
wire n15746_9;
wire n15877_9;
wire n15877_10;
wire n15877_11;
wire n15898_9;
wire n15920_11;
wire n15920_12;
wire n14461_7;
wire n15745_8;
wire builder_slave_sel_1_10;
wire n1245_12;
wire n1245_13;
wire n1245_14;
wire n1245_15;
wire n1246_13;
wire n1246_14;
wire n1247_11;
wire n1247_12;
wire n1247_13;
wire n1247_14;
wire n1248_12;
wire n1248_13;
wire n1249_13;
wire n1250_12;
wire n1250_13;
wire n1250_14;
wire n1251_12;
wire n1251_13;
wire soclinux_uart_tx_fifo_wrport_we_8;
wire soclinux_timer_zero_trigger_7;
wire soclinux_timer_zero_trigger_8;
wire soclinux_timer_zero_trigger_9;
wire soclinux_sdram_bankmachine0_wrport_we_8;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_10;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_11;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_12;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13;
wire soclinux_sdram_bankmachine1_wrport_we_8;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_9;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_10;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_11;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready_10;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_9;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_10;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_11;
wire soclinux_sdram_bankmachine3_pipe_valid_sink_ready_12;
wire soclinux_sdram_bankmachine4_wrport_we_8;
wire soclinux_sdram_bankmachine5_do_read_6;
wire soclinux_sdram_bankmachine6_wrport_we_8;
wire soclinux_sdram_trrdcon_valid_9;
wire soclinux_sdram_trrdcon_valid_10;
wire soclinux_sdram_trrdcon_valid_11;
wire soclinux_clk_rise_20;
wire soclinux_clk_rise_21;
wire soclinux_clk_rise_22;
wire soclinux_clk_rise_23;
wire soclinux_clk_rise_24;
wire soclinux_clk_rise_25;
wire soclinux_clk_rise_26;
wire soclinux_clk_rise_27;
wire soclinux_clk_rise_28;
wire soclinux_clk_rise_29;
wire soclinux_clk_rise_30;
wire soclinux_clk_rise_31;
wire soclinux_clk_rise_32;
wire soclinux_clk_rise_33;
wire soclinux_clk_rise_34;
wire n10150_8;
wire n10150_9;
wire n10150_10;
wire n10150_11;
wire n10150_12;
wire n10150_13;
wire n10150_14;
wire n10150_15;
wire n26355_8;
wire n26355_9;
wire n13875_8;
wire n13875_9;
wire n13885_6;
wire n13891_6;
wire n16036_10;
wire n26525_6;
wire n26553_7;
wire n26572_6;
wire builder_soclinux_bankmachine0_next_state_2_40;
wire builder_soclinux_bankmachine0_next_state_1_34;
wire builder_soclinux_bankmachine1_next_state_1_37;
wire builder_soclinux_bankmachine2_next_state_2_37;
wire builder_soclinux_bankmachine3_next_state_2_37;
wire builder_soclinux_bankmachine3_next_state_1_34;
wire builder_soclinux_bankmachine4_next_state_2_37;
wire builder_soclinux_bankmachine4_next_state_1_34;
wire builder_soclinux_bankmachine5_next_state_2_37;
wire builder_soclinux_bankmachine5_next_state_1_33;
wire builder_soclinux_bankmachine6_next_state_2_37;
wire builder_soclinux_bankmachine6_next_state_1_34;
wire builder_soclinux_bankmachine7_next_state_2_38;
wire builder_soclinux_bankmachine7_next_state_1_34;
wire builder_soclinux_multiplexer_next_state_1_50;
wire builder_soclinux_multiplexer_next_state_1_51;
wire builder_soclinux_multiplexer_next_state_1_52;
wire builder_sync_rhs_array_muxed8_10_20;
wire builder_sync_rhs_array_muxed8_10_21;
wire builder_sync_rhs_array_muxed8_10_22;
wire builder_sync_rhs_array_muxed8_10_23;
wire builder_sync_rhs_array_muxed8_10_24;
wire builder_sync_rhs_array_muxed8_10_25;
wire builder_sync_rhs_array_muxed8_10_26;
wire builder_sync_rhs_array_muxed8_10_27;
wire builder_sync_rhs_array_muxed8_10_28;
wire builder_sync_rhs_array_muxed8_10_29;
wire builder_sync_rhs_array_muxed8_10_30;
wire builder_sync_rhs_array_muxed8_10_31;
wire builder_sync_rhs_array_muxed8_10_32;
wire builder_sync_rhs_array_muxed8_10_33;
wire n17930_8;
wire builder_soclinux_litedramwishbone2native_state_1_15;
wire builder_soclinux_litedramwishbone2native_state_1_16;
wire builder_soclinux_litedramwishbone2native_state_1_17;
wire builder_soclinux_litedramwishbone2native_state_1_18;
wire builder_soclinux_litedramwishbone2native_state_1_19;
wire n16523_21;
wire n16571_24;
wire n16571_25;
wire n16573_24;
wire n16573_25;
wire n16575_24;
wire n16575_25;
wire n16577_25;
wire n16577_26;
wire n16579_26;
wire n16579_27;
wire n16581_30;
wire n16585_30;
wire builder_soclinux_multiplexer_next_state_2_65;
wire builder_soclinux_multiplexer_next_state_2_66;
wire builder_soclinux_multiplexer_next_state_2_67;
wire builder_soclinux_multiplexer_next_state_2_69;
wire builder_soclinux_multiplexer_next_state_2_70;
wire builder_soclinux_bankmachine1_state_2_14;
wire soclinux_sdram_choose_cmd_grant_2_21;
wire soclinux_sdram_choose_cmd_grant_2_22;
wire soclinux_sdram_choose_req_grant_2_26;
wire soclinux_sdram_choose_req_grant_2_27;
wire builder_sync_rhs_array_muxed13_20;
wire builder_sync_rhs_array_muxed8_0_19;
wire builder_sync_rhs_array_muxed8_0_20;
wire builder_sync_rhs_array_muxed8_0_21;
wire builder_sync_rhs_array_muxed8_0_22;
wire builder_sync_rhs_array_muxed8_1_19;
wire builder_sync_rhs_array_muxed8_1_20;
wire builder_sync_rhs_array_muxed8_1_21;
wire builder_sync_rhs_array_muxed8_1_22;
wire builder_sync_rhs_array_muxed8_1_23;
wire builder_sync_rhs_array_muxed8_2_19;
wire builder_sync_rhs_array_muxed8_2_20;
wire builder_sync_rhs_array_muxed8_2_21;
wire builder_sync_rhs_array_muxed8_2_22;
wire builder_sync_rhs_array_muxed8_3_17;
wire builder_sync_rhs_array_muxed8_3_18;
wire builder_sync_rhs_array_muxed8_3_19;
wire builder_sync_rhs_array_muxed8_3_20;
wire builder_sync_rhs_array_muxed8_3_21;
wire builder_sync_rhs_array_muxed8_3_22;
wire builder_sync_rhs_array_muxed8_3_23;
wire builder_sync_rhs_array_muxed8_3_24;
wire builder_sync_rhs_array_muxed8_4_17;
wire builder_sync_rhs_array_muxed8_4_18;
wire builder_sync_rhs_array_muxed8_4_19;
wire builder_sync_rhs_array_muxed8_4_20;
wire builder_sync_rhs_array_muxed8_4_21;
wire builder_sync_rhs_array_muxed8_4_22;
wire builder_sync_rhs_array_muxed8_4_23;
wire builder_sync_rhs_array_muxed8_4_24;
wire builder_sync_rhs_array_muxed8_5_17;
wire builder_sync_rhs_array_muxed8_5_18;
wire builder_sync_rhs_array_muxed8_5_19;
wire builder_sync_rhs_array_muxed8_5_20;
wire builder_sync_rhs_array_muxed8_5_21;
wire builder_sync_rhs_array_muxed8_5_22;
wire builder_sync_rhs_array_muxed8_5_23;
wire builder_sync_rhs_array_muxed8_5_24;
wire builder_sync_rhs_array_muxed8_6_17;
wire builder_sync_rhs_array_muxed8_6_18;
wire builder_sync_rhs_array_muxed8_6_19;
wire builder_sync_rhs_array_muxed8_6_20;
wire builder_sync_rhs_array_muxed8_6_21;
wire builder_sync_rhs_array_muxed8_6_22;
wire builder_sync_rhs_array_muxed8_6_23;
wire builder_sync_rhs_array_muxed8_6_24;
wire builder_sync_rhs_array_muxed8_7_17;
wire builder_sync_rhs_array_muxed8_7_18;
wire builder_sync_rhs_array_muxed8_7_19;
wire builder_sync_rhs_array_muxed8_7_20;
wire builder_sync_rhs_array_muxed8_7_21;
wire builder_sync_rhs_array_muxed8_7_22;
wire builder_sync_rhs_array_muxed8_7_23;
wire builder_sync_rhs_array_muxed8_7_24;
wire builder_sync_rhs_array_muxed8_8_17;
wire builder_sync_rhs_array_muxed8_8_18;
wire builder_sync_rhs_array_muxed8_8_19;
wire builder_sync_rhs_array_muxed8_8_20;
wire builder_sync_rhs_array_muxed8_8_21;
wire builder_sync_rhs_array_muxed8_8_22;
wire builder_sync_rhs_array_muxed8_8_23;
wire builder_sync_rhs_array_muxed8_8_24;
wire builder_sync_rhs_array_muxed8_9_17;
wire builder_sync_rhs_array_muxed8_9_18;
wire builder_sync_rhs_array_muxed8_9_19;
wire builder_sync_rhs_array_muxed8_9_20;
wire builder_sync_rhs_array_muxed8_9_21;
wire builder_sync_rhs_array_muxed8_9_22;
wire builder_sync_rhs_array_muxed8_9_23;
wire builder_sync_rhs_array_muxed8_9_24;
wire builder_sync_rhs_array_muxed8_11_19;
wire builder_sync_rhs_array_muxed8_11_20;
wire builder_sync_rhs_array_muxed8_11_21;
wire builder_sync_rhs_array_muxed8_11_22;
wire builder_sync_rhs_array_muxed8_11_23;
wire builder_sync_rhs_array_muxed8_12_19;
wire builder_sync_rhs_array_muxed8_12_20;
wire builder_sync_rhs_array_muxed8_12_21;
wire builder_sync_rhs_array_muxed8_12_22;
wire builder_sync_rhs_array_muxed8_12_23;
wire builder_sync_rhs_array_muxed8_12_24;
wire n15877_12;
wire n15898_10;
wire n15920_13;
wire soclinux_timer_zero_trigger_10;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_14;
wire soclinux_sdram_bankmachine5_do_read_8;
wire soclinux_sdram_trrdcon_valid_12;
wire n10150_16;
wire n10150_17;
wire n10150_18;
wire n10150_19;
wire n10150_20;
wire n10150_21;
wire n10150_22;
wire n10150_23;
wire n10150_24;
wire n10150_25;
wire n10150_26;
wire n10150_27;
wire n10150_28;
wire builder_soclinux_bankmachine2_next_state_2_38;
wire builder_soclinux_multiplexer_next_state_1_53;
wire builder_soclinux_multiplexer_next_state_1_54;
wire builder_soclinux_multiplexer_next_state_1_55;
wire builder_soclinux_multiplexer_next_state_1_56;
wire builder_soclinux_multiplexer_next_state_1_57;
wire n16581_31;
wire builder_soclinux_multiplexer_next_state_2_71;
wire builder_soclinux_multiplexer_next_state_2_72;
wire builder_soclinux_multiplexer_next_state_2_73;
wire builder_soclinux_multiplexer_next_state_2_74;
wire builder_sync_rhs_array_muxed8_0_23;
wire builder_sync_rhs_array_muxed8_0_24;
wire builder_sync_rhs_array_muxed8_0_25;
wire builder_sync_rhs_array_muxed8_0_26;
wire builder_sync_rhs_array_muxed8_1_24;
wire builder_sync_rhs_array_muxed8_1_25;
wire builder_sync_rhs_array_muxed8_1_26;
wire builder_sync_rhs_array_muxed8_1_27;
wire builder_sync_rhs_array_muxed8_2_23;
wire builder_sync_rhs_array_muxed8_2_24;
wire builder_sync_rhs_array_muxed8_2_25;
wire builder_sync_rhs_array_muxed8_2_26;
wire builder_sync_rhs_array_muxed8_3_25;
wire builder_sync_rhs_array_muxed8_3_26;
wire builder_sync_rhs_array_muxed8_3_27;
wire builder_sync_rhs_array_muxed8_3_28;
wire builder_sync_rhs_array_muxed8_4_25;
wire builder_sync_rhs_array_muxed8_4_26;
wire builder_sync_rhs_array_muxed8_4_27;
wire builder_sync_rhs_array_muxed8_4_28;
wire builder_sync_rhs_array_muxed8_5_25;
wire builder_sync_rhs_array_muxed8_5_26;
wire builder_sync_rhs_array_muxed8_5_27;
wire builder_sync_rhs_array_muxed8_5_28;
wire builder_sync_rhs_array_muxed8_6_25;
wire builder_sync_rhs_array_muxed8_6_26;
wire builder_sync_rhs_array_muxed8_6_27;
wire builder_sync_rhs_array_muxed8_6_28;
wire builder_sync_rhs_array_muxed8_7_25;
wire builder_sync_rhs_array_muxed8_7_26;
wire builder_sync_rhs_array_muxed8_7_27;
wire builder_sync_rhs_array_muxed8_7_28;
wire builder_sync_rhs_array_muxed8_8_25;
wire builder_sync_rhs_array_muxed8_8_26;
wire builder_sync_rhs_array_muxed8_8_27;
wire builder_sync_rhs_array_muxed8_8_28;
wire builder_sync_rhs_array_muxed8_9_25;
wire builder_sync_rhs_array_muxed8_9_26;
wire builder_sync_rhs_array_muxed8_9_27;
wire builder_sync_rhs_array_muxed8_9_28;
wire builder_sync_rhs_array_muxed8_11_24;
wire builder_sync_rhs_array_muxed8_11_25;
wire builder_sync_rhs_array_muxed8_11_26;
wire builder_sync_rhs_array_muxed8_11_27;
wire builder_sync_rhs_array_muxed8_11_28;
wire builder_sync_rhs_array_muxed8_12_25;
wire builder_sync_rhs_array_muxed8_12_26;
wire builder_sync_rhs_array_muxed8_12_27;
wire n15877_13;
wire n10150_29;
wire n10150_30;
wire n10150_31;
wire n10150_33;
wire n10150_34;
wire n10150_35;
wire builder_sync_rhs_array_muxed8_0_27;
wire builder_sync_rhs_array_muxed8_0_28;
wire builder_sync_rhs_array_muxed8_1_28;
wire builder_sync_rhs_array_muxed8_2_27;
wire builder_sync_rhs_array_muxed8_2_28;
wire builder_sync_rhs_array_muxed8_12_28;
wire n10150_36;
wire n10150_37;
wire builder_soclinux_wishbone_cyc;
wire builder_soclinux_refresher_next_state_1_23;
wire soclinux_uart_rx_pending_10;
wire n13875_11;
wire n13887_7;
wire n13891_8;
wire gw2ddrphy_burstdet_seen_status_0_10;
wire gw2ddrphy_burstdet_seen_status_1_12;
wire n14461_9;
wire n26435_5;
wire soclinux_sdram_time1_3_11;
wire n15856_8;
wire n15814_9;
wire n16036_12;
wire n10150_39;
wire soclinux_sdram_bankmachine1_wrport_we_10;
wire soclinux_sdram_bankmachine6_wrport_we_10;
wire n13957_5;
wire soclinux_uart_rx_fifo_wrport_we;
wire soclinux_sdram_bankmachine7_pipe_valid_sink_ready_11;
wire builder_soclinux_bankmachine7_next_state_2_40;
wire soclinux_data_port_dat_w_127_6;
wire soclinux_sdram_zqcs_executer_counter_5_14;
wire n17979_6;
wire n13256_8;
wire n13884_7;
wire n26456_5;
wire n13249_6;
wire soclinux_sdram_bankmachine6_pipe_valid_sink_ready_10;
wire n26572_8;
wire builder_soclinux_bankmachine0_next_state_2_42;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_16;
wire n4075_8;
wire soclinux_sdram_bankmachine0_wrport_we_10;
wire builder_soclinux_multiplexer_next_state_2_76;
wire n17929_8;
wire soclinux_sdram_trrdcon_valid_14;
wire soclinux_timer_zero_trigger;
wire soclinux_sdram_bankmachine2_wrport_we_12;
wire soclinux_sdram_choose_cmd_grant_2_24;
wire n26553_9;
wire n13881_7;
wire n13880_7;
wire n17951_8;
wire soclinux_sdram_trrdcon_valid_16;
wire soclinux_mosi_latch;
wire n26355_11;
wire soclinux_sdram_bankmachine4_level_3_10;
wire soclinux_sdram_bankmachine6_wrport_we_12;
wire soclinux_sdram_bankmachine1_wrport_we_12;
wire n26539_8;
wire n26553_11;
wire n17135_22;
wire n13701_5;
wire builder_csr_bankarray_csrbank6_ev_enable0_re_8;
wire n16577_28;
wire n16561_26;
wire builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re;
wire n14117_6;
wire n14045_8;
wire builder_csr_bankarray_csrbank2_dly_sel0_re;
wire soclinux_sdram_bankmachine1_twtpcon_count_2_10;
wire n26530_5;
wire n16170_8;
wire n16586_7;
wire n16459_7;
wire builder_csr_bankarray_sel_8;
wire n16287_8;
wire n14624_7;
wire n14637_7;
wire soclinux_sdram_bankmachine0_trascon_count_1_10;
wire soclinux_sdram_bankmachine0_trccon_count_1_10;
wire n26525_8;
wire n14759_7;
wire n14772_7;
wire soclinux_sdram_bankmachine1_trascon_count_1_10;
wire soclinux_sdram_bankmachine1_trccon_count_1_10;
wire n26532_6;
wire n15029_7;
wire n15042_7;
wire soclinux_sdram_bankmachine3_trascon_count_1_10;
wire soclinux_sdram_bankmachine3_trccon_count_1_10;
wire n26546_6;
wire builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8;
wire n16299_13;
wire n26396_7;
wire soclinux_sdram_master_p1_cas_n_7;
wire builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8;
wire gw2ddrphy_rdly0_2_14;
wire soclinux_uart_tx_fifo_wrport_we_10;
wire builder_csr_bankarray_csrbank7_ev_enable0_re;
wire builder_csr_bankarray_csrbank7_ev_pending_re;
wire n17136_6;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready_12;
wire soclinux_sdram_bankmachine4_wrport_we_10;
wire soclinux_sdram_bankmachine6_pipe_valid_sink_ready_14;
wire n16059_8;
wire soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13;
wire soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18;
wire soclinux_sdram_choose_cmd_grant_2_26;
wire n26539_10;
wire n26567_6;
wire n17949_6;
wire n15640_9;
wire n15703_11;
wire n15724_12;
wire n15745_10;
wire builder_csr_bankarray_csrbank3_out0_re;
wire builder_sync_rhs_array_muxed8_12_30;
wire builder_sync_rhs_array_muxed8_11_30;
wire builder_sync_rhs_array_muxed8_2_30;
wire builder_sync_rhs_array_muxed8_1_30;
wire builder_sync_rhs_array_muxed8_0_30;
wire n26560_7;
wire n26396_9;
wire n14045_10;
wire soclinux_sdram_bankmachine3_wrport_we_10;
wire soclinux_sdram_bankmachine2_wrport_we_14;
wire soclinux_sdram_bankmachine1_wrport_we_14;
wire leds_count_21_8;
wire builder_sync_rhs_array_muxed13_22;
wire soclinux_sdram_choose_req_grant_2_29;
wire soclinux_sdram_bankmachine4_do_read_6;
wire n14045_12;
wire builder_soclinux_bankmachine3_state_2_15;
wire n26574_6;
wire soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14;
wire n15639_12;
wire n15661_8;
wire soclinux_mosi_sel_2_10;
wire spisdcard_clk_9;
wire n15788_11;
wire n15704_11;
wire soclinux_sdram_master_p0_cas_n_6;
wire builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re;
wire builder_csr_bankarray_csrbank4_dfii_pi1_address0_re;
wire builder_csr_bankarray_csrbank4_dfii_pi1_command0_re;
wire builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re;
wire builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re;
wire builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re;
wire builder_csr_bankarray_csrbank4_dfii_pi0_address0_re;
wire builder_csr_bankarray_csrbank4_dfii_pi0_command0_re;
wire builder_csr_bankarray_csrbank4_dfii_control0_re;
wire builder_sync_rhs_array_muxed8_12_32;
wire builder_sync_rhs_array_muxed8_2_32;
wire builder_sync_rhs_array_muxed8_1_32;
wire soclinux_sdram_bankmachine5_do_read_10;
wire builder_sync_rhs_array_muxed8_11_32;
wire builder_sync_rhs_array_muxed8_0_32;
wire soclinux_sdram_choose_req_grant_2_31;
wire soclinux_uart_tx_fifo_wrport_we_1_4;
wire soclinux_sdram_bankmachine1_pipe_valid_sink_ready_13;
wire n15641_8;
wire n15920_15;
wire builder_csr_bankarray_csrbank5_control0_re_8;
wire n16847_6;
wire soclinux_sdram_bankmachine2_do_read;
wire soclinux_sdram_bankmachine6_level_3_10;
wire builder_csr_bankarray_csrbank1_scratch0_re;
wire builder_csr_bankarray_csrbank1_reset0_re;
wire n21461_7;
wire n21459_7;
wire builder_count_19_8;
wire n18714_6;
wire builder_csr_bankarray_csrbank5_loopback0_re;
wire n25926_15;
wire n1489_11;
wire soclinux_serial_tx_rs232phytx_next_value_ce1;
wire n1491_10;
wire n1492_9;
wire n1556_11;
wire soclinux_rx_count_rs232phyrx_next_value_ce0;
wire n1558_10;
wire n1559_9;
wire n14110_12;
wire n14048_8;
wire n14182_12;
wire n14120_8;
wire soclinux_sdram_bankmachine0_wrport_we;
wire soclinux_sdram_bankmachine0_do_read;
wire n14605_12;
wire n14620_12;
wire n14633_12;
wire soclinux_sdram_bankmachine1_do_read;
wire n14740_12;
wire n14755_12;
wire n14768_12;
wire n14875_12;
wire n14890_12;
wire n14903_12;
wire soclinux_sdram_bankmachine3_do_read;
wire n15010_12;
wire n15025_12;
wire n15038_12;
wire soclinux_sdram_bankmachine4_do_read;
wire n15145_12;
wire n15160_12;
wire n15173_12;
wire n15222_8;
wire soclinux_sdram_bankmachine5_do_read;
wire n15280_12;
wire n15295_12;
wire n15308_12;
wire soclinux_sdram_bankmachine6_do_read;
wire n15415_12;
wire n15430_12;
wire n15443_12;
wire soclinux_sdram_bankmachine7_wrport_we;
wire soclinux_sdram_bankmachine7_do_read;
wire n15550_12;
wire n15565_12;
wire n15578_12;
wire n16002_12;
wire soclinux_count_spimaster_next_value_0_17;
wire soclinux_count_spimaster_next_value_ce_15;
wire soclinux_rx_count_rs232phyrx_next_value0_3_7;
wire n1579_7;
wire n13944_8;
wire n13944_10;
wire gw2ddrphy_rdly0_2_16;
wire n13996_8;
wire gw2ddrphy_rdly1_2_10;
wire soclinux_sdram_zqcs_executer_counter_5_16;
wire n14574_7;
wire n14610_10;
wire soclinux_sdram_bankmachine0_twtpcon_count_2_10;
wire n14709_7;
wire soclinux_sdram_bankmachine2_level_3_14;
wire n14843_9;
wire n14880_10;
wire soclinux_sdram_bankmachine2_twtpcon_count_2_10;
wire n14894_10;
wire n14907_10;
wire n14979_7;
wire n15015_10;
wire soclinux_sdram_bankmachine3_twtpcon_count_2_10;
wire n15150_10;
wire soclinux_sdram_bankmachine4_twtpcon_count_2_10;
wire n15246_8;
wire soclinux_sdram_bankmachine5_level_3_14;
wire n15248_7;
wire n15248_9;
wire n15249_7;
wire n15285_8;
wire n15285_10;
wire soclinux_sdram_bankmachine5_twtpcon_count_2_10;
wire n15420_10;
wire soclinux_sdram_bankmachine6_twtpcon_count_2_10;
wire n15519_7;
wire n15555_10;
wire soclinux_sdram_bankmachine7_twtpcon_count_2_10;
wire soclinux_sdram_time0_4_14;
wire n15613_12;
wire soclinux_sdram_time1_3_17;
wire n15615_11;
wire n15616_9;
wire n16007_10;
wire soclinux_sdram_twtrcon_count_2_10;
wire builder_soclinux_spimaster_next_state_1_15;
wire n10150_42;
wire builder_soclinux_spimaster_next_state_0_15;
wire n15982_12;
wire n15996_12;
wire soclinux_rx_data_rs232phyrx_next_value_ce1;
wire builder_soclinux_wishbone2csr_next_state_1_22;
wire builder_soclinux_wishbone2csr_next_state_1_24;
wire n15790_71;
wire n15964_71;
wire n14189_9;
wire n14190_6;
wire n15790_72;
wire n15790_73;
wire n15964_72;
wire n15964_73;
wire n15790_74;
wire n15790_75;
wire n15964_74;
wire n15964_75;
wire n14571_11;
wire n14573_7;
wire n14706_8;
wire n14708_7;
wire n14976_8;
wire n14978_7;
wire n15516_8;
wire n15518_7;
wire n14841_12;
wire soclinux_tx_count_rs232phytx_next_value0_3_11;
wire n15596_13;
wire n15600_13;
wire n9858_19;
wire n14907_12;
wire n14894_12;
wire soclinux_timer_zero_pending_10;
wire n15787_9;
wire n14461_11;
wire n14610_12;
wire n14880_12;
wire n15015_12;
wire n15150_12;
wire n15420_12;
wire n15555_12;
wire n18468_9;
wire n16007_12;
wire n15789_70;
wire n1558_12;
wire n1556_13;
wire n15087_12;
wire n15357_12;
wire n15615_13;
wire n15613_14;
wire data_mem_grain10_47;
wire data_mem_grain11_44;
wire data_mem_grain12_44;
wire data_mem_grain13_44;
wire n14844_11;
wire n14843_11;
wire n1491_12;
wire n1489_13;
wire builder_csr_bankarray_csrbank6_load0_re;
wire builder_csr_bankarray_csrbank6_reload0_re;
wire builder_csr_bankarray_csrbank6_en0_re;
wire builder_csr_bankarray_csrbank6_update_value0_re;
wire builder_csr_bankarray_csrbank6_ev_pending_re;
wire builder_csr_bankarray_csrbank6_ev_enable0_re;
wire n14045_17;
wire n14117_11;
wire soclinux_sdram_bankmachine0_level_3_19;
wire n14547_12;
wire n14546_11;
wire soclinux_sdram_bankmachine1_level_3_20;
wire n14682_12;
wire n14681_11;
wire soclinux_sdram_bankmachine3_level_3_20;
wire n14952_12;
wire n14951_11;
wire soclinux_sdram_bankmachine7_level_3_19;
wire n15492_12;
wire n15491_11;
wire n14495_13;
wire soclinux_sdram_bankmachine5_do_read_14;
wire n1568_12;
wire n1567_12;
wire n1566_12;
wire n1565_12;
wire n1564_12;
wire n1563_12;
wire n1562_12;
wire n1561_12;
wire n15813_10;
wire n15835_8;
wire soclinux_sdram_bankmachine2_wrport_we_16;
wire soclinux_uart_rx_fifo_wrport_we_1_4;
wire n14540_12;
wire n15485_12;
wire n13525_13;
wire soclinux_sdram_csr_dfi_p1_rddata_0_13;
wire soclinux_sdram_csr_dfi_p1_rddata_1_13;
wire soclinux_sdram_csr_dfi_p1_rddata_2_13;
wire soclinux_sdram_csr_dfi_p1_rddata_3_13;
wire soclinux_sdram_csr_dfi_p1_rddata_4_13;
wire soclinux_sdram_csr_dfi_p1_rddata_5_13;
wire soclinux_sdram_csr_dfi_p1_rddata_6_13;
wire soclinux_sdram_csr_dfi_p1_rddata_7_13;
wire soclinux_sdram_csr_dfi_p1_rddata_8_13;
wire soclinux_sdram_csr_dfi_p1_rddata_9_13;
wire soclinux_sdram_csr_dfi_p1_rddata_10_13;
wire soclinux_sdram_csr_dfi_p1_rddata_11_13;
wire soclinux_sdram_csr_dfi_p1_rddata_12_13;
wire soclinux_sdram_csr_dfi_p1_rddata_13_13;
wire soclinux_sdram_csr_dfi_p1_rddata_14_13;
wire soclinux_sdram_csr_dfi_p1_rddata_15_13;
wire soclinux_sdram_csr_dfi_p1_rddata_16_13;
wire soclinux_sdram_csr_dfi_p1_rddata_17_13;
wire soclinux_sdram_csr_dfi_p1_rddata_18_13;
wire soclinux_sdram_csr_dfi_p1_rddata_19_13;
wire soclinux_sdram_csr_dfi_p1_rddata_20_13;
wire soclinux_sdram_csr_dfi_p1_rddata_21_13;
wire soclinux_sdram_csr_dfi_p1_rddata_22_13;
wire soclinux_sdram_csr_dfi_p1_rddata_23_13;
wire soclinux_sdram_csr_dfi_p1_rddata_24_13;
wire soclinux_sdram_csr_dfi_p1_rddata_25_13;
wire soclinux_sdram_csr_dfi_p1_rddata_26_13;
wire soclinux_sdram_csr_dfi_p1_rddata_27_13;
wire soclinux_sdram_csr_dfi_p1_rddata_28_13;
wire soclinux_sdram_csr_dfi_p1_rddata_29_13;
wire soclinux_sdram_csr_dfi_p1_rddata_30_13;
wire soclinux_sdram_csr_dfi_p1_rddata_31_13;
wire soclinux_sdram_csr_dfi_p1_rddata_32_13;
wire soclinux_sdram_csr_dfi_p1_rddata_33_13;
wire soclinux_sdram_csr_dfi_p1_rddata_34_13;
wire soclinux_sdram_csr_dfi_p1_rddata_35_13;
wire soclinux_sdram_csr_dfi_p1_rddata_36_13;
wire soclinux_sdram_csr_dfi_p1_rddata_37_13;
wire soclinux_sdram_csr_dfi_p1_rddata_38_13;
wire soclinux_sdram_csr_dfi_p1_rddata_39_13;
wire soclinux_sdram_csr_dfi_p1_rddata_40_13;
wire soclinux_sdram_csr_dfi_p1_rddata_41_13;
wire soclinux_sdram_csr_dfi_p1_rddata_42_13;
wire soclinux_sdram_csr_dfi_p1_rddata_43_13;
wire soclinux_sdram_csr_dfi_p1_rddata_44_13;
wire soclinux_sdram_csr_dfi_p1_rddata_45_13;
wire soclinux_sdram_csr_dfi_p1_rddata_46_13;
wire soclinux_sdram_csr_dfi_p1_rddata_47_13;
wire soclinux_sdram_csr_dfi_p1_rddata_48_13;
wire soclinux_sdram_csr_dfi_p1_rddata_49_13;
wire soclinux_sdram_csr_dfi_p1_rddata_50_13;
wire soclinux_sdram_csr_dfi_p1_rddata_51_13;
wire soclinux_sdram_csr_dfi_p1_rddata_52_13;
wire soclinux_sdram_csr_dfi_p1_rddata_53_13;
wire soclinux_sdram_csr_dfi_p1_rddata_54_13;
wire soclinux_sdram_csr_dfi_p1_rddata_55_13;
wire soclinux_sdram_csr_dfi_p1_rddata_56_13;
wire soclinux_sdram_csr_dfi_p1_rddata_57_13;
wire soclinux_sdram_csr_dfi_p1_rddata_58_13;
wire soclinux_sdram_csr_dfi_p1_rddata_59_13;
wire soclinux_sdram_csr_dfi_p1_rddata_60_13;
wire soclinux_sdram_csr_dfi_p1_rddata_61_13;
wire soclinux_sdram_csr_dfi_p1_rddata_62_13;
wire soclinux_sdram_csr_dfi_p1_rddata_63_13;
wire soclinux_sdram_csr_dfi_p0_rddata_0_13;
wire soclinux_sdram_csr_dfi_p0_rddata_1_13;
wire soclinux_sdram_csr_dfi_p0_rddata_2_13;
wire soclinux_sdram_csr_dfi_p0_rddata_3_13;
wire soclinux_sdram_csr_dfi_p0_rddata_4_13;
wire soclinux_sdram_csr_dfi_p0_rddata_5_13;
wire soclinux_sdram_csr_dfi_p0_rddata_6_13;
wire soclinux_sdram_csr_dfi_p0_rddata_7_13;
wire soclinux_sdram_csr_dfi_p0_rddata_8_13;
wire soclinux_sdram_csr_dfi_p0_rddata_9_13;
wire soclinux_sdram_csr_dfi_p0_rddata_10_13;
wire soclinux_sdram_csr_dfi_p0_rddata_11_13;
wire soclinux_sdram_csr_dfi_p0_rddata_12_13;
wire soclinux_sdram_csr_dfi_p0_rddata_13_13;
wire soclinux_sdram_csr_dfi_p0_rddata_14_13;
wire soclinux_sdram_csr_dfi_p0_rddata_15_13;
wire soclinux_sdram_csr_dfi_p0_rddata_16_13;
wire soclinux_sdram_csr_dfi_p0_rddata_17_13;
wire soclinux_sdram_csr_dfi_p0_rddata_18_13;
wire soclinux_sdram_csr_dfi_p0_rddata_19_13;
wire soclinux_sdram_csr_dfi_p0_rddata_20_13;
wire soclinux_sdram_csr_dfi_p0_rddata_21_13;
wire soclinux_sdram_csr_dfi_p0_rddata_22_13;
wire soclinux_sdram_csr_dfi_p0_rddata_23_13;
wire soclinux_sdram_csr_dfi_p0_rddata_24_13;
wire soclinux_sdram_csr_dfi_p0_rddata_25_13;
wire soclinux_sdram_csr_dfi_p0_rddata_26_13;
wire soclinux_sdram_csr_dfi_p0_rddata_27_13;
wire soclinux_sdram_csr_dfi_p0_rddata_28_13;
wire soclinux_sdram_csr_dfi_p0_rddata_29_13;
wire soclinux_sdram_csr_dfi_p0_rddata_30_13;
wire soclinux_sdram_csr_dfi_p0_rddata_31_13;
wire soclinux_sdram_csr_dfi_p0_rddata_32_13;
wire soclinux_sdram_csr_dfi_p0_rddata_33_13;
wire soclinux_sdram_csr_dfi_p0_rddata_34_13;
wire soclinux_sdram_csr_dfi_p0_rddata_35_13;
wire soclinux_sdram_csr_dfi_p0_rddata_36_13;
wire soclinux_sdram_csr_dfi_p0_rddata_37_13;
wire soclinux_sdram_csr_dfi_p0_rddata_38_13;
wire soclinux_sdram_csr_dfi_p0_rddata_39_13;
wire soclinux_sdram_csr_dfi_p0_rddata_40_13;
wire soclinux_sdram_csr_dfi_p0_rddata_41_13;
wire soclinux_sdram_csr_dfi_p0_rddata_42_13;
wire soclinux_sdram_csr_dfi_p0_rddata_43_13;
wire soclinux_sdram_csr_dfi_p0_rddata_44_13;
wire soclinux_sdram_csr_dfi_p0_rddata_45_13;
wire soclinux_sdram_csr_dfi_p0_rddata_46_13;
wire soclinux_sdram_csr_dfi_p0_rddata_47_13;
wire soclinux_sdram_csr_dfi_p0_rddata_48_13;
wire soclinux_sdram_csr_dfi_p0_rddata_49_13;
wire soclinux_sdram_csr_dfi_p0_rddata_50_13;
wire soclinux_sdram_csr_dfi_p0_rddata_51_13;
wire soclinux_sdram_csr_dfi_p0_rddata_52_13;
wire soclinux_sdram_csr_dfi_p0_rddata_53_13;
wire soclinux_sdram_csr_dfi_p0_rddata_54_13;
wire soclinux_sdram_csr_dfi_p0_rddata_55_13;
wire soclinux_sdram_csr_dfi_p0_rddata_56_13;
wire soclinux_sdram_csr_dfi_p0_rddata_57_13;
wire soclinux_sdram_csr_dfi_p0_rddata_58_13;
wire soclinux_sdram_csr_dfi_p0_rddata_59_13;
wire soclinux_sdram_csr_dfi_p0_rddata_60_13;
wire soclinux_sdram_csr_dfi_p0_rddata_61_13;
wire soclinux_sdram_csr_dfi_p0_rddata_62_13;
wire soclinux_sdram_csr_dfi_p0_rddata_63_13;
wire builder_rst11;
wire sys_rst;
wire gw2ddrphy_freeze;
wire gw2ddrphy_stop1;
wire gw2ddrphy_reset1;
wire gw2ddrphy_pause1;
wire gw2ddrphy_update;
wire builder_multiregimpl1_regs0;
wire builder_multiregimpl1_regs1;
wire soclinux_soclinux_ram_bus_ack;
wire soclinux_ram_bus_ram_bus_ack;
wire soclinux_tx_tick;
wire serial_tx_d;
wire soclinux_rx_rx_d;
wire soclinux_rx_tick;
wire soclinux_uart_tx_trigger_d;
wire soclinux_uart_rx_trigger_d;
wire soclinux_timer_zero_trigger_d;
wire gw2ddrphy_burstdet_d0;
wire gw2ddrphy_burstdet_d1;
wire gw2ddrphy_rddata_en_tappeddelayline0;
wire gw2ddrphy_rddata_en_tappeddelayline1;
wire gw2ddrphy_rddata_en_tappeddelayline2;
wire gw2ddrphy_rddata_en_tappeddelayline3;
wire gw2ddrphy_rddata_en_tappeddelayline4;
wire gw2ddrphy_rddata_en_tappeddelayline5;
wire gw2ddrphy_rddata_en_tappeddelayline6;
wire gw2ddrphy_rddata_en_tappeddelayline7;
wire gw2ddrphy_rddata_en_tappeddelayline8;
wire gw2ddrphy_rddata_en_tappeddelayline9;
wire gw2ddrphy_rddata_en_tappeddelayline10;
wire gw2ddrphy_rddata_en_tappeddelayline11;
wire gw2ddrphy_wrdata_en_tappeddelayline0;
wire gw2ddrphy_wrdata_en_tappeddelayline1;
wire gw2ddrphy_wrdata_en_tappeddelayline2;
wire gw2ddrphy_wrdata_en_tappeddelayline3;
wire gw2ddrphy_wrdata_en_tappeddelayline4;
wire soclinux_sdram_postponer_req_o;
wire soclinux_sdram_cmd_payload_cas;
wire soclinux_sdram_cmd_payload_we;
wire soclinux_sdram_sequencer_done1;
wire soclinux_sdram_zqcs_executer_done;
wire soclinux_sdram_bankmachine0_row_opened;
wire soclinux_sdram_bankmachine0_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine0_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine0_twtpcon_ready;
wire soclinux_sdram_bankmachine0_trccon_ready;
wire soclinux_sdram_bankmachine0_trascon_ready;
wire soclinux_sdram_bankmachine1_row_opened;
wire soclinux_sdram_bankmachine1_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine1_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine1_twtpcon_ready;
wire soclinux_sdram_bankmachine1_trccon_ready;
wire soclinux_sdram_bankmachine1_trascon_ready;
wire soclinux_sdram_bankmachine2_row_opened;
wire soclinux_sdram_bankmachine2_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine2_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine2_twtpcon_ready;
wire soclinux_sdram_bankmachine2_trccon_ready;
wire soclinux_sdram_bankmachine2_trascon_ready;
wire soclinux_sdram_bankmachine3_row_opened;
wire soclinux_sdram_bankmachine3_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine3_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine3_twtpcon_ready;
wire soclinux_sdram_bankmachine3_trccon_ready;
wire soclinux_sdram_bankmachine3_trascon_ready;
wire soclinux_sdram_bankmachine4_row_opened;
wire soclinux_sdram_bankmachine4_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine4_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine4_twtpcon_ready;
wire soclinux_sdram_bankmachine4_trccon_ready;
wire soclinux_sdram_bankmachine4_trascon_ready;
wire soclinux_sdram_bankmachine5_row_opened;
wire soclinux_sdram_bankmachine5_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine5_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine5_twtpcon_ready;
wire soclinux_sdram_bankmachine5_trccon_ready;
wire soclinux_sdram_bankmachine5_trascon_ready;
wire soclinux_sdram_bankmachine6_row_opened;
wire soclinux_sdram_bankmachine6_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine6_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine6_twtpcon_ready;
wire soclinux_sdram_bankmachine6_trccon_ready;
wire soclinux_sdram_bankmachine6_trascon_ready;
wire soclinux_sdram_bankmachine7_row_opened;
wire soclinux_sdram_bankmachine7_pipe_valid_source_valid;
wire soclinux_sdram_bankmachine7_pipe_valid_source_payload_we;
wire soclinux_sdram_bankmachine7_twtpcon_ready;
wire soclinux_sdram_bankmachine7_trccon_ready;
wire soclinux_sdram_bankmachine7_trascon_ready;
wire soclinux_sdram_dfi_p0_cas_n;
wire soclinux_sdram_dfi_p0_ras_n;
wire soclinux_sdram_dfi_p0_we_n;
wire soclinux_sdram_dfi_p0_rddata_en;
wire soclinux_sdram_dfi_p1_cas_n;
wire soclinux_sdram_dfi_p1_ras_n;
wire soclinux_sdram_dfi_p1_we_n;
wire soclinux_sdram_dfi_p1_wrdata_en;
wire soclinux_sdram_trrdcon_ready;
wire soclinux_sdram_tfawcon_ready;
wire soclinux_sdram_tccdcon_ready;
wire soclinux_sdram_twtrcon_ready;
wire builder_soclinux_new_master_wdata_ready0;
wire builder_soclinux_new_master_wdata_ready1;
wire builder_soclinux_new_master_wdata_ready2;
wire builder_soclinux_new_master_rdata_valid1;
wire builder_soclinux_new_master_rdata_valid2;
wire builder_soclinux_new_master_rdata_valid3;
wire builder_soclinux_new_master_rdata_valid4;
wire builder_soclinux_new_master_rdata_valid5;
wire builder_soclinux_new_master_rdata_valid6;
wire builder_soclinux_new_master_rdata_valid7;
wire builder_soclinux_new_master_rdata_valid8;
wire builder_soclinux_new_master_rdata_valid9;
wire builder_soclinux_new_master_rdata_valid10;
wire builder_soclinux_new_master_rdata_valid11;
wire builder_soclinux_new_master_rdata_valid12;
wire leds_mode;
wire spisdcard_cs_n_d;
wire spisdcard_mosi_d;
wire builder_soclinux_we;
wire soclinux_reset_re;
wire builder_csr_bankarray_sel_r;
wire leds_re;
wire soclinux_control_re;
wire soclinux_loopback_storage;
wire soclinux_timer_en_storage;
wire soclinux_timer_update_value_storage;
wire soclinux_timer_update_value_re;
wire soclinux_timer_pending_r;
wire soclinux_timer_pending_re;
wire soclinux_timer_enable_storage;
wire soclinux_uart_pending_re;
wire builder_multiregimpl0_regs0;
wire builder_multiregimpl0_regs1;
wire gw2ddrphy_lock_d;
wire soclinux_sdram_dfi_p1_cs_n;
wire soclinux_uart_tx_pending;
wire soclinux_uart_rx_pending;
wire soclinux_uart_tx_fifo_readable;
wire soclinux_uart_rx_fifo_readable;
wire soclinux_timer_zero_pending;
wire spisdcard_clk_d;
wire builder_soclinux_rs232phytx_state;
wire builder_soclinux_rs232phyrx_state;
wire soclinux_sdram_trrdcon_count;
wire soclinux_sdram_tccdcon_count;
wire soclinux_aborted;
wire tag_mem_67;
wire tag_mem_66;
wire tag_mem_65;
wire tag_mem_64;
wire tag_mem_71;
wire tag_mem_70;
wire tag_mem_69;
wire tag_mem_68;
wire tag_mem_75;
wire tag_mem_74;
wire tag_mem_73;
wire tag_mem_72;
wire tag_mem_79;
wire tag_mem_78;
wire tag_mem_77;
wire tag_mem_76;
wire tag_mem_83;
wire tag_mem_82;
wire tag_mem_81;
wire tag_mem_80;
wire tag_mem_87;
wire tag_mem_86;
wire tag_mem_85;
wire tag_mem_84;
wire tag_mem_91;
wire tag_mem_90;
wire tag_mem_89;
wire tag_mem_88;
wire tag_mem_95;
wire tag_mem_94;
wire tag_mem_93;
wire tag_mem_92;
wire tag_mem_99;
wire tag_mem_98;
wire tag_mem_97;
wire tag_mem_96;
wire tag_mem_103;
wire tag_mem_102;
wire tag_mem_101;
wire tag_mem_100;
wire tag_mem_107;
wire tag_mem_106;
wire tag_mem_105;
wire tag_mem_104;
wire tag_mem_111;
wire tag_mem_110;
wire tag_mem_109;
wire tag_mem_108;
wire data_mem_grain10_25;
wire data_mem_grain10_24;
wire data_mem_grain10_23;
wire data_mem_grain10_22;
wire data_mem_grain10_29;
wire data_mem_grain10_28;
wire data_mem_grain10_27;
wire data_mem_grain10_26;
wire data_mem_grain10_33;
wire data_mem_grain10_32;
wire data_mem_grain10_31;
wire data_mem_grain10_30;
wire data_mem_grain10_37;
wire data_mem_grain10_36;
wire data_mem_grain10_35;
wire data_mem_grain10_34;
wire data_mem_grain11_25;
wire data_mem_grain11_24;
wire data_mem_grain11_23;
wire data_mem_grain11_22;
wire data_mem_grain11_29;
wire data_mem_grain11_28;
wire data_mem_grain11_27;
wire data_mem_grain11_26;
wire data_mem_grain11_33;
wire data_mem_grain11_32;
wire data_mem_grain11_31;
wire data_mem_grain11_30;
wire data_mem_grain11_37;
wire data_mem_grain11_36;
wire data_mem_grain11_35;
wire data_mem_grain11_34;
wire data_mem_grain12_25;
wire data_mem_grain12_24;
wire data_mem_grain12_23;
wire data_mem_grain12_22;
wire data_mem_grain12_29;
wire data_mem_grain12_28;
wire data_mem_grain12_27;
wire data_mem_grain12_26;
wire data_mem_grain12_33;
wire data_mem_grain12_32;
wire data_mem_grain12_31;
wire data_mem_grain12_30;
wire data_mem_grain12_37;
wire data_mem_grain12_36;
wire data_mem_grain12_35;
wire data_mem_grain12_34;
wire data_mem_grain13_25;
wire data_mem_grain13_24;
wire data_mem_grain13_23;
wire data_mem_grain13_22;
wire data_mem_grain13_29;
wire data_mem_grain13_28;
wire data_mem_grain13_27;
wire data_mem_grain13_26;
wire data_mem_grain13_33;
wire data_mem_grain13_32;
wire data_mem_grain13_31;
wire data_mem_grain13_30;
wire data_mem_grain13_37;
wire data_mem_grain13_36;
wire data_mem_grain13_35;
wire data_mem_grain13_34;
wire data_mem_grain14_25;
wire data_mem_grain14_24;
wire data_mem_grain14_23;
wire data_mem_grain14_22;
wire data_mem_grain14_29;
wire data_mem_grain14_28;
wire data_mem_grain14_27;
wire data_mem_grain14_26;
wire data_mem_grain14_33;
wire data_mem_grain14_32;
wire data_mem_grain14_31;
wire data_mem_grain14_30;
wire data_mem_grain14_37;
wire data_mem_grain14_36;
wire data_mem_grain14_35;
wire data_mem_grain14_34;
wire data_mem_grain15_25;
wire data_mem_grain15_24;
wire data_mem_grain15_23;
wire data_mem_grain15_22;
wire data_mem_grain15_29;
wire data_mem_grain15_28;
wire data_mem_grain15_27;
wire data_mem_grain15_26;
wire data_mem_grain15_33;
wire data_mem_grain15_32;
wire data_mem_grain15_31;
wire data_mem_grain15_30;
wire data_mem_grain15_37;
wire data_mem_grain15_36;
wire data_mem_grain15_35;
wire data_mem_grain15_34;
wire data_mem_grain0_25;
wire data_mem_grain0_24;
wire data_mem_grain0_23;
wire data_mem_grain0_22;
wire data_mem_grain0_29;
wire data_mem_grain0_28;
wire data_mem_grain0_27;
wire data_mem_grain0_26;
wire data_mem_grain0_33;
wire data_mem_grain0_32;
wire data_mem_grain0_31;
wire data_mem_grain0_30;
wire data_mem_grain0_37;
wire data_mem_grain0_36;
wire data_mem_grain0_35;
wire data_mem_grain0_34;
wire data_mem_grain1_25;
wire data_mem_grain1_24;
wire data_mem_grain1_23;
wire data_mem_grain1_22;
wire data_mem_grain1_29;
wire data_mem_grain1_28;
wire data_mem_grain1_27;
wire data_mem_grain1_26;
wire data_mem_grain1_33;
wire data_mem_grain1_32;
wire data_mem_grain1_31;
wire data_mem_grain1_30;
wire data_mem_grain1_37;
wire data_mem_grain1_36;
wire data_mem_grain1_35;
wire data_mem_grain1_34;
wire data_mem_grain2_25;
wire data_mem_grain2_24;
wire data_mem_grain2_23;
wire data_mem_grain2_22;
wire data_mem_grain2_29;
wire data_mem_grain2_28;
wire data_mem_grain2_27;
wire data_mem_grain2_26;
wire data_mem_grain2_33;
wire data_mem_grain2_32;
wire data_mem_grain2_31;
wire data_mem_grain2_30;
wire data_mem_grain2_37;
wire data_mem_grain2_36;
wire data_mem_grain2_35;
wire data_mem_grain2_34;
wire data_mem_grain3_25;
wire data_mem_grain3_24;
wire data_mem_grain3_23;
wire data_mem_grain3_22;
wire data_mem_grain3_29;
wire data_mem_grain3_28;
wire data_mem_grain3_27;
wire data_mem_grain3_26;
wire data_mem_grain3_33;
wire data_mem_grain3_32;
wire data_mem_grain3_31;
wire data_mem_grain3_30;
wire data_mem_grain3_37;
wire data_mem_grain3_36;
wire data_mem_grain3_35;
wire data_mem_grain3_34;
wire data_mem_grain4_25;
wire data_mem_grain4_24;
wire data_mem_grain4_23;
wire data_mem_grain4_22;
wire data_mem_grain4_29;
wire data_mem_grain4_28;
wire data_mem_grain4_27;
wire data_mem_grain4_26;
wire data_mem_grain4_33;
wire data_mem_grain4_32;
wire data_mem_grain4_31;
wire data_mem_grain4_30;
wire data_mem_grain4_37;
wire data_mem_grain4_36;
wire data_mem_grain4_35;
wire data_mem_grain4_34;
wire data_mem_grain5_25;
wire data_mem_grain5_24;
wire data_mem_grain5_23;
wire data_mem_grain5_22;
wire data_mem_grain5_29;
wire data_mem_grain5_28;
wire data_mem_grain5_27;
wire data_mem_grain5_26;
wire data_mem_grain5_33;
wire data_mem_grain5_32;
wire data_mem_grain5_31;
wire data_mem_grain5_30;
wire data_mem_grain5_37;
wire data_mem_grain5_36;
wire data_mem_grain5_35;
wire data_mem_grain5_34;
wire data_mem_grain6_25;
wire data_mem_grain6_24;
wire data_mem_grain6_23;
wire data_mem_grain6_22;
wire data_mem_grain6_29;
wire data_mem_grain6_28;
wire data_mem_grain6_27;
wire data_mem_grain6_26;
wire data_mem_grain6_33;
wire data_mem_grain6_32;
wire data_mem_grain6_31;
wire data_mem_grain6_30;
wire data_mem_grain6_37;
wire data_mem_grain6_36;
wire data_mem_grain6_35;
wire data_mem_grain6_34;
wire data_mem_grain7_25;
wire data_mem_grain7_24;
wire data_mem_grain7_23;
wire data_mem_grain7_22;
wire data_mem_grain7_29;
wire data_mem_grain7_28;
wire data_mem_grain7_27;
wire data_mem_grain7_26;
wire data_mem_grain7_33;
wire data_mem_grain7_32;
wire data_mem_grain7_31;
wire data_mem_grain7_30;
wire data_mem_grain7_37;
wire data_mem_grain7_36;
wire data_mem_grain7_35;
wire data_mem_grain7_34;
wire data_mem_grain8_25;
wire data_mem_grain8_24;
wire data_mem_grain8_23;
wire data_mem_grain8_22;
wire data_mem_grain8_29;
wire data_mem_grain8_28;
wire data_mem_grain8_27;
wire data_mem_grain8_26;
wire data_mem_grain8_33;
wire data_mem_grain8_32;
wire data_mem_grain8_31;
wire data_mem_grain8_30;
wire data_mem_grain8_37;
wire data_mem_grain8_36;
wire data_mem_grain8_35;
wire data_mem_grain8_34;
wire data_mem_grain9_25;
wire data_mem_grain9_24;
wire data_mem_grain9_23;
wire data_mem_grain9_22;
wire data_mem_grain9_29;
wire data_mem_grain9_28;
wire data_mem_grain9_27;
wire data_mem_grain9_26;
wire data_mem_grain9_33;
wire data_mem_grain9_32;
wire data_mem_grain9_31;
wire data_mem_grain9_30;
wire data_mem_grain9_37;
wire data_mem_grain9_36;
wire data_mem_grain9_35;
wire data_mem_grain9_34;
wire n21214_2;
wire n21215_2;
wire n21216_2;
wire n21217_2;
wire n21210_2;
wire n21211_2;
wire n21212_2;
wire n21213_2;
wire n21288_2;
wire n21289_2;
wire n21290_2;
wire n21291_2;
wire n21284_2;
wire n21285_2;
wire n21286_2;
wire n21287_2;
wire sys2x_clk;
wire sys_clk;
wire gw2ddrphy_lock0;
wire gw2ddrphy_pad_oddrx2f0;
wire gw2ddrphy0;
wire gw2ddrphy_pad_clk;
wire gw2ddrphy1;
wire gw2ddrphy_pad_oddrx2f1;
wire gw2ddrphy2;
wire ddram_reset_n_d;
wire gw2ddrphy3;
wire gw2ddrphy_pad_oddrx2f2;
wire gw2ddrphy4;
wire ddram_cs_n_d;
wire gw2ddrphy5;
wire gw2ddrphy_pad_oddrx2f3;
wire gw2ddrphy6;
wire gw2ddrphy7;
wire gw2ddrphy_pad_oddrx2f4;
wire gw2ddrphy8;
wire gw2ddrphy9;
wire gw2ddrphy_pad_oddrx2f5;
wire gw2ddrphy10;
wire gw2ddrphy11;
wire gw2ddrphy_pad_oddrx2f6;
wire gw2ddrphy12;
wire gw2ddrphy13;
wire gw2ddrphy_pad_oddrx2f7;
wire gw2ddrphy14;
wire gw2ddrphy15;
wire gw2ddrphy_pad_oddrx2f8;
wire gw2ddrphy16;
wire gw2ddrphy17;
wire gw2ddrphy_pad_oddrx2f9;
wire gw2ddrphy18;
wire gw2ddrphy19;
wire gw2ddrphy_pad_oddrx2f10;
wire gw2ddrphy20;
wire gw2ddrphy21;
wire gw2ddrphy_pad_oddrx2f11;
wire gw2ddrphy22;
wire gw2ddrphy23;
wire gw2ddrphy_pad_oddrx2f12;
wire gw2ddrphy24;
wire gw2ddrphy25;
wire gw2ddrphy_pad_oddrx2f13;
wire gw2ddrphy26;
wire gw2ddrphy27;
wire gw2ddrphy_pad_oddrx2f14;
wire gw2ddrphy28;
wire gw2ddrphy29;
wire gw2ddrphy_pad_oddrx2f15;
wire gw2ddrphy30;
wire gw2ddrphy31;
wire gw2ddrphy_pad_oddrx2f16;
wire gw2ddrphy32;
wire gw2ddrphy33;
wire gw2ddrphy_pad_oddrx2f17;
wire gw2ddrphy34;
wire gw2ddrphy35;
wire gw2ddrphy_pad_oddrx2f18;
wire gw2ddrphy36;
wire gw2ddrphy37;
wire gw2ddrphy_pad_oddrx2f19;
wire gw2ddrphy38;
wire gw2ddrphy39;
wire gw2ddrphy_pad_oddrx2f20;
wire gw2ddrphy40;
wire ddram_ras_n_d;
wire gw2ddrphy41;
wire gw2ddrphy_pad_oddrx2f21;
wire gw2ddrphy42;
wire ddram_cas_n_d;
wire gw2ddrphy43;
wire gw2ddrphy_pad_oddrx2f22;
wire gw2ddrphy44;
wire ddram_we_n_d;
wire gw2ddrphy45;
wire gw2ddrphy_pad_oddrx2f23;
wire gw2ddrphy46;
wire ddram_cke_d;
wire gw2ddrphy47;
wire gw2ddrphy_pad_oddrx2f24;
wire gw2ddrphy48;
wire ddram_odt_d;
wire gw2ddrphy49;
wire gw2ddrphy_dqsr900;
wire gw2ddrphy_dqsw0;
wire gw2ddrphy_dqsw2700;
wire gw2ddrphy_burstdet0;
wire gw2ddrphy50;
wire gw2ddrphy51;
wire gw2ddrphy_dqs_o0;
wire gw2ddrphy_dqs_o_oen0;
wire gw2ddrphy52;
wire gw2ddrphy_dq_o0;
wire gw2ddrphy_dq_o_oen0;
wire gw2ddrphy_dq_o1;
wire gw2ddrphy_dq_o_oen1;
wire gw2ddrphy_dq_o2;
wire gw2ddrphy_dq_o_oen2;
wire gw2ddrphy_dq_o3;
wire gw2ddrphy_dq_o_oen3;
wire gw2ddrphy_dq_o4;
wire gw2ddrphy_dq_o_oen4;
wire gw2ddrphy_dq_o5;
wire gw2ddrphy_dq_o_oen5;
wire gw2ddrphy_dq_o6;
wire gw2ddrphy_dq_o_oen6;
wire gw2ddrphy_dq_o7;
wire gw2ddrphy_dq_o_oen7;
wire gw2ddrphy_dqsr901;
wire gw2ddrphy_dqsw1;
wire gw2ddrphy_dqsw2701;
wire gw2ddrphy_burstdet1;
wire gw2ddrphy53;
wire gw2ddrphy54;
wire gw2ddrphy_dqs_o1;
wire gw2ddrphy_dqs_o_oen1;
wire gw2ddrphy55;
wire gw2ddrphy_dq_o8;
wire gw2ddrphy_dq_o_oen8;
wire gw2ddrphy_dq_o9;
wire gw2ddrphy_dq_o_oen9;
wire gw2ddrphy_dq_o10;
wire gw2ddrphy_dq_o_oen10;
wire gw2ddrphy_dq_o11;
wire gw2ddrphy_dq_o_oen11;
wire gw2ddrphy_dq_o12;
wire gw2ddrphy_dq_o_oen12;
wire gw2ddrphy_dq_o13;
wire gw2ddrphy_dq_o_oen13;
wire gw2ddrphy_dq_o14;
wire gw2ddrphy_dq_o_oen14;
wire gw2ddrphy_dq_o15;
wire gw2ddrphy_dq_o_oen15;
wire crg_clkout;
wire builder_soclinux_gw2apll0;
wire builder_soclinux_gw2apll1;
wire builder_soclinux_gw2apll2;
wire crg_locked;
wire n13756_2;
wire n13756_1_1;
wire n13755_2;
wire n13755_1_1;
wire n13754_2;
wire n13754_1_1;
wire n13753_2;
wire n13753_1_1;
wire n13752_2;
wire n13752_1_0_COUT;
wire n13806_2;
wire n13806_1_1;
wire n13805_2;
wire n13805_1_1;
wire n13804_2;
wire n13804_1_1;
wire n13803_2;
wire n13803_1_1;
wire n13802_2;
wire n13802_1_0_COUT;
wire n13524_1;
wire n13524_2;
wire n13523_1;
wire n13523_2;
wire n13522_1;
wire n13522_2;
wire n13521_1;
wire n13521_2;
wire n13520_1;
wire n13520_2;
wire n13519_1;
wire n13519_2;
wire n13518_1;
wire n13518_2;
wire n13517_1;
wire n13517_2;
wire n13516_1;
wire n13516_2;
wire n13515_1;
wire n13515_2;
wire n13514_1;
wire n13514_2;
wire n13513_1;
wire n13513_2;
wire n13512_1;
wire n13512_2;
wire n13511_1;
wire n13511_2;
wire n13510_1;
wire n13510_2;
wire n13509_1;
wire n13509_2;
wire n13508_1;
wire n13508_2;
wire n13507_1;
wire n13507_2;
wire n13506_1;
wire n13506_2;
wire n13505_1;
wire n13505_2;
wire n13504_1;
wire n13504_2;
wire n13503_1;
wire n13503_2;
wire n13502_1;
wire n13502_2;
wire n13501_1;
wire n13501_2;
wire n13500_1;
wire n13500_2;
wire n13499_1;
wire n13499_2;
wire n13498_1;
wire n13498_2;
wire n13497_1;
wire n13497_2;
wire n13496_1;
wire n13496_2;
wire n13495_1;
wire n13495_2;
wire n13494_1;
wire n13494_0_COUT;
wire n16152_1;
wire n16152_2;
wire n16151_1;
wire n16151_2;
wire n16150_1;
wire n16150_2;
wire n16149_1;
wire n16149_2;
wire n16148_1;
wire n16148_2;
wire n16147_1;
wire n16147_2;
wire n16146_1;
wire n16146_2;
wire n16145_1;
wire n16145_2;
wire n16144_1;
wire n16144_2;
wire n16143_1;
wire n16143_2;
wire n16142_1;
wire n16142_2;
wire n16141_1;
wire n16141_2;
wire n16140_1;
wire n16140_2;
wire n16139_1;
wire n16139_2;
wire n16138_1;
wire n16138_0_COUT;
wire n13363_2;
wire n13363_3;
wire n13362_2;
wire n13362_3;
wire n13361_2;
wire n13361_3;
wire n13360_2;
wire n13360_3;
wire n13359_2;
wire n13359_3;
wire n13358_2;
wire n13358_3;
wire n13357_2;
wire n13357_3;
wire n13356_2;
wire n13356_3;
wire n13355_2;
wire n13355_3;
wire n13354_2;
wire n13354_3;
wire n13353_2;
wire n13353_3;
wire n13352_2;
wire n13352_3;
wire n13351_2;
wire n13351_3;
wire n13350_2;
wire n13350_3;
wire n13349_2;
wire n13349_0_COUT;
wire n13418_2;
wire n13418_3;
wire n13417_2;
wire n13417_3;
wire n13416_2;
wire n13416_3;
wire n13415_2;
wire n13415_3;
wire n13414_2;
wire n13414_3;
wire n13413_2;
wire n13413_3;
wire n13412_2;
wire n13412_3;
wire n13411_2;
wire n13411_3;
wire n13410_2;
wire n13410_3;
wire n13409_2;
wire n13409_3;
wire n13408_2;
wire n13408_3;
wire n13407_2;
wire n13407_3;
wire n13406_2;
wire n13406_3;
wire n13405_2;
wire n13405_3;
wire n13404_2;
wire n13404_3;
wire n13403_2;
wire n13403_3;
wire n13402_2;
wire n13402_3;
wire n13401_2;
wire n13401_3;
wire n13400_2;
wire n13400_0_COUT;
wire n14329_2;
wire n14329_3;
wire n14328_2;
wire n14328_3;
wire n14327_2;
wire n14327_3;
wire n14326_2;
wire n14326_3;
wire n14325_2;
wire n14325_3;
wire n14324_2;
wire n14324_3;
wire n14323_2;
wire n14323_3;
wire n14322_2;
wire n14322_0_COUT;
wire n14431_2;
wire n14431_3;
wire n14430_2;
wire n14430_3;
wire n14429_2;
wire n14429_3;
wire n14428_2;
wire n14428_3;
wire n14427_2;
wire n14427_3;
wire n14426_2;
wire n14426_3;
wire n14425_2;
wire n14425_3;
wire n14424_2;
wire n14424_3;
wire n14423_2;
wire n14423_3;
wire n14422_2;
wire n14422_3;
wire n14421_2;
wire n14421_3;
wire n14420_2;
wire n14420_3;
wire n14419_2;
wire n14419_3;
wire n14418_2;
wire n14418_3;
wire n14417_2;
wire n14417_3;
wire n14416_2;
wire n14416_3;
wire n14415_2;
wire n14415_3;
wire n14414_2;
wire n14414_3;
wire n14413_2;
wire n14413_3;
wire n14412_2;
wire n14412_3;
wire n14411_2;
wire n14411_3;
wire n14410_2;
wire n14410_3;
wire n14409_2;
wire n14409_3;
wire n14408_2;
wire n14408_3;
wire n14407_2;
wire n14407_0_COUT;
wire n16091_2;
wire n16091_3;
wire n16090_2;
wire n16090_3;
wire n16089_2;
wire n16089_3;
wire n16088_2;
wire n16088_3;
wire n16087_2;
wire n16087_3;
wire n16086_2;
wire n16086_3;
wire n16085_2;
wire n16085_3;
wire n16084_2;
wire n16084_3;
wire n16083_2;
wire n16083_3;
wire n16082_2;
wire n16082_3;
wire n16081_2;
wire n16081_3;
wire n16080_2;
wire n16080_3;
wire n16079_2;
wire n16079_3;
wire n16078_2;
wire n16078_3;
wire n16077_2;
wire n16077_3;
wire n16076_2;
wire n16076_3;
wire n16075_2;
wire n16075_3;
wire n16074_2;
wire n16074_3;
wire n16073_2;
wire n16073_3;
wire n16072_2;
wire n16072_3;
wire n16071_2;
wire n16071_0_COUT;
wire n4140_1_SUM;
wire n4140_3;
wire n4141_1_SUM;
wire n4141_3;
wire n4142_1_SUM;
wire n4142_3;
wire n4143_1_SUM;
wire n4143_3;
wire n4144_1_SUM;
wire n4144_3;
wire n4145_1_SUM;
wire n4145_3;
wire n4146_1_SUM;
wire n4146_3;
wire n4147_1_SUM;
wire n4147_3;
wire n4148_1_SUM;
wire n4148_3;
wire n4149_1_SUM;
wire n4149_3;
wire n4150_1_SUM;
wire n4150_3;
wire n4151_1_SUM;
wire n4151_3;
wire n4152_1_SUM;
wire n4152_3;
wire n4177_1_SUM;
wire n4177_3;
wire n4178_1_SUM;
wire n4178_3;
wire n4179_1_SUM;
wire n4179_3;
wire n4180_1_SUM;
wire n4180_3;
wire n4181_1_SUM;
wire n4181_3;
wire n4182_1_SUM;
wire n4182_3;
wire n4183_1_SUM;
wire n4183_3;
wire n4184_1_SUM;
wire n4184_3;
wire n4185_1_SUM;
wire n4185_3;
wire n4186_1_SUM;
wire n4186_3;
wire n4187_1_SUM;
wire n4187_3;
wire n4188_1_SUM;
wire n4188_3;
wire n4189_1_SUM;
wire n4190_2;
wire n4545_1_SUM;
wire n4545_3;
wire n4546_1_SUM;
wire n4546_3;
wire n4547_1_SUM;
wire n4547_3;
wire n4548_1_SUM;
wire n4548_3;
wire n4549_1_SUM;
wire n4549_3;
wire n4550_1_SUM;
wire n4550_3;
wire n4551_1_SUM;
wire n4551_3;
wire n4552_1_SUM;
wire n4552_3;
wire n4553_1_SUM;
wire n4553_3;
wire n4554_1_SUM;
wire n4554_3;
wire n4555_1_SUM;
wire n4555_3;
wire n4556_1_SUM;
wire n4556_3;
wire n4557_1_SUM;
wire n4557_3;
wire n4582_1_SUM;
wire n4582_3;
wire n4583_1_SUM;
wire n4583_3;
wire n4584_1_SUM;
wire n4584_3;
wire n4585_1_SUM;
wire n4585_3;
wire n4586_1_SUM;
wire n4586_3;
wire n4587_1_SUM;
wire n4587_3;
wire n4588_1_SUM;
wire n4588_3;
wire n4589_1_SUM;
wire n4589_3;
wire n4590_1_SUM;
wire n4590_3;
wire n4591_1_SUM;
wire n4591_3;
wire n4592_1_SUM;
wire n4592_3;
wire n4593_1_SUM;
wire n4593_3;
wire n4594_1_SUM;
wire n4595_2;
wire n4950_1_SUM;
wire n4950_3;
wire n4951_1_SUM;
wire n4951_3;
wire n4952_1_SUM;
wire n4952_3;
wire n4953_1_SUM;
wire n4953_3;
wire n4954_1_SUM;
wire n4954_3;
wire n4955_1_SUM;
wire n4955_3;
wire n4956_1_SUM;
wire n4956_3;
wire n4957_1_SUM;
wire n4957_3;
wire n4958_1_SUM;
wire n4958_3;
wire n4959_1_SUM;
wire n4959_3;
wire n4960_1_SUM;
wire n4960_3;
wire n4961_1_SUM;
wire n4961_3;
wire n4962_1_SUM;
wire n4962_3;
wire n4987_1_SUM;
wire n4987_3;
wire n4988_1_SUM;
wire n4988_3;
wire n4989_1_SUM;
wire n4989_3;
wire n4990_1_SUM;
wire n4990_3;
wire n4991_1_SUM;
wire n4991_3;
wire n4992_1_SUM;
wire n4992_3;
wire n4993_1_SUM;
wire n4993_3;
wire n4994_1_SUM;
wire n4994_3;
wire n4995_1_SUM;
wire n4995_3;
wire n4996_1_SUM;
wire n4996_3;
wire n4997_1_SUM;
wire n4997_3;
wire n4998_1_SUM;
wire n4998_3;
wire n4999_1_SUM;
wire n5000_2;
wire n5355_1_SUM;
wire n5355_3;
wire n5356_1_SUM;
wire n5356_3;
wire n5357_1_SUM;
wire n5357_3;
wire n5358_1_SUM;
wire n5358_3;
wire n5359_1_SUM;
wire n5359_3;
wire n5360_1_SUM;
wire n5360_3;
wire n5361_1_SUM;
wire n5361_3;
wire n5362_1_SUM;
wire n5362_3;
wire n5363_1_SUM;
wire n5363_3;
wire n5364_1_SUM;
wire n5364_3;
wire n5365_1_SUM;
wire n5365_3;
wire n5366_1_SUM;
wire n5366_3;
wire n5367_1_SUM;
wire n5367_3;
wire n5392_1_SUM;
wire n5392_3;
wire n5393_1_SUM;
wire n5393_3;
wire n5394_1_SUM;
wire n5394_3;
wire n5395_1_SUM;
wire n5395_3;
wire n5396_1_SUM;
wire n5396_3;
wire n5397_1_SUM;
wire n5397_3;
wire n5398_1_SUM;
wire n5398_3;
wire n5399_1_SUM;
wire n5399_3;
wire n5400_1_SUM;
wire n5400_3;
wire n5401_1_SUM;
wire n5401_3;
wire n5402_1_SUM;
wire n5402_3;
wire n5403_1_SUM;
wire n5403_3;
wire n5404_1_SUM;
wire n5405_2;
wire n5760_1_SUM;
wire n5760_3;
wire n5761_1_SUM;
wire n5761_3;
wire n5762_1_SUM;
wire n5762_3;
wire n5763_1_SUM;
wire n5763_3;
wire n5764_1_SUM;
wire n5764_3;
wire n5765_1_SUM;
wire n5765_3;
wire n5766_1_SUM;
wire n5766_3;
wire n5767_1_SUM;
wire n5767_3;
wire n5768_1_SUM;
wire n5768_3;
wire n5769_1_SUM;
wire n5769_3;
wire n5770_1_SUM;
wire n5770_3;
wire n5771_1_SUM;
wire n5771_3;
wire n5772_1_SUM;
wire n5772_3;
wire n5797_1_SUM;
wire n5797_3;
wire n5798_1_SUM;
wire n5798_3;
wire n5799_1_SUM;
wire n5799_3;
wire n5800_1_SUM;
wire n5800_3;
wire n5801_1_SUM;
wire n5801_3;
wire n5802_1_SUM;
wire n5802_3;
wire n5803_1_SUM;
wire n5803_3;
wire n5804_1_SUM;
wire n5804_3;
wire n5805_1_SUM;
wire n5805_3;
wire n5806_1_SUM;
wire n5806_3;
wire n5807_1_SUM;
wire n5807_3;
wire n5808_1_SUM;
wire n5808_3;
wire n5809_1_SUM;
wire n5810_2;
wire n6165_1_SUM;
wire n6165_3;
wire n6166_1_SUM;
wire n6166_3;
wire n6167_1_SUM;
wire n6167_3;
wire n6168_1_SUM;
wire n6168_3;
wire n6169_1_SUM;
wire n6169_3;
wire n6170_1_SUM;
wire n6170_3;
wire n6171_1_SUM;
wire n6171_3;
wire n6172_1_SUM;
wire n6172_3;
wire n6173_1_SUM;
wire n6173_3;
wire n6174_1_SUM;
wire n6174_3;
wire n6175_1_SUM;
wire n6175_3;
wire n6176_1_SUM;
wire n6176_3;
wire n6177_1_SUM;
wire n6177_3;
wire n6202_1_SUM;
wire n6202_3;
wire n6203_1_SUM;
wire n6203_3;
wire n6204_1_SUM;
wire n6204_3;
wire n6205_1_SUM;
wire n6205_3;
wire n6206_1_SUM;
wire n6206_3;
wire n6207_1_SUM;
wire n6207_3;
wire n6208_1_SUM;
wire n6208_3;
wire n6209_1_SUM;
wire n6209_3;
wire n6210_1_SUM;
wire n6210_3;
wire n6211_1_SUM;
wire n6211_3;
wire n6212_1_SUM;
wire n6212_3;
wire n6213_1_SUM;
wire n6213_3;
wire n6214_1_SUM;
wire n6215_2;
wire n6570_1_SUM;
wire n6570_3;
wire n6571_1_SUM;
wire n6571_3;
wire n6572_1_SUM;
wire n6572_3;
wire n6573_1_SUM;
wire n6573_3;
wire n6574_1_SUM;
wire n6574_3;
wire n6575_1_SUM;
wire n6575_3;
wire n6576_1_SUM;
wire n6576_3;
wire n6577_1_SUM;
wire n6577_3;
wire n6578_1_SUM;
wire n6578_3;
wire n6579_1_SUM;
wire n6579_3;
wire n6580_1_SUM;
wire n6580_3;
wire n6581_1_SUM;
wire n6581_3;
wire n6582_1_SUM;
wire n6582_3;
wire n6607_1_SUM;
wire n6607_3;
wire n6608_1_SUM;
wire n6608_3;
wire n6609_1_SUM;
wire n6609_3;
wire n6610_1_SUM;
wire n6610_3;
wire n6611_1_SUM;
wire n6611_3;
wire n6612_1_SUM;
wire n6612_3;
wire n6613_1_SUM;
wire n6613_3;
wire n6614_1_SUM;
wire n6614_3;
wire n6615_1_SUM;
wire n6615_3;
wire n6616_1_SUM;
wire n6616_3;
wire n6617_1_SUM;
wire n6617_3;
wire n6618_1_SUM;
wire n6618_3;
wire n6619_1_SUM;
wire n6620_2;
wire n6975_1_SUM;
wire n6975_3;
wire n6976_1_SUM;
wire n6976_3;
wire n6977_1_SUM;
wire n6977_3;
wire n6978_1_SUM;
wire n6978_3;
wire n6979_1_SUM;
wire n6979_3;
wire n6980_1_SUM;
wire n6980_3;
wire n6981_1_SUM;
wire n6981_3;
wire n6982_1_SUM;
wire n6982_3;
wire n6983_1_SUM;
wire n6983_3;
wire n6984_1_SUM;
wire n6984_3;
wire n6985_1_SUM;
wire n6985_3;
wire n6986_1_SUM;
wire n6986_3;
wire n6987_1_SUM;
wire n6987_3;
wire n7012_1_SUM;
wire n7012_3;
wire n7013_1_SUM;
wire n7013_3;
wire n7014_1_SUM;
wire n7014_3;
wire n7015_1_SUM;
wire n7015_3;
wire n7016_1_SUM;
wire n7016_3;
wire n7017_1_SUM;
wire n7017_3;
wire n7018_1_SUM;
wire n7018_3;
wire n7019_1_SUM;
wire n7019_3;
wire n7020_1_SUM;
wire n7020_3;
wire n7021_1_SUM;
wire n7021_3;
wire n7022_1_SUM;
wire n7022_3;
wire n7023_1_SUM;
wire n7023_3;
wire n7024_1_SUM;
wire n7025_2;
wire n9466_1_SUM;
wire n9466_3;
wire n9467_1_SUM;
wire n9467_3;
wire n9468_1_SUM;
wire n9468_3;
wire n9469_1_SUM;
wire n9469_3;
wire n9470_1_SUM;
wire n9470_3;
wire n9471_1_SUM;
wire n9471_3;
wire n9472_1_SUM;
wire n9472_3;
wire n9473_1_SUM;
wire n9473_3;
wire n9474_1_SUM;
wire n9474_3;
wire n9475_1_SUM;
wire n9475_3;
wire n9476_1_SUM;
wire n9476_3;
wire n9477_1_SUM;
wire n9477_3;
wire n9478_1_SUM;
wire n9478_3;
wire n9479_1_SUM;
wire n9479_3;
wire n9480_1_SUM;
wire n9480_3;
wire n9481_1_SUM;
wire n9481_3;
wire n9482_1_SUM;
wire n9482_3;
wire n9483_1_SUM;
wire n9483_3;
wire n9484_1_SUM;
wire n9484_3;
wire n9485_1_SUM;
wire n9485_3;
wire n9486_1_SUM;
wire n9486_3;
wire n9487_1_SUM;
wire n9487_3;
wire n9488_1_SUM;
wire n9488_3;
wire builder_sync_f_array_muxed_25;
wire builder_sync_f_array_muxed_27;
wire builder_sync_f_array_muxed;
wire n15789_54;
wire n15789_56;
wire n15789_58;
wire n15963_54;
wire n15963_56;
wire n15963_58;
wire n15791_57;
wire n15791_59;
wire n15791_61;
wire n15791_63;
wire n15791_65;
wire n15791_67;
wire n15791_69;
wire n15965_57;
wire n15965_59;
wire n15965_61;
wire n15965_63;
wire n15965_65;
wire n15965_67;
wire n15965_69;
wire n18715_6;
wire n18716_6;
wire n18717_6;
wire n18718_6;
wire n18719_6;
wire n21019_6;
wire n21332_6;
wire n16067_5;
wire n13653_10;
wire n14389_7;
wire n13303_7;
wire n13714_6;
wire n13723_6;
wire n13764_6;
wire n13773_6;
wire n14675_6;
wire n14810_6;
wire n14817_6;
wire n14945_6;
wire n15080_6;
wire n15215_6;
wire n15350_6;
wire n16153_6;
wire n13364_7;
wire n13419_7;
wire n14330_7;
wire n14432_7;
wire n16092_7;
wire n15114_5;
wire n15384_5;
wire soclinux_tx_count_rs232phytx_next_value0_3_12;
wire soclinux_rx_count_rs232phyrx_next_value0_3_10;
wire n9607_4;
wire n9609_4;
wire n9611_4;
wire n9613_4;
wire soclinux_pbus_we;
wire soclinux_pbus_cyc;
wire when_BmbToWishbone_l29_5;
wire [5:0] builder_slave_sel;
wire [7:0] soclinux_tx_data_rs232phytx_next_value2;
wire [12:0] soclinux_sdram_master_p0_address;
wire [2:0] soclinux_sdram_master_p0_bank;
wire [12:0] soclinux_sdram_master_p1_address;
wire [2:0] soclinux_sdram_master_p1_bank;
wire [63:0] soclinux_sdram_master_p1_wrdata;
wire [127:0] soclinux_data_port_dat_w;
wire [3:0] gw2ddrphy_bitslip0_o;
wire [3:0] gw2ddrphy_bitslip1_o;
wire [3:0] gw2ddrphy_bitslip2_o;
wire [3:0] gw2ddrphy_bitslip3_o;
wire [3:0] gw2ddrphy_bitslip4_o;
wire [3:0] gw2ddrphy_bitslip5_o;
wire [3:0] gw2ddrphy_bitslip6_o;
wire [3:0] gw2ddrphy_bitslip7_o;
wire [3:0] gw2ddrphy_bitslip8_o;
wire [3:0] gw2ddrphy_bitslip9_o;
wire [3:0] gw2ddrphy_bitslip10_o;
wire [3:0] gw2ddrphy_bitslip11_o;
wire [3:0] gw2ddrphy_bitslip12_o;
wire [3:0] gw2ddrphy_bitslip13_o;
wire [3:0] gw2ddrphy_bitslip14_o;
wire [3:0] gw2ddrphy_bitslip15_o;
wire [1:0] builder_soclinux_refresher_next_state;
wire [2:0] builder_soclinux_bankmachine0_next_state;
wire [2:0] builder_soclinux_bankmachine1_next_state;
wire [2:0] builder_soclinux_bankmachine2_next_state;
wire [2:0] builder_soclinux_bankmachine3_next_state;
wire [2:0] builder_soclinux_bankmachine4_next_state;
wire [2:0] builder_soclinux_bankmachine5_next_state;
wire [2:0] builder_soclinux_bankmachine6_next_state;
wire [2:0] builder_soclinux_bankmachine7_next_state;
wire [3:2] builder_soclinux_multiplexer_next_state;
wire [1:0] builder_soclinux_fullmemorywe_next_state;
wire [10:10] builder_sync_rhs_array_muxed1;
wire [10:10] builder_sync_rhs_array_muxed8;
wire [2:0] soclinux_count_spimaster_next_value;
wire [0:0] soclinux_sdram_master_p1_wrdata_mask;
wire [7:0] soclinux_rx_source_payload_data;
wire [3:0] soclinux_ram_we;
wire [5:0] builder_slave_sel_r;
wire [19:0] builder_count;
wire [31:0] soclinux_bus_errors;
wire [31:28] soclinux_tx_phase;
wire [3:0] soclinux_tx_count;
wire [7:0] soclinux_tx_data;
wire [31:28] soclinux_rx_phase;
wire [3:0] soclinux_rx_count;
wire [3:0] soclinux_uart_tx_fifo_produce;
wire [3:0] soclinux_uart_tx_fifo_consume;
wire [3:0] soclinux_uart_rx_fifo_produce;
wire [3:0] soclinux_uart_rx_fifo_consume;
wire [31:0] soclinux_timer_value;
wire [31:0] soclinux_timer_value_status;
wire [7:7] gw2ddrphy_dm_o_data_d0;
wire [3:3] gw2ddrphy_dm_o_data_muxed0;
wire [7:4] gw2ddrphy_dq_o_data_d0;
wire [3:0] gw2ddrphy_dq_o_data_muxed0;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d0;
wire [7:4] gw2ddrphy_dq_o_data_d1;
wire [3:0] gw2ddrphy_dq_o_data_muxed1;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d1;
wire [7:4] gw2ddrphy_dq_o_data_d2;
wire [3:0] gw2ddrphy_dq_o_data_muxed2;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d2;
wire [7:4] gw2ddrphy_dq_o_data_d3;
wire [3:0] gw2ddrphy_dq_o_data_muxed3;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d3;
wire [7:4] gw2ddrphy_dq_o_data_d4;
wire [3:0] gw2ddrphy_dq_o_data_muxed4;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d4;
wire [7:4] gw2ddrphy_dq_o_data_d5;
wire [3:0] gw2ddrphy_dq_o_data_muxed5;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d5;
wire [7:4] gw2ddrphy_dq_o_data_d6;
wire [3:0] gw2ddrphy_dq_o_data_muxed6;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d6;
wire [7:4] gw2ddrphy_dq_o_data_d7;
wire [3:0] gw2ddrphy_dq_o_data_muxed7;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d7;
wire [7:4] gw2ddrphy_dq_o_data_d8;
wire [3:0] gw2ddrphy_dq_o_data_muxed8;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d8;
wire [7:4] gw2ddrphy_dq_o_data_d9;
wire [3:0] gw2ddrphy_dq_o_data_muxed9;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d9;
wire [7:4] gw2ddrphy_dq_o_data_d10;
wire [3:0] gw2ddrphy_dq_o_data_muxed10;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d10;
wire [7:4] gw2ddrphy_dq_o_data_d11;
wire [3:0] gw2ddrphy_dq_o_data_muxed11;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d11;
wire [7:4] gw2ddrphy_dq_o_data_d12;
wire [3:0] gw2ddrphy_dq_o_data_muxed12;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d12;
wire [7:4] gw2ddrphy_dq_o_data_d13;
wire [3:0] gw2ddrphy_dq_o_data_muxed13;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d13;
wire [7:4] gw2ddrphy_dq_o_data_d14;
wire [3:0] gw2ddrphy_dq_o_data_muxed14;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d14;
wire [7:4] gw2ddrphy_dq_o_data_d15;
wire [3:0] gw2ddrphy_dq_o_data_muxed15;
wire [3:0] gw2ddrphy_dq_i_bitslip_o_d15;
wire [7:0] gw2ddrphy_bitslip0_r;
wire [7:0] gw2ddrphy_bitslip1_r;
wire [7:0] gw2ddrphy_bitslip2_r;
wire [7:0] gw2ddrphy_bitslip3_r;
wire [7:0] gw2ddrphy_bitslip4_r;
wire [7:0] gw2ddrphy_bitslip5_r;
wire [7:0] gw2ddrphy_bitslip6_r;
wire [7:0] gw2ddrphy_bitslip7_r;
wire [7:0] gw2ddrphy_bitslip8_r;
wire [7:0] gw2ddrphy_bitslip9_r;
wire [7:0] gw2ddrphy_bitslip10_r;
wire [7:0] gw2ddrphy_bitslip11_r;
wire [7:0] gw2ddrphy_bitslip12_r;
wire [7:0] gw2ddrphy_bitslip13_r;
wire [7:0] gw2ddrphy_bitslip14_r;
wire [7:0] gw2ddrphy_bitslip15_r;
wire [8:0] soclinux_sdram_timer_count1;
wire [10:10] soclinux_sdram_cmd_payload_a;
wire [25:0] soclinux_sdram_zqcs_timer_count1;
wire [12:0] soclinux_sdram_bankmachine0_row;
wire [2:0] soclinux_sdram_bankmachine0_produce;
wire [2:0] soclinux_sdram_bankmachine0_consume;
wire [19:0] soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine1_row;
wire [2:0] soclinux_sdram_bankmachine1_produce;
wire [2:0] soclinux_sdram_bankmachine1_consume;
wire [19:0] soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine2_row;
wire [2:0] soclinux_sdram_bankmachine2_produce;
wire [2:0] soclinux_sdram_bankmachine2_consume;
wire [19:0] soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine3_row;
wire [2:0] soclinux_sdram_bankmachine3_produce;
wire [2:0] soclinux_sdram_bankmachine3_consume;
wire [19:0] soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine4_row;
wire [2:0] soclinux_sdram_bankmachine4_produce;
wire [2:0] soclinux_sdram_bankmachine4_consume;
wire [19:0] soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine5_row;
wire [2:0] soclinux_sdram_bankmachine5_produce;
wire [2:0] soclinux_sdram_bankmachine5_consume;
wire [19:0] soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine6_row;
wire [2:0] soclinux_sdram_bankmachine6_produce;
wire [2:0] soclinux_sdram_bankmachine6_consume;
wire [19:0] soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr;
wire [12:0] soclinux_sdram_bankmachine7_row;
wire [2:0] soclinux_sdram_bankmachine7_produce;
wire [2:0] soclinux_sdram_bankmachine7_consume;
wire [19:0] soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr;
wire [2:0] soclinux_sdram_choose_cmd_grant;
wire [2:0] soclinux_sdram_choose_req_grant;
wire [2:0] soclinux_sdram_dfi_p0_bank;
wire [12:0] soclinux_sdram_dfi_p0_address;
wire [2:0] soclinux_sdram_dfi_p1_bank;
wire [12:0] soclinux_sdram_dfi_p1_address;
wire [2:0] soclinux_sdram_tfawcon_window;
wire [1:0] soclinux_adr_offset_r;
wire [5:0] leds_chaser;
wire [21:0] leds_count;
wire [15:0] soclinux_clk_divider1;
wire [7:0] soclinux_mosi_data;
wire [7:0] soclinux_miso_data;
wire [7:0] soclinux_miso;
wire [2:0] soclinux_count;
wire [1:0] builder_soclinux_wishbone2csr_state;
wire [13:0] builder_soclinux_adr;
wire [4:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
wire [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
wire [1:0] soclinux_reset_storage;
wire [31:0] soclinux_scratch_storage;
wire [1:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
wire [1:0] gw2ddrphy_dly_sel_storage;
wire [5:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
wire [5:0] leds_storage;
wire [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r;
wire [3:0] soclinux_sdram_storage;
wire [7:0] soclinux_sdram_phaseinjector0_command_storage;
wire [12:0] soclinux_sdram_phaseinjector0_address_storage;
wire [2:0] soclinux_sdram_phaseinjector0_baddress_storage;
wire [63:0] soclinux_sdram_phaseinjector0_wrdata_storage;
wire [7:0] soclinux_sdram_phaseinjector1_command_storage;
wire [12:0] soclinux_sdram_phaseinjector1_address_storage;
wire [2:0] soclinux_sdram_phaseinjector1_baddress_storage;
wire [63:0] soclinux_sdram_phaseinjector1_wrdata_storage;
wire [16:0] builder_csr_bankarray_interface5_bank_bus_dat_r;
wire [15:0] soclinux_control_storage;
wire [7:0] soclinux_mosi_storage;
wire [16:0] soclinux_cs_storage;
wire [15:0] soclinux_storage;
wire [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r;
wire [31:0] soclinux_timer_load_storage;
wire [31:0] soclinux_timer_reload_storage;
wire [7:0] builder_csr_bankarray_interface7_bank_bus_dat_r;
wire [1:0] soclinux_uart_pending_r;
wire [1:0] soclinux_uart_enable_storage;
wire [4:0] builder_multiregimpl2_regs0;
wire [4:0] builder_multiregimpl2_regs1;
wire [6:2] sram_adr0;
wire [4:0] mem_adr0;
wire [7:0] storage_dat1;
wire [7:0] storage_1_dat1;
wire [15:0] crg_por_count;
wire [6:0] gw2ddrphy_counter;
wire [4:0] soclinux_uart_tx_fifo_level0;
wire [4:0] soclinux_uart_rx_fifo_level0;
wire [2:0] gw2ddrphy_rdly0;
wire [1:0] gw2ddrphy_burstdet_seen_status;
wire [2:0] gw2ddrphy_rdly1;
wire [6:0] soclinux_sdram_sequencer_counter;
wire [5:0] soclinux_sdram_zqcs_executer_counter;
wire [1:0] builder_soclinux_refresher_state;
wire [3:0] soclinux_sdram_bankmachine0_level;
wire [2:0] soclinux_sdram_bankmachine0_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine0_trccon_count;
wire [1:0] soclinux_sdram_bankmachine0_trascon_count;
wire [3:0] soclinux_sdram_bankmachine1_level;
wire [2:0] soclinux_sdram_bankmachine1_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine1_trccon_count;
wire [1:0] soclinux_sdram_bankmachine1_trascon_count;
wire [3:0] soclinux_sdram_bankmachine2_level;
wire [2:0] soclinux_sdram_bankmachine2_twtpcon_count;
wire [3:0] soclinux_sdram_bankmachine3_level;
wire [2:0] soclinux_sdram_bankmachine3_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine3_trccon_count;
wire [1:0] soclinux_sdram_bankmachine3_trascon_count;
wire [3:0] soclinux_sdram_bankmachine4_level;
wire [2:0] soclinux_sdram_bankmachine4_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine4_trccon_count;
wire [1:0] soclinux_sdram_bankmachine4_trascon_count;
wire [3:0] soclinux_sdram_bankmachine5_level;
wire [2:0] soclinux_sdram_bankmachine5_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine5_trccon_count;
wire [1:0] soclinux_sdram_bankmachine5_trascon_count;
wire [3:0] soclinux_sdram_bankmachine6_level;
wire [2:0] soclinux_sdram_bankmachine6_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine6_trccon_count;
wire [1:0] soclinux_sdram_bankmachine6_trascon_count;
wire [3:0] soclinux_sdram_bankmachine7_level;
wire [2:0] soclinux_sdram_bankmachine7_twtpcon_count;
wire [1:0] soclinux_sdram_bankmachine7_trccon_count;
wire [1:0] soclinux_sdram_bankmachine7_trascon_count;
wire [4:0] soclinux_sdram_time0;
wire [3:0] soclinux_sdram_time1;
wire [2:0] soclinux_sdram_twtrcon_count;
wire [2:0] soclinux_mosi_sel;
wire [1:0] builder_soclinux_litedramwishbone2native_state;
wire [2:0] builder_soclinux_bankmachine0_state;
wire [2:0] builder_soclinux_bankmachine1_state;
wire [2:0] builder_soclinux_bankmachine2_state;
wire [2:0] builder_soclinux_bankmachine3_state;
wire [2:0] builder_soclinux_bankmachine4_state;
wire [2:0] builder_soclinux_bankmachine5_state;
wire [2:0] builder_soclinux_bankmachine6_state;
wire [2:0] builder_soclinux_bankmachine7_state;
wire [3:0] builder_soclinux_multiplexer_state;
wire [1:0] builder_soclinux_fullmemorywe_state;
wire [31:0] builder_soclinux_dat_w;
wire [1:0] gw2ddrphy_bitslip0_value;
wire [1:0] gw2ddrphy_bitslip8_value;
wire [63:0] soclinux_sdram_phaseinjector0_rddata_status;
wire [63:0] soclinux_sdram_phaseinjector1_rddata_status;
wire [1:0] soclinux_sdram_bankmachine2_trccon_count;
wire [1:0] soclinux_sdram_bankmachine2_trascon_count;
wire [1:0] builder_soclinux_spimaster_state;
wire [7:0] soclinux_rx_data;
wire [31:0] rom_dat0;
wire [31:0] soclinux_ram_dat_r;
wire [20:0] soclinux_sdram_bankmachine0_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine1_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine2_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine3_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine4_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine5_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine6_rdport_dat_r;
wire [20:0] soclinux_sdram_bankmachine7_rdport_dat_r;
wire [7:0] gw2ddrphy_delay1;
wire [13:0] ddram_a_d;
wire [2:0] ddram_ba_d;
wire [2:0] gw2ddrphy_rdpntr0;
wire [2:0] gw2ddrphy_wrpntr0;
wire [1:0] gw2ddrphy_datavalid;
wire [1:0] ddram_dm_d;
wire [3:0] gw2ddrphy_bitslip0_i;
wire [3:0] gw2ddrphy_bitslip1_i;
wire [3:0] gw2ddrphy_bitslip2_i;
wire [3:0] gw2ddrphy_bitslip3_i;
wire [3:0] gw2ddrphy_bitslip4_i;
wire [3:0] gw2ddrphy_bitslip5_i;
wire [3:0] gw2ddrphy_bitslip6_i;
wire [3:0] gw2ddrphy_bitslip7_i;
wire [2:0] gw2ddrphy_rdpntr1;
wire [2:0] gw2ddrphy_wrpntr1;
wire [3:0] gw2ddrphy_bitslip8_i;
wire [3:0] gw2ddrphy_bitslip9_i;
wire [3:0] gw2ddrphy_bitslip10_i;
wire [3:0] gw2ddrphy_bitslip11_i;
wire [3:0] gw2ddrphy_bitslip12_i;
wire [3:0] gw2ddrphy_bitslip13_i;
wire [3:0] gw2ddrphy_bitslip14_i;
wire [3:0] gw2ddrphy_bitslip15_i;
wire [31:0] soclinux_plicbus_dat_r;
wire [31:0] soclinux_clintbus_dat_r;
wire [29:0] soclinux_pbus_adr;
wire [31:0] soclinux_pbus_dat_w;
wire [3:0] io_input_cmd_rData_fragment_mask;
wire [31:2] DO;
wire [31:2] DO_0;
wire [31:2] DO_1;
wire [31:2] DO_2;
wire [31:2] DO_3;
wire [31:2] DO_4;
wire [31:2] DO_5;
wire [31:2] DO_6;
wire [31:2] DO_7;
wire [31:2] DO_8;
wire [31:2] DO_9;
wire [31:2] DO_10;
wire [31:2] DO_11;
wire [31:2] DO_12;
wire [31:2] DO_13;
wire [31:2] DO_14;
wire [31:8] DO_15;
wire [31:8] DO_16;
wire [31:8] DO_17;
wire [31:8] DO_18;
wire [3:1] DO_19;
wire [3:1] DO_20;
wire [3:1] DO_21;
wire [3:1] DO_22;
wire [3:1] DO_23;
wire [3:1] DO_24;
wire [3:1] DO_25;
wire [3:1] DO_26;
wire VCC;
wire GND;
  ELVDS_OBUF ELVDS_OBUF (
    .O(ddram_clk_p),
    .OB(ddram_clk_n),
    .I(gw2ddrphy_pad_clk) 
);
  ELVDS_IOBUF ELVDS_IOBUF (
    .O(gw2ddrphy_dqs_i0),
    .IO(ddram_dqs_p[0]),
    .IOB(ddram_dqs_n[0]),
    .I(gw2ddrphy_dqs_o0),
    .OEN(gw2ddrphy_dqs_o_oen0) 
);
  IOBUF IOBUF (
    .O(gw2ddrphy_dq_i0),
    .IO(ddram_dq[0]),
    .I(gw2ddrphy_dq_o0),
    .OEN(gw2ddrphy_dq_o_oen0) 
);
  IOBUF IOBUF_1 (
    .O(gw2ddrphy_dq_i1),
    .IO(ddram_dq[1]),
    .I(gw2ddrphy_dq_o1),
    .OEN(gw2ddrphy_dq_o_oen1) 
);
  IOBUF IOBUF_2 (
    .O(gw2ddrphy_dq_i2),
    .IO(ddram_dq[2]),
    .I(gw2ddrphy_dq_o2),
    .OEN(gw2ddrphy_dq_o_oen2) 
);
  IOBUF IOBUF_3 (
    .O(gw2ddrphy_dq_i3),
    .IO(ddram_dq[3]),
    .I(gw2ddrphy_dq_o3),
    .OEN(gw2ddrphy_dq_o_oen3) 
);
  IOBUF IOBUF_4 (
    .O(gw2ddrphy_dq_i4),
    .IO(ddram_dq[4]),
    .I(gw2ddrphy_dq_o4),
    .OEN(gw2ddrphy_dq_o_oen4) 
);
  IOBUF IOBUF_5 (
    .O(gw2ddrphy_dq_i5),
    .IO(ddram_dq[5]),
    .I(gw2ddrphy_dq_o5),
    .OEN(gw2ddrphy_dq_o_oen5) 
);
  IOBUF IOBUF_6 (
    .O(gw2ddrphy_dq_i6),
    .IO(ddram_dq[6]),
    .I(gw2ddrphy_dq_o6),
    .OEN(gw2ddrphy_dq_o_oen6) 
);
  IOBUF IOBUF_7 (
    .O(gw2ddrphy_dq_i7),
    .IO(ddram_dq[7]),
    .I(gw2ddrphy_dq_o7),
    .OEN(gw2ddrphy_dq_o_oen7) 
);
  ELVDS_IOBUF ELVDS_IOBUF_1 (
    .O(gw2ddrphy_dqs_i1),
    .IO(ddram_dqs_p[1]),
    .IOB(ddram_dqs_n[1]),
    .I(gw2ddrphy_dqs_o1),
    .OEN(gw2ddrphy_dqs_o_oen1) 
);
  IOBUF IOBUF_8 (
    .O(gw2ddrphy_dq_i8),
    .IO(ddram_dq[8]),
    .I(gw2ddrphy_dq_o8),
    .OEN(gw2ddrphy_dq_o_oen8) 
);
  IOBUF IOBUF_9 (
    .O(gw2ddrphy_dq_i9),
    .IO(ddram_dq[9]),
    .I(gw2ddrphy_dq_o9),
    .OEN(gw2ddrphy_dq_o_oen9) 
);
  IOBUF IOBUF_10 (
    .O(gw2ddrphy_dq_i10),
    .IO(ddram_dq[10]),
    .I(gw2ddrphy_dq_o10),
    .OEN(gw2ddrphy_dq_o_oen10) 
);
  IOBUF IOBUF_11 (
    .O(gw2ddrphy_dq_i11),
    .IO(ddram_dq[11]),
    .I(gw2ddrphy_dq_o11),
    .OEN(gw2ddrphy_dq_o_oen11) 
);
  IOBUF IOBUF_12 (
    .O(gw2ddrphy_dq_i12),
    .IO(ddram_dq[12]),
    .I(gw2ddrphy_dq_o12),
    .OEN(gw2ddrphy_dq_o_oen12) 
);
  IOBUF IOBUF_13 (
    .O(gw2ddrphy_dq_i13),
    .IO(ddram_dq[13]),
    .I(gw2ddrphy_dq_o13),
    .OEN(gw2ddrphy_dq_o_oen13) 
);
  IOBUF IOBUF_14 (
    .O(gw2ddrphy_dq_i14),
    .IO(ddram_dq[14]),
    .I(gw2ddrphy_dq_o14),
    .OEN(gw2ddrphy_dq_o_oen14) 
);
  IOBUF IOBUF_15 (
    .O(gw2ddrphy_dq_i15),
    .IO(ddram_dq[15]),
    .I(gw2ddrphy_dq_o15),
    .OEN(gw2ddrphy_dq_o_oen15) 
);
  IBUF btn_n0_ibuf (
    .O(btn_n0_d),
    .I(btn_n0) 
);
  IBUF btn_n1_ibuf (
    .O(btn_n1_d),
    .I(btn_n1) 
);
  IBUF btn_n2_ibuf (
    .O(btn_n2_d),
    .I(btn_n2) 
);
  IBUF btn_n3_ibuf (
    .O(btn_n3_d),
    .I(btn_n3) 
);
  IBUF btn_n4_ibuf (
    .O(btn_n4_d),
    .I(btn_n4) 
);
  IBUF clk27_ibuf (
    .O(clk27_d),
    .I(clk27) 
);
  IBUF serial_rx_ibuf (
    .O(serial_rx_d),
    .I(serial_rx) 
);
  IBUF spisdcard_miso_ibuf (
    .O(spisdcard_miso_d),
    .I(spisdcard_miso) 
);
  OBUF ddram_a_0_obuf (
    .O(ddram_a[0]),
    .I(ddram_a_d[0]) 
);
  OBUF ddram_a_1_obuf (
    .O(ddram_a[1]),
    .I(ddram_a_d[1]) 
);
  OBUF ddram_a_2_obuf (
    .O(ddram_a[2]),
    .I(ddram_a_d[2]) 
);
  OBUF ddram_a_3_obuf (
    .O(ddram_a[3]),
    .I(ddram_a_d[3]) 
);
  OBUF ddram_a_4_obuf (
    .O(ddram_a[4]),
    .I(ddram_a_d[4]) 
);
  OBUF ddram_a_5_obuf (
    .O(ddram_a[5]),
    .I(ddram_a_d[5]) 
);
  OBUF ddram_a_6_obuf (
    .O(ddram_a[6]),
    .I(ddram_a_d[6]) 
);
  OBUF ddram_a_7_obuf (
    .O(ddram_a[7]),
    .I(ddram_a_d[7]) 
);
  OBUF ddram_a_8_obuf (
    .O(ddram_a[8]),
    .I(ddram_a_d[8]) 
);
  OBUF ddram_a_9_obuf (
    .O(ddram_a[9]),
    .I(ddram_a_d[9]) 
);
  OBUF ddram_a_10_obuf (
    .O(ddram_a[10]),
    .I(ddram_a_d[10]) 
);
  OBUF ddram_a_11_obuf (
    .O(ddram_a[11]),
    .I(ddram_a_d[11]) 
);
  OBUF ddram_a_12_obuf (
    .O(ddram_a[12]),
    .I(ddram_a_d[12]) 
);
  OBUF ddram_a_13_obuf (
    .O(ddram_a[13]),
    .I(ddram_a_d[13]) 
);
  OBUF ddram_ba_0_obuf (
    .O(ddram_ba[0]),
    .I(ddram_ba_d[0]) 
);
  OBUF ddram_ba_1_obuf (
    .O(ddram_ba[1]),
    .I(ddram_ba_d[1]) 
);
  OBUF ddram_ba_2_obuf (
    .O(ddram_ba[2]),
    .I(ddram_ba_d[2]) 
);
  OBUF ddram_cas_n_obuf (
    .O(ddram_cas_n),
    .I(ddram_cas_n_d) 
);
  OBUF ddram_cke_obuf (
    .O(ddram_cke),
    .I(ddram_cke_d) 
);
  OBUF ddram_cs_n_obuf (
    .O(ddram_cs_n),
    .I(ddram_cs_n_d) 
);
  OBUF ddram_dm_0_obuf (
    .O(ddram_dm[0]),
    .I(ddram_dm_d[0]) 
);
  OBUF ddram_dm_1_obuf (
    .O(ddram_dm[1]),
    .I(ddram_dm_d[1]) 
);
  OBUF ddram_odt_obuf (
    .O(ddram_odt),
    .I(ddram_odt_d) 
);
  OBUF ddram_ras_n_obuf (
    .O(ddram_ras_n),
    .I(ddram_ras_n_d) 
);
  OBUF ddram_reset_n_obuf (
    .O(ddram_reset_n),
    .I(ddram_reset_n_d) 
);
  OBUF ddram_we_n_obuf (
    .O(ddram_we_n),
    .I(ddram_we_n_d) 
);
  OBUF led0_obuf (
    .O(led0),
    .I(led0_d) 
);
  OBUF led1_obuf (
    .O(led1),
    .I(led1_d) 
);
  OBUF led2_obuf (
    .O(led2),
    .I(led2_d) 
);
  OBUF led3_obuf (
    .O(led3),
    .I(led3_d) 
);
  OBUF led4_obuf (
    .O(led4),
    .I(led4_d) 
);
  OBUF led5_obuf (
    .O(led5),
    .I(led5_d) 
);
  OBUF serial_tx_obuf (
    .O(serial_tx),
    .I(serial_tx_d) 
);
  OBUF spisdcard_clk_obuf (
    .O(spisdcard_clk),
    .I(spisdcard_clk_d) 
);
  OBUF spisdcard_cs_n_obuf (
    .O(spisdcard_cs_n),
    .I(spisdcard_cs_n_d) 
);
  OBUF spisdcard_mosi_obuf (
    .O(spisdcard_mosi),
    .I(spisdcard_mosi_d) 
);
  LUT3 builder_sync_f_array_muxed_s24 (
    .F(builder_sync_f_array_muxed_20),
    .I0(soclinux_mosi_data[0]),
    .I1(soclinux_mosi_data[1]),
    .I2(soclinux_mosi_sel[0]) 
);
defparam builder_sync_f_array_muxed_s24.INIT=8'hCA;
  LUT3 builder_sync_f_array_muxed_s25 (
    .F(builder_sync_f_array_muxed_21),
    .I0(soclinux_mosi_data[2]),
    .I1(soclinux_mosi_data[3]),
    .I2(soclinux_mosi_sel[0]) 
);
defparam builder_sync_f_array_muxed_s25.INIT=8'hCA;
  LUT3 builder_sync_f_array_muxed_s26 (
    .F(builder_sync_f_array_muxed_22),
    .I0(soclinux_mosi_data[4]),
    .I1(soclinux_mosi_data[5]),
    .I2(soclinux_mosi_sel[0]) 
);
defparam builder_sync_f_array_muxed_s26.INIT=8'hCA;
  LUT3 builder_sync_f_array_muxed_s27 (
    .F(builder_sync_f_array_muxed_23),
    .I0(soclinux_mosi_data[6]),
    .I1(soclinux_mosi_data[7]),
    .I2(soclinux_mosi_sel[0]) 
);
defparam builder_sync_f_array_muxed_s27.INIT=8'hCA;
  LUT4 builder_slave_sel_0_s4 (
    .F(builder_slave_sel[0]),
    .I0(soclinux_pbus_adr[20]),
    .I1(soclinux_pbus_adr[21]),
    .I2(builder_slave_sel_0_9),
    .I3(builder_slave_sel_0_10) 
);
defparam builder_slave_sel_0_s4.INIT=16'h8000;
  LUT3 builder_slave_sel_1_s4 (
    .F(builder_slave_sel[1]),
    .I0(soclinux_pbus_adr[14]),
    .I1(builder_slave_sel_0_9),
    .I2(builder_slave_sel_1_8) 
);
defparam builder_slave_sel_1_s4.INIT=8'h80;
  LUT4 builder_slave_sel_2_s0 (
    .F(builder_slave_sel[2]),
    .I0(soclinux_pbus_adr[26]),
    .I1(soclinux_pbus_adr[14]),
    .I2(builder_slave_sel_1_8),
    .I3(builder_slave_sel_2_4) 
);
defparam builder_slave_sel_2_s0.INIT=16'h1000;
  LUT4 builder_slave_sel_3_s1 (
    .F(builder_slave_sel[3]),
    .I0(soclinux_pbus_adr[26]),
    .I1(builder_slave_sel_1_8),
    .I2(builder_slave_sel_2_4),
    .I3(builder_slave_sel_3_5) 
);
defparam builder_slave_sel_3_s1.INIT=16'h8000;
  LUT4 builder_slave_sel_4_s1 (
    .F(builder_slave_sel[4]),
    .I0(soclinux_pbus_adr[25]),
    .I1(soclinux_pbus_adr[26]),
    .I2(soclinux_pbus_adr[27]),
    .I3(builder_slave_sel_4_5) 
);
defparam builder_slave_sel_4_s1.INIT=16'h0100;
  LUT3 builder_slave_sel_5_s4 (
    .F(builder_slave_sel[5]),
    .I0(soclinux_pbus_adr[14]),
    .I1(builder_slave_sel_0_9),
    .I2(builder_slave_sel_1_8) 
);
defparam builder_slave_sel_5_s4.INIT=8'h40;
  LUT3 n1245_s0 (
    .F(n1245_3),
    .I0(n1245_4),
    .I1(n1245_5),
    .I2(n1245_6) 
);
defparam n1245_s0.INIT=8'h4F;
  LUT3 n1246_s0 (
    .F(n1246_3),
    .I0(n1246_4),
    .I1(n1245_5),
    .I2(n1246_5) 
);
defparam n1246_s0.INIT=8'h4F;
  LUT4 n1247_s0 (
    .F(n1247_3),
    .I0(n1247_4),
    .I1(n1247_5),
    .I2(n1247_6),
    .I3(n1247_7) 
);
defparam n1247_s0.INIT=16'hEFFF;
  LUT4 n1248_s0 (
    .F(n1248_3),
    .I0(n1248_4),
    .I1(n1248_5),
    .I2(n1245_5),
    .I3(n1248_6) 
);
defparam n1248_s0.INIT=16'hB0FF;
  LUT4 n1249_s0 (
    .F(n1249_3),
    .I0(n1249_4),
    .I1(n1249_5),
    .I2(n1245_5),
    .I3(n1249_6) 
);
defparam n1249_s0.INIT=16'hB0FF;
  LUT3 n1250_s0 (
    .F(n1250_3),
    .I0(n1250_4),
    .I1(n1245_5),
    .I2(n1250_5) 
);
defparam n1250_s0.INIT=8'h4F;
  LUT4 n1251_s0 (
    .F(n1251_3),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
    .I1(n1251_4),
    .I2(n1245_5),
    .I3(n1251_5) 
);
defparam n1251_s0.INIT=16'hB0FF;
  LUT4 n1252_s0 (
    .F(n1252_3),
    .I0(n1252_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1252_5),
    .I3(n1252_6) 
);
defparam n1252_s0.INIT=16'h8FFF;
  LUT3 n1253_s0 (
    .F(n1253_3),
    .I0(n1253_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1253_5) 
);
defparam n1253_s0.INIT=8'h8F;
  LUT3 n1254_s0 (
    .F(n1254_3),
    .I0(n1254_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1254_5) 
);
defparam n1254_s0.INIT=8'h8F;
  LUT3 n1255_s0 (
    .F(n1255_3),
    .I0(n1255_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1255_5) 
);
defparam n1255_s0.INIT=8'h8F;
  LUT3 n1256_s0 (
    .F(n1256_3),
    .I0(n1256_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1256_5) 
);
defparam n1256_s0.INIT=8'h8F;
  LUT3 n1257_s0 (
    .F(n1257_3),
    .I0(n1257_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1257_5) 
);
defparam n1257_s0.INIT=8'h8F;
  LUT3 n1258_s0 (
    .F(n1258_3),
    .I0(builder_slave_sel_r[4]),
    .I1(n1258_4),
    .I2(n1258_5) 
);
defparam n1258_s0.INIT=8'h2F;
  LUT3 n1259_s0 (
    .F(n1259_3),
    .I0(n1259_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1259_5) 
);
defparam n1259_s0.INIT=8'h4F;
  LUT3 n1260_s0 (
    .F(n1260_3),
    .I0(n1260_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1260_5) 
);
defparam n1260_s0.INIT=8'h4F;
  LUT3 n1261_s0 (
    .F(n1261_3),
    .I0(n1261_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1261_5) 
);
defparam n1261_s0.INIT=8'h4F;
  LUT4 n1262_s0 (
    .F(n1262_3),
    .I0(n1262_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1262_5),
    .I3(n1262_6) 
);
defparam n1262_s0.INIT=16'hF8FF;
  LUT4 n1263_s0 (
    .F(n1263_3),
    .I0(n1263_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1263_5),
    .I3(n1263_6) 
);
defparam n1263_s0.INIT=16'hF8FF;
  LUT4 n1264_s0 (
    .F(n1264_3),
    .I0(n1264_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1264_5),
    .I3(n1264_6) 
);
defparam n1264_s0.INIT=16'hF4FF;
  LUT4 n1265_s0 (
    .F(n1265_3),
    .I0(n1265_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1265_5),
    .I3(n1265_6) 
);
defparam n1265_s0.INIT=16'hF8FF;
  LUT4 n1266_s0 (
    .F(n1266_3),
    .I0(n1266_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1266_5),
    .I3(n1266_6) 
);
defparam n1266_s0.INIT=16'hF4FF;
  LUT4 n1267_s0 (
    .F(n1267_3),
    .I0(n1267_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1267_5),
    .I3(n1267_6) 
);
defparam n1267_s0.INIT=16'hF4FF;
  LUT4 n1268_s0 (
    .F(n1268_3),
    .I0(n1268_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1268_5),
    .I3(n1268_6) 
);
defparam n1268_s0.INIT=16'hF8FF;
  LUT4 n1269_s0 (
    .F(n1269_3),
    .I0(n1269_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1269_5),
    .I3(n1269_6) 
);
defparam n1269_s0.INIT=16'hF8FF;
  LUT4 n1270_s0 (
    .F(n1270_3),
    .I0(n1270_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1270_5),
    .I3(n1270_6) 
);
defparam n1270_s0.INIT=16'hF8FF;
  LUT4 n1271_s0 (
    .F(n1271_3),
    .I0(n1271_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1271_5),
    .I3(n1271_6) 
);
defparam n1271_s0.INIT=16'hF8FF;
  LUT4 n1272_s0 (
    .F(n1272_3),
    .I0(n1272_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1272_5),
    .I3(n1272_6) 
);
defparam n1272_s0.INIT=16'hF8FF;
  LUT4 n1273_s0 (
    .F(n1273_3),
    .I0(n1273_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1273_5),
    .I3(n1273_6) 
);
defparam n1273_s0.INIT=16'hF4FF;
  LUT4 n1274_s0 (
    .F(n1274_3),
    .I0(n1274_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1274_5),
    .I3(n1274_6) 
);
defparam n1274_s0.INIT=16'hF8FF;
  LUT4 n1275_s0 (
    .F(n1275_3),
    .I0(n1275_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1275_5),
    .I3(n1275_6) 
);
defparam n1275_s0.INIT=16'hF4FF;
  LUT4 n1276_s0 (
    .F(n1276_3),
    .I0(n1276_4),
    .I1(builder_slave_sel_r[4]),
    .I2(n1276_5),
    .I3(n1276_6) 
);
defparam n1276_s0.INIT=16'hF4FF;
  LUT4 builder_done_s0 (
    .F(builder_done),
    .I0(builder_count[9]),
    .I1(builder_count[10]),
    .I2(builder_done_4),
    .I3(builder_done_5) 
);
defparam builder_done_s0.INIT=16'h1000;
  LUT4 n26136_s1 (
    .F(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine5_state[2]),
    .I1(soclinux_sdram_bankmachine5_trccon_ready),
    .I2(builder_soclinux_bankmachine5_state[1]),
    .I3(builder_soclinux_bankmachine5_state[0]) 
);
defparam n26136_s1.INIT=16'h4000;
  LUT3 n1495_s0 (
    .F(n1495_3),
    .I0(soclinux_tx_tick),
    .I1(soclinux_uart_tx_fifo_readable),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam n1495_s0.INIT=8'hAC;
  LUT4 n26107_s1 (
    .F(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine4_state[2]),
    .I1(soclinux_sdram_bankmachine4_trccon_ready),
    .I2(builder_soclinux_bankmachine4_state[1]),
    .I3(builder_soclinux_bankmachine4_state[0]) 
);
defparam n26107_s1.INIT=16'h4000;
  LUT4 soclinux_serial_tx_rs232phytx_next_value1_s1 (
    .F(soclinux_serial_tx_rs232phytx_next_value1),
    .I0(soclinux_tx_tick),
    .I1(soclinux_tx_data[0]),
    .I2(soclinux_uart_tx_fifo_readable),
    .I3(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_serial_tx_rs232phytx_next_value1_s1.INIT=16'h880F;
  LUT4 soclinux_tx_data_rs232phytx_next_value2_7_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[7]),
    .I0(soclinux_uart_tx_fifo_readable),
    .I1(storage_dat1[7]),
    .I2(soclinux_tx_tick),
    .I3(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_7_s0.INIT=16'hF088;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_6_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[6]),
    .I0(storage_dat1[6]),
    .I1(soclinux_tx_data[7]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_6_s0.INIT=8'hCA;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_5_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[5]),
    .I0(storage_dat1[5]),
    .I1(soclinux_tx_data[6]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_5_s0.INIT=8'hCA;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_4_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[4]),
    .I0(storage_dat1[4]),
    .I1(soclinux_tx_data[5]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_4_s0.INIT=8'hCA;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_3_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[3]),
    .I0(storage_dat1[3]),
    .I1(soclinux_tx_data[4]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_3_s0.INIT=8'hCA;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_2_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[2]),
    .I0(storage_dat1[2]),
    .I1(soclinux_tx_data[3]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_2_s0.INIT=8'hCA;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_1_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[1]),
    .I0(storage_dat1[1]),
    .I1(soclinux_tx_data[2]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_1_s0.INIT=8'hCA;
  LUT3 soclinux_tx_data_rs232phytx_next_value2_0_s0 (
    .F(soclinux_tx_data_rs232phytx_next_value2[0]),
    .I0(storage_dat1[0]),
    .I1(soclinux_tx_data[1]),
    .I2(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_tx_data_rs232phytx_next_value2_0_s0.INIT=8'hCA;
  LUT4 soclinux_uart_tx_fifo_syncfifo_re_s0 (
    .F(soclinux_uart_tx_fifo_syncfifo_re),
    .I0(soclinux_uart_tx_fifo_level0[4]),
    .I1(soclinux_uart_tx_fifo_syncfifo_re_4),
    .I2(n1504_4),
    .I3(soclinux_uart_tx_fifo_readable) 
);
defparam soclinux_uart_tx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT4 soclinux_uart_tx_fifo_wrport_we_s0 (
    .F(soclinux_uart_tx_fifo_wrport_we),
    .I0(n17142_4),
    .I1(soclinux_uart_tx_fifo_wrport_we_10),
    .I2(soclinux_uart_tx_fifo_syncfifo_writable),
    .I3(builder_soclinux_we) 
);
defparam soclinux_uart_tx_fifo_wrport_we_s0.INIT=16'h4000;
  LUT2 soclinux_uart_tx_fifo_syncfifo_writable_s0 (
    .F(soclinux_uart_tx_fifo_syncfifo_writable),
    .I0(soclinux_uart_tx_fifo_level0[4]),
    .I1(soclinux_uart_tx_fifo_syncfifo_re_4) 
);
defparam soclinux_uart_tx_fifo_syncfifo_writable_s0.INIT=4'h7;
  LUT4 soclinux_uart_rx_fifo_syncfifo_re_s0 (
    .F(soclinux_uart_rx_fifo_syncfifo_re),
    .I0(soclinux_uart_rx_fifo_level0[4]),
    .I1(soclinux_uart_rx_fifo_syncfifo_re_4),
    .I2(soclinux_uart_rx_fifo_syncfifo_re_5),
    .I3(soclinux_uart_rx_fifo_readable) 
);
defparam soclinux_uart_rx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT2 gw2ddrphy_dqs_re_s0 (
    .F(gw2ddrphy_dqs_re),
    .I0(gw2ddrphy_rddata_en_tappeddelayline2),
    .I1(gw2ddrphy_rddata_en_tappeddelayline3) 
);
defparam gw2ddrphy_dqs_re_s0.INIT=4'hE;
  LUT3 soclinux_sdram_master_p0_address_12_s0 (
    .F(soclinux_sdram_master_p0_address[12]),
    .I0(soclinux_sdram_dfi_p0_address[12]),
    .I1(soclinux_sdram_phaseinjector0_address_storage[12]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_12_s0.INIT=8'hAC;
  LUT3 soclinux_sdram_master_p0_address_11_s0 (
    .F(soclinux_sdram_master_p0_address[11]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[11]),
    .I1(soclinux_sdram_dfi_p0_address[11]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_11_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_10_s0 (
    .F(soclinux_sdram_master_p0_address[10]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[10]),
    .I1(soclinux_sdram_dfi_p0_address[10]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_10_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_9_s0 (
    .F(soclinux_sdram_master_p0_address[9]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[9]),
    .I1(soclinux_sdram_dfi_p0_address[9]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_9_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_8_s0 (
    .F(soclinux_sdram_master_p0_address[8]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[8]),
    .I1(soclinux_sdram_dfi_p0_address[8]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_8_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_7_s0 (
    .F(soclinux_sdram_master_p0_address[7]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[7]),
    .I1(soclinux_sdram_dfi_p0_address[7]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_7_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_6_s0 (
    .F(soclinux_sdram_master_p0_address[6]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[6]),
    .I1(soclinux_sdram_dfi_p0_address[6]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_6_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_5_s0 (
    .F(soclinux_sdram_master_p0_address[5]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[5]),
    .I1(soclinux_sdram_dfi_p0_address[5]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_5_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_4_s0 (
    .F(soclinux_sdram_master_p0_address[4]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[4]),
    .I1(soclinux_sdram_dfi_p0_address[4]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_4_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_3_s0 (
    .F(soclinux_sdram_master_p0_address[3]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[3]),
    .I1(soclinux_sdram_dfi_p0_address[3]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_3_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_2_s0 (
    .F(soclinux_sdram_master_p0_address[2]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[2]),
    .I1(soclinux_sdram_dfi_p0_address[2]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_2_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_1_s0 (
    .F(soclinux_sdram_master_p0_address[1]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[1]),
    .I1(soclinux_sdram_dfi_p0_address[1]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_1_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_address_0_s0 (
    .F(soclinux_sdram_master_p0_address[0]),
    .I0(soclinux_sdram_phaseinjector0_address_storage[0]),
    .I1(soclinux_sdram_dfi_p0_address[0]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_address_0_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_bank_2_s0 (
    .F(soclinux_sdram_master_p0_bank[2]),
    .I0(soclinux_sdram_phaseinjector0_baddress_storage[2]),
    .I1(soclinux_sdram_dfi_p0_bank[2]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_bank_2_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_bank_1_s0 (
    .F(soclinux_sdram_master_p0_bank[1]),
    .I0(soclinux_sdram_phaseinjector0_baddress_storage[1]),
    .I1(soclinux_sdram_dfi_p0_bank[1]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_bank_1_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p0_bank_0_s0 (
    .F(soclinux_sdram_master_p0_bank[0]),
    .I0(soclinux_sdram_phaseinjector0_baddress_storage[0]),
    .I1(soclinux_sdram_dfi_p0_bank[0]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_bank_0_s0.INIT=8'hCA;
  LUT4 soclinux_sdram_master_p0_cas_n_s0 (
    .F(soclinux_sdram_master_p0_cas_n),
    .I0(soclinux_sdram_phaseinjector0_command_storage[2]),
    .I1(soclinux_sdram_master_p0_cas_n_6),
    .I2(soclinux_sdram_dfi_p0_cas_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_cas_n_s0.INIT=16'hF077;
  LUT4 soclinux_sdram_master_p0_cs_n_s0 (
    .F(soclinux_sdram_master_p0_cs_n),
    .I0(soclinux_sdram_master_p0_cs_n_4),
    .I1(soclinux_sdram_master_p0_cas_n_6),
    .I2(soclinux_sdram_dfi_p1_cs_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_cs_n_s0.INIT=16'hF0BB;
  LUT4 soclinux_sdram_master_p0_ras_n_s0 (
    .F(soclinux_sdram_master_p0_ras_n),
    .I0(soclinux_sdram_phaseinjector0_command_storage[3]),
    .I1(soclinux_sdram_master_p0_cas_n_6),
    .I2(soclinux_sdram_dfi_p0_ras_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_ras_n_s0.INIT=16'hF077;
  LUT4 soclinux_sdram_master_p0_we_n_s0 (
    .F(soclinux_sdram_master_p0_we_n),
    .I0(soclinux_sdram_phaseinjector0_command_storage[1]),
    .I1(soclinux_sdram_master_p0_cas_n_6),
    .I2(soclinux_sdram_dfi_p0_we_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p0_we_n_s0.INIT=16'hF077;
  LUT3 soclinux_sdram_master_p1_address_12_s0 (
    .F(soclinux_sdram_master_p1_address[12]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[12]),
    .I1(soclinux_sdram_dfi_p1_address[12]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_12_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_11_s0 (
    .F(soclinux_sdram_master_p1_address[11]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[11]),
    .I1(soclinux_sdram_dfi_p1_address[11]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_11_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_10_s0 (
    .F(soclinux_sdram_master_p1_address[10]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[10]),
    .I1(soclinux_sdram_dfi_p1_address[10]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_10_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_9_s0 (
    .F(soclinux_sdram_master_p1_address[9]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[9]),
    .I1(soclinux_sdram_dfi_p1_address[9]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_9_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_8_s0 (
    .F(soclinux_sdram_master_p1_address[8]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[8]),
    .I1(soclinux_sdram_dfi_p1_address[8]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_8_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_7_s0 (
    .F(soclinux_sdram_master_p1_address[7]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[7]),
    .I1(soclinux_sdram_dfi_p1_address[7]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_7_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_6_s0 (
    .F(soclinux_sdram_master_p1_address[6]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[6]),
    .I1(soclinux_sdram_dfi_p1_address[6]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_6_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_5_s0 (
    .F(soclinux_sdram_master_p1_address[5]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[5]),
    .I1(soclinux_sdram_dfi_p1_address[5]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_5_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_4_s0 (
    .F(soclinux_sdram_master_p1_address[4]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[4]),
    .I1(soclinux_sdram_dfi_p1_address[4]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_4_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_3_s0 (
    .F(soclinux_sdram_master_p1_address[3]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[3]),
    .I1(soclinux_sdram_dfi_p1_address[3]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_3_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_2_s0 (
    .F(soclinux_sdram_master_p1_address[2]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[2]),
    .I1(soclinux_sdram_dfi_p1_address[2]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_2_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_1_s0 (
    .F(soclinux_sdram_master_p1_address[1]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[1]),
    .I1(soclinux_sdram_dfi_p1_address[1]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_1_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_address_0_s0 (
    .F(soclinux_sdram_master_p1_address[0]),
    .I0(soclinux_sdram_phaseinjector1_address_storage[0]),
    .I1(soclinux_sdram_dfi_p1_address[0]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_address_0_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_bank_2_s0 (
    .F(soclinux_sdram_master_p1_bank[2]),
    .I0(soclinux_sdram_phaseinjector1_baddress_storage[2]),
    .I1(soclinux_sdram_dfi_p1_bank[2]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_bank_2_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_bank_1_s0 (
    .F(soclinux_sdram_master_p1_bank[1]),
    .I0(soclinux_sdram_phaseinjector1_baddress_storage[1]),
    .I1(soclinux_sdram_dfi_p1_bank[1]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_bank_1_s0.INIT=8'hCA;
  LUT3 soclinux_sdram_master_p1_bank_0_s0 (
    .F(soclinux_sdram_master_p1_bank[0]),
    .I0(soclinux_sdram_phaseinjector1_baddress_storage[0]),
    .I1(soclinux_sdram_dfi_p1_bank[0]),
    .I2(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_bank_0_s0.INIT=8'hCA;
  LUT4 soclinux_sdram_master_p1_cas_n_s0 (
    .F(soclinux_sdram_master_p1_cas_n),
    .I0(soclinux_sdram_phaseinjector1_command_storage[2]),
    .I1(soclinux_sdram_master_p1_cas_n_7),
    .I2(soclinux_sdram_dfi_p1_cas_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_cas_n_s0.INIT=16'hF077;
  LUT4 soclinux_sdram_master_p1_cs_n_s0 (
    .F(soclinux_sdram_master_p1_cs_n),
    .I0(soclinux_sdram_master_p1_cs_n_4),
    .I1(soclinux_sdram_master_p1_cas_n_7),
    .I2(soclinux_sdram_dfi_p1_cs_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_cs_n_s0.INIT=16'hF0BB;
  LUT4 soclinux_sdram_master_p1_ras_n_s0 (
    .F(soclinux_sdram_master_p1_ras_n),
    .I0(soclinux_sdram_phaseinjector1_command_storage[3]),
    .I1(soclinux_sdram_master_p1_cas_n_7),
    .I2(soclinux_sdram_dfi_p1_ras_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_ras_n_s0.INIT=16'hF077;
  LUT4 soclinux_sdram_master_p1_we_n_s0 (
    .F(soclinux_sdram_master_p1_we_n),
    .I0(soclinux_sdram_phaseinjector1_command_storage[1]),
    .I1(soclinux_sdram_master_p1_cas_n_7),
    .I2(soclinux_sdram_dfi_p1_we_n),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_we_n_s0.INIT=16'hF077;
  LUT4 soclinux_sdram_master_p1_wrdata_63_s0 (
    .F(soclinux_sdram_master_p1_wrdata[63]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_63_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[63]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_63_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_62_s0 (
    .F(soclinux_sdram_master_p1_wrdata[62]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_62_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[62]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_62_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_61_s0 (
    .F(soclinux_sdram_master_p1_wrdata[61]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_61_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[61]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_61_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_60_s0 (
    .F(soclinux_sdram_master_p1_wrdata[60]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_60_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[60]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_60_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_59_s0 (
    .F(soclinux_sdram_master_p1_wrdata[59]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_59_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[59]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_59_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_58_s0 (
    .F(soclinux_sdram_master_p1_wrdata[58]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_58_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[58]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_58_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_57_s0 (
    .F(soclinux_sdram_master_p1_wrdata[57]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_57_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[57]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_57_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_56_s0 (
    .F(soclinux_sdram_master_p1_wrdata[56]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_56_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[56]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_56_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_55_s0 (
    .F(soclinux_sdram_master_p1_wrdata[55]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_55_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[55]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_55_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_54_s0 (
    .F(soclinux_sdram_master_p1_wrdata[54]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_54_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[54]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_54_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_53_s0 (
    .F(soclinux_sdram_master_p1_wrdata[53]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_53_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[53]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_53_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_52_s0 (
    .F(soclinux_sdram_master_p1_wrdata[52]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_52_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[52]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_52_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_51_s0 (
    .F(soclinux_sdram_master_p1_wrdata[51]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_51_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[51]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_51_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_50_s0 (
    .F(soclinux_sdram_master_p1_wrdata[50]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_50_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[50]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_50_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_49_s0 (
    .F(soclinux_sdram_master_p1_wrdata[49]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_49_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[49]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_49_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_48_s0 (
    .F(soclinux_sdram_master_p1_wrdata[48]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_48_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[48]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_48_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_47_s0 (
    .F(soclinux_sdram_master_p1_wrdata[47]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_47_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[47]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_47_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_46_s0 (
    .F(soclinux_sdram_master_p1_wrdata[46]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_46_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[46]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_46_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_45_s0 (
    .F(soclinux_sdram_master_p1_wrdata[45]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_45_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[45]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_45_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_44_s0 (
    .F(soclinux_sdram_master_p1_wrdata[44]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_44_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[44]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_44_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_43_s0 (
    .F(soclinux_sdram_master_p1_wrdata[43]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_43_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[43]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_43_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_42_s0 (
    .F(soclinux_sdram_master_p1_wrdata[42]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_42_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[42]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_42_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_41_s0 (
    .F(soclinux_sdram_master_p1_wrdata[41]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_41_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[41]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_41_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_40_s0 (
    .F(soclinux_sdram_master_p1_wrdata[40]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_40_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[40]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_40_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_39_s0 (
    .F(soclinux_sdram_master_p1_wrdata[39]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_39_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[39]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_39_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_38_s0 (
    .F(soclinux_sdram_master_p1_wrdata[38]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_38_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[38]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_38_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_37_s0 (
    .F(soclinux_sdram_master_p1_wrdata[37]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_37_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[37]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_37_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_36_s0 (
    .F(soclinux_sdram_master_p1_wrdata[36]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_36_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[36]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_36_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_35_s0 (
    .F(soclinux_sdram_master_p1_wrdata[35]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_35_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[35]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_35_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_34_s0 (
    .F(soclinux_sdram_master_p1_wrdata[34]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_34_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[34]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_34_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_33_s0 (
    .F(soclinux_sdram_master_p1_wrdata[33]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_33_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[33]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_33_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_32_s0 (
    .F(soclinux_sdram_master_p1_wrdata[32]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_32_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[32]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_32_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_31_s0 (
    .F(soclinux_sdram_master_p1_wrdata[31]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_31_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[31]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_31_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_30_s0 (
    .F(soclinux_sdram_master_p1_wrdata[30]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_30_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[30]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_30_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_29_s0 (
    .F(soclinux_sdram_master_p1_wrdata[29]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_29_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[29]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_29_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_28_s0 (
    .F(soclinux_sdram_master_p1_wrdata[28]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_28_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[28]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_28_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_27_s0 (
    .F(soclinux_sdram_master_p1_wrdata[27]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_27_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[27]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_27_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_26_s0 (
    .F(soclinux_sdram_master_p1_wrdata[26]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_26_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[26]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_26_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_25_s0 (
    .F(soclinux_sdram_master_p1_wrdata[25]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_25_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[25]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_25_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_24_s0 (
    .F(soclinux_sdram_master_p1_wrdata[24]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_24_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[24]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_24_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_23_s0 (
    .F(soclinux_sdram_master_p1_wrdata[23]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_23_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[23]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_23_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_22_s0 (
    .F(soclinux_sdram_master_p1_wrdata[22]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_22_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[22]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_22_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_21_s0 (
    .F(soclinux_sdram_master_p1_wrdata[21]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_21_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[21]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_21_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_20_s0 (
    .F(soclinux_sdram_master_p1_wrdata[20]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_20_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[20]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_20_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_19_s0 (
    .F(soclinux_sdram_master_p1_wrdata[19]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_19_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[19]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_19_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_18_s0 (
    .F(soclinux_sdram_master_p1_wrdata[18]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_18_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[18]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_18_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_17_s0 (
    .F(soclinux_sdram_master_p1_wrdata[17]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_17_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[17]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_17_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_16_s0 (
    .F(soclinux_sdram_master_p1_wrdata[16]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_16_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[16]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_16_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_15_s0 (
    .F(soclinux_sdram_master_p1_wrdata[15]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_15_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[15]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_15_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_14_s0 (
    .F(soclinux_sdram_master_p1_wrdata[14]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_14_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[14]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_14_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_13_s0 (
    .F(soclinux_sdram_master_p1_wrdata[13]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_13_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[13]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_13_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_12_s0 (
    .F(soclinux_sdram_master_p1_wrdata[12]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_12_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[12]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_12_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_11_s0 (
    .F(soclinux_sdram_master_p1_wrdata[11]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_11_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[11]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_11_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_10_s0 (
    .F(soclinux_sdram_master_p1_wrdata[10]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_10_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[10]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_10_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_9_s0 (
    .F(soclinux_sdram_master_p1_wrdata[9]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_9_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[9]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_9_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_8_s0 (
    .F(soclinux_sdram_master_p1_wrdata[8]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_8_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[8]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_8_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_7_s0 (
    .F(soclinux_sdram_master_p1_wrdata[7]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_7_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[7]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_7_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_6_s0 (
    .F(soclinux_sdram_master_p1_wrdata[6]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_6_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[6]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_6_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_5_s0 (
    .F(soclinux_sdram_master_p1_wrdata[5]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_5_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[5]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_5_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_4_s0 (
    .F(soclinux_sdram_master_p1_wrdata[4]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_4_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[4]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_4_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_3_s0 (
    .F(soclinux_sdram_master_p1_wrdata[3]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_3_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[3]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_3_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_2_s0 (
    .F(soclinux_sdram_master_p1_wrdata[2]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_2_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[2]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_2_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_1_s0 (
    .F(soclinux_sdram_master_p1_wrdata[1]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_1_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[1]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_1_s0.INIT=16'h22F0;
  LUT4 soclinux_sdram_master_p1_wrdata_0_s0 (
    .F(soclinux_sdram_master_p1_wrdata[0]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_master_p1_wrdata_0_4),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[0]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_0_s0.INIT=16'h22F0;
  LUT4 n4075_s0 (
    .F(n4075_3),
    .I0(soclinux_sdram_zqcs_executer_done),
    .I1(builder_soclinux_refresher_state[0]),
    .I2(n4075_4),
    .I3(n4075_8) 
);
defparam n4075_s0.INIT=16'hFFB0;
  LUT4 soclinux_sdram_bankmachine0_syncfifo0_readable_s0 (
    .F(soclinux_sdram_bankmachine0_syncfifo0_readable),
    .I0(soclinux_sdram_bankmachine0_level[0]),
    .I1(soclinux_sdram_bankmachine0_level[1]),
    .I2(soclinux_sdram_bankmachine0_level[2]),
    .I3(soclinux_sdram_bankmachine0_level[3]) 
);
defparam soclinux_sdram_bankmachine0_syncfifo0_readable_s0.INIT=16'hFFFE;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 soclinux_sdram_bankmachine1_wrport_we_s0 (
    .F(soclinux_sdram_bankmachine1_wrport_we),
    .I0(soclinux_sdram_bankmachine0_wrport_we_4),
    .I1(soclinux_sdram_bankmachine0_wrport_we_10),
    .I2(soclinux_sdram_bankmachine1_wrport_we_12),
    .I3(soclinux_sdram_bankmachine1_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine1_wrport_we_s0.INIT=16'h8000;
  LUT4 soclinux_sdram_bankmachine1_syncfifo1_readable_s0 (
    .F(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .I0(soclinux_sdram_bankmachine1_level[0]),
    .I1(soclinux_sdram_bankmachine1_level[1]),
    .I2(soclinux_sdram_bankmachine1_level[2]),
    .I3(soclinux_sdram_bankmachine1_level[3]) 
);
defparam soclinux_sdram_bankmachine1_syncfifo1_readable_s0.INIT=16'hFFFE;
  LUT4 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 n26078_s1 (
    .F(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine3_state[2]),
    .I1(soclinux_sdram_bankmachine3_trccon_ready),
    .I2(builder_soclinux_bankmachine3_state[1]),
    .I3(builder_soclinux_bankmachine3_state[0]) 
);
defparam n26078_s1.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s0 (
    .F(soclinux_sdram_bankmachine2_wrport_we),
    .I0(soclinux_sdram_bankmachine2_wrport_we_12),
    .I1(soclinux_sdram_bankmachine2_wrport_we_5),
    .I2(soclinux_sdram_bankmachine2_wrport_we_6),
    .I3(soclinux_sdram_bankmachine2_wrport_we_16) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s0.INIT=16'h8000;
  LUT4 soclinux_sdram_bankmachine2_syncfifo2_readable_s0 (
    .F(soclinux_sdram_bankmachine2_syncfifo2_readable),
    .I0(soclinux_sdram_bankmachine2_level[0]),
    .I1(soclinux_sdram_bankmachine2_level[1]),
    .I2(soclinux_sdram_bankmachine2_level[2]),
    .I3(soclinux_sdram_bankmachine2_level[3]) 
);
defparam soclinux_sdram_bankmachine2_syncfifo2_readable_s0.INIT=16'hFFFE;
  LUT3 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_12),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s1.INIT=8'h4F;
  LUT4 soclinux_sdram_bankmachine3_wrport_we_s0 (
    .F(soclinux_sdram_bankmachine3_wrport_we),
    .I0(soclinux_sdram_bankmachine0_wrport_we_4),
    .I1(soclinux_sdram_bankmachine3_wrport_we_4),
    .I2(soclinux_sdram_bankmachine3_wrport_we_5),
    .I3(soclinux_sdram_bankmachine3_wrport_we_6) 
);
defparam soclinux_sdram_bankmachine3_wrport_we_s0.INIT=16'h8000;
  LUT4 soclinux_sdram_bankmachine3_syncfifo3_readable_s0 (
    .F(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .I0(soclinux_sdram_bankmachine3_level[0]),
    .I1(soclinux_sdram_bankmachine3_level[1]),
    .I2(soclinux_sdram_bankmachine3_level[2]),
    .I3(soclinux_sdram_bankmachine3_level[3]) 
);
defparam soclinux_sdram_bankmachine3_syncfifo3_readable_s0.INIT=16'hFFFE;
  LUT4 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s1.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine4_wrport_we_s0 (
    .F(soclinux_sdram_bankmachine4_wrport_we),
    .I0(\tag_mem_DOL_3_G[0]_2 ),
    .I1(soclinux_sdram_bankmachine4_wrport_we_4),
    .I2(soclinux_sdram_bankmachine4_wrport_we_5),
    .I3(soclinux_sdram_bankmachine4_wrport_we_6) 
);
defparam soclinux_sdram_bankmachine4_wrport_we_s0.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine4_syncfifo4_readable_s0 (
    .F(soclinux_sdram_bankmachine4_syncfifo4_readable),
    .I0(soclinux_sdram_bankmachine4_level[0]),
    .I1(soclinux_sdram_bankmachine4_level[1]),
    .I2(soclinux_sdram_bankmachine4_level[2]),
    .I3(soclinux_sdram_bankmachine4_level[3]) 
);
defparam soclinux_sdram_bankmachine4_syncfifo4_readable_s0.INIT=16'hFFFE;
  LUT2 soclinux_sdram_bankmachine4_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine4_do_read_6),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 soclinux_sdram_bankmachine5_wrport_we_s0 (
    .F(soclinux_sdram_bankmachine5_wrport_we),
    .I0(soclinux_sdram_bankmachine5_wrport_we_4),
    .I1(soclinux_sdram_bankmachine1_wrport_we_12),
    .I2(soclinux_sdram_bankmachine4_wrport_we_6),
    .I3(soclinux_sdram_bankmachine0_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine5_wrport_we_s0.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine5_syncfifo5_readable_s0 (
    .F(soclinux_sdram_bankmachine5_syncfifo5_readable),
    .I0(soclinux_sdram_bankmachine5_level[0]),
    .I1(soclinux_sdram_bankmachine5_level[1]),
    .I2(soclinux_sdram_bankmachine5_level[2]),
    .I3(soclinux_sdram_bankmachine5_level[3]) 
);
defparam soclinux_sdram_bankmachine5_syncfifo5_readable_s0.INIT=16'hFFFE;
  LUT2 soclinux_sdram_bankmachine5_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine5_do_read_14),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 n26049_s1 (
    .F(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine2_state[2]),
    .I1(soclinux_sdram_bankmachine2_trccon_ready),
    .I2(builder_soclinux_bankmachine2_state[1]),
    .I3(builder_soclinux_bankmachine2_state[0]) 
);
defparam n26049_s1.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine6_wrport_we_s0 (
    .F(soclinux_sdram_bankmachine6_wrport_we),
    .I0(soclinux_sdram_bankmachine6_wrport_we_10),
    .I1(soclinux_sdram_bankmachine6_wrport_we_12),
    .I2(soclinux_sdram_bankmachine0_wrport_we_10),
    .I3(soclinux_sdram_bankmachine6_wrport_we_6) 
);
defparam soclinux_sdram_bankmachine6_wrport_we_s0.INIT=16'h8000;
  LUT4 soclinux_sdram_bankmachine6_syncfifo6_readable_s0 (
    .F(soclinux_sdram_bankmachine6_syncfifo6_readable),
    .I0(soclinux_sdram_bankmachine6_level[0]),
    .I1(soclinux_sdram_bankmachine6_level[1]),
    .I2(soclinux_sdram_bankmachine6_level[2]),
    .I3(soclinux_sdram_bankmachine6_level[3]) 
);
defparam soclinux_sdram_bankmachine6_syncfifo6_readable_s0.INIT=16'hFFFE;
  LUT2 soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 soclinux_sdram_bankmachine7_syncfifo7_readable_s0 (
    .F(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I0(soclinux_sdram_bankmachine7_level[0]),
    .I1(soclinux_sdram_bankmachine7_level[1]),
    .I2(soclinux_sdram_bankmachine7_level[2]),
    .I3(soclinux_sdram_bankmachine7_level[3]) 
);
defparam soclinux_sdram_bankmachine7_syncfifo7_readable_s0.INIT=16'hFFFE;
  LUT4 soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s1 (
    .F(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s1.INIT=16'h80FF;
  LUT2 soclinux_sdram_trrdcon_valid_s0 (
    .F(soclinux_sdram_trrdcon_valid),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(soclinux_sdram_trrdcon_valid_16) 
);
defparam soclinux_sdram_trrdcon_valid_s0.INIT=4'h8;
  LUT4 n26020_s1 (
    .F(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine1_state[2]),
    .I1(soclinux_sdram_bankmachine1_trccon_ready),
    .I2(builder_soclinux_bankmachine1_state[1]),
    .I3(builder_soclinux_bankmachine1_state[0]) 
);
defparam n26020_s1.INIT=16'h4000;
  LUT4 soclinux_data_port_dat_w_127_s0 (
    .F(soclinux_data_port_dat_w[127]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip15_o[3]),
    .I2(soclinux_pbus_dat_w[31]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_127_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_126_s0 (
    .F(soclinux_data_port_dat_w[126]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip14_o[3]),
    .I2(soclinux_pbus_dat_w[30]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_126_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_125_s0 (
    .F(soclinux_data_port_dat_w[125]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip13_o[3]),
    .I2(soclinux_pbus_dat_w[29]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_125_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_124_s0 (
    .F(soclinux_data_port_dat_w[124]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip12_o[3]),
    .I2(soclinux_pbus_dat_w[28]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_124_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_123_s0 (
    .F(soclinux_data_port_dat_w[123]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip11_o[3]),
    .I2(soclinux_pbus_dat_w[27]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_123_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_122_s0 (
    .F(soclinux_data_port_dat_w[122]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip10_o[3]),
    .I2(soclinux_pbus_dat_w[26]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_122_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_121_s0 (
    .F(soclinux_data_port_dat_w[121]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip9_o[3]),
    .I2(soclinux_pbus_dat_w[25]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_121_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_120_s0 (
    .F(soclinux_data_port_dat_w[120]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip8_o[3]),
    .I2(soclinux_pbus_dat_w[24]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_120_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_119_s0 (
    .F(soclinux_data_port_dat_w[119]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip7_o[3]),
    .I2(soclinux_pbus_dat_w[23]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_119_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_118_s0 (
    .F(soclinux_data_port_dat_w[118]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip6_o[3]),
    .I2(soclinux_pbus_dat_w[22]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_118_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_117_s0 (
    .F(soclinux_data_port_dat_w[117]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip5_o[3]),
    .I2(soclinux_pbus_dat_w[21]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_117_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_116_s0 (
    .F(soclinux_data_port_dat_w[116]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip4_o[3]),
    .I2(soclinux_pbus_dat_w[20]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_116_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_115_s0 (
    .F(soclinux_data_port_dat_w[115]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip3_o[3]),
    .I2(soclinux_pbus_dat_w[19]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_115_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_114_s0 (
    .F(soclinux_data_port_dat_w[114]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip2_o[3]),
    .I2(soclinux_pbus_dat_w[18]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_114_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_113_s0 (
    .F(soclinux_data_port_dat_w[113]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip1_o[3]),
    .I2(soclinux_pbus_dat_w[17]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_113_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_112_s0 (
    .F(soclinux_data_port_dat_w[112]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip0_o[3]),
    .I2(soclinux_pbus_dat_w[16]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_112_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_111_s0 (
    .F(soclinux_data_port_dat_w[111]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip15_o[2]),
    .I2(soclinux_pbus_dat_w[15]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_111_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_110_s0 (
    .F(soclinux_data_port_dat_w[110]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip14_o[2]),
    .I2(soclinux_pbus_dat_w[14]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_110_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_109_s0 (
    .F(soclinux_data_port_dat_w[109]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip13_o[2]),
    .I2(soclinux_pbus_dat_w[13]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_109_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_108_s0 (
    .F(soclinux_data_port_dat_w[108]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip12_o[2]),
    .I2(soclinux_pbus_dat_w[12]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_108_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_107_s0 (
    .F(soclinux_data_port_dat_w[107]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip11_o[2]),
    .I2(soclinux_pbus_dat_w[11]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_107_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_106_s0 (
    .F(soclinux_data_port_dat_w[106]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip10_o[2]),
    .I2(soclinux_pbus_dat_w[10]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_106_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_105_s0 (
    .F(soclinux_data_port_dat_w[105]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip9_o[2]),
    .I2(soclinux_pbus_dat_w[9]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_105_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_104_s0 (
    .F(soclinux_data_port_dat_w[104]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip8_o[2]),
    .I2(soclinux_pbus_dat_w[8]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_104_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_103_s0 (
    .F(soclinux_data_port_dat_w[103]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip7_o[2]),
    .I2(soclinux_pbus_dat_w[7]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_103_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_102_s0 (
    .F(soclinux_data_port_dat_w[102]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip6_o[2]),
    .I2(soclinux_pbus_dat_w[6]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_102_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_101_s0 (
    .F(soclinux_data_port_dat_w[101]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip5_o[2]),
    .I2(soclinux_pbus_dat_w[5]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_101_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_100_s0 (
    .F(soclinux_data_port_dat_w[100]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip4_o[2]),
    .I2(soclinux_pbus_dat_w[4]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_100_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_99_s0 (
    .F(soclinux_data_port_dat_w[99]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip3_o[2]),
    .I2(soclinux_pbus_dat_w[3]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_99_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_98_s0 (
    .F(soclinux_data_port_dat_w[98]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip2_o[2]),
    .I2(soclinux_pbus_dat_w[2]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_98_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_97_s0 (
    .F(soclinux_data_port_dat_w[97]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip1_o[2]),
    .I2(soclinux_pbus_dat_w[1]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_97_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_96_s0 (
    .F(soclinux_data_port_dat_w[96]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip0_o[2]),
    .I2(soclinux_pbus_dat_w[0]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_96_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_95_s0 (
    .F(soclinux_data_port_dat_w[95]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip15_o[1]),
    .I2(soclinux_pbus_dat_w[31]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_95_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_94_s0 (
    .F(soclinux_data_port_dat_w[94]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip14_o[1]),
    .I2(soclinux_pbus_dat_w[30]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_94_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_93_s0 (
    .F(soclinux_data_port_dat_w[93]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip13_o[1]),
    .I2(soclinux_pbus_dat_w[29]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_93_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_92_s0 (
    .F(soclinux_data_port_dat_w[92]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip12_o[1]),
    .I2(soclinux_pbus_dat_w[28]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_92_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_91_s0 (
    .F(soclinux_data_port_dat_w[91]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip11_o[1]),
    .I2(soclinux_pbus_dat_w[27]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_91_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_90_s0 (
    .F(soclinux_data_port_dat_w[90]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip10_o[1]),
    .I2(soclinux_pbus_dat_w[26]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_90_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_89_s0 (
    .F(soclinux_data_port_dat_w[89]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip9_o[1]),
    .I2(soclinux_pbus_dat_w[25]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_89_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_88_s0 (
    .F(soclinux_data_port_dat_w[88]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip8_o[1]),
    .I2(soclinux_pbus_dat_w[24]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_88_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_87_s0 (
    .F(soclinux_data_port_dat_w[87]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip7_o[1]),
    .I2(soclinux_pbus_dat_w[23]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_87_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_86_s0 (
    .F(soclinux_data_port_dat_w[86]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip6_o[1]),
    .I2(soclinux_pbus_dat_w[22]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_86_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_85_s0 (
    .F(soclinux_data_port_dat_w[85]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip5_o[1]),
    .I2(soclinux_pbus_dat_w[21]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_85_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_84_s0 (
    .F(soclinux_data_port_dat_w[84]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip4_o[1]),
    .I2(soclinux_pbus_dat_w[20]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_84_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_83_s0 (
    .F(soclinux_data_port_dat_w[83]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip3_o[1]),
    .I2(soclinux_pbus_dat_w[19]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_83_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_82_s0 (
    .F(soclinux_data_port_dat_w[82]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip2_o[1]),
    .I2(soclinux_pbus_dat_w[18]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_82_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_81_s0 (
    .F(soclinux_data_port_dat_w[81]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip1_o[1]),
    .I2(soclinux_pbus_dat_w[17]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_81_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_80_s0 (
    .F(soclinux_data_port_dat_w[80]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip0_o[1]),
    .I2(soclinux_pbus_dat_w[16]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_80_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_79_s0 (
    .F(soclinux_data_port_dat_w[79]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip15_o[0]),
    .I2(soclinux_pbus_dat_w[15]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_79_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_78_s0 (
    .F(soclinux_data_port_dat_w[78]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip14_o[0]),
    .I2(soclinux_pbus_dat_w[14]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_78_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_77_s0 (
    .F(soclinux_data_port_dat_w[77]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip13_o[0]),
    .I2(soclinux_pbus_dat_w[13]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_77_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_76_s0 (
    .F(soclinux_data_port_dat_w[76]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip12_o[0]),
    .I2(soclinux_pbus_dat_w[12]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_76_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_75_s0 (
    .F(soclinux_data_port_dat_w[75]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip11_o[0]),
    .I2(soclinux_pbus_dat_w[11]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_75_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_74_s0 (
    .F(soclinux_data_port_dat_w[74]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip10_o[0]),
    .I2(soclinux_pbus_dat_w[10]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_74_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_73_s0 (
    .F(soclinux_data_port_dat_w[73]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip9_o[0]),
    .I2(soclinux_pbus_dat_w[9]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_73_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_72_s0 (
    .F(soclinux_data_port_dat_w[72]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip8_o[0]),
    .I2(soclinux_pbus_dat_w[8]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_72_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_71_s0 (
    .F(soclinux_data_port_dat_w[71]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip7_o[0]),
    .I2(soclinux_pbus_dat_w[7]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_71_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_70_s0 (
    .F(soclinux_data_port_dat_w[70]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip6_o[0]),
    .I2(soclinux_pbus_dat_w[6]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_70_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_69_s0 (
    .F(soclinux_data_port_dat_w[69]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip5_o[0]),
    .I2(soclinux_pbus_dat_w[5]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_69_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_68_s0 (
    .F(soclinux_data_port_dat_w[68]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip4_o[0]),
    .I2(soclinux_pbus_dat_w[4]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_68_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_67_s0 (
    .F(soclinux_data_port_dat_w[67]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip3_o[0]),
    .I2(soclinux_pbus_dat_w[3]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_67_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_66_s0 (
    .F(soclinux_data_port_dat_w[66]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip2_o[0]),
    .I2(soclinux_pbus_dat_w[2]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_66_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_65_s0 (
    .F(soclinux_data_port_dat_w[65]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip1_o[0]),
    .I2(soclinux_pbus_dat_w[1]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_65_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_64_s0 (
    .F(soclinux_data_port_dat_w[64]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_bitslip0_o[0]),
    .I2(soclinux_pbus_dat_w[0]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_64_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_63_s0 (
    .F(soclinux_data_port_dat_w[63]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[3]),
    .I2(soclinux_pbus_dat_w[31]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_63_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_62_s0 (
    .F(soclinux_data_port_dat_w[62]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[3]),
    .I2(soclinux_pbus_dat_w[30]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_62_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_61_s0 (
    .F(soclinux_data_port_dat_w[61]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[3]),
    .I2(soclinux_pbus_dat_w[29]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_61_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_60_s0 (
    .F(soclinux_data_port_dat_w[60]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[3]),
    .I2(soclinux_pbus_dat_w[28]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_60_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_59_s0 (
    .F(soclinux_data_port_dat_w[59]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[3]),
    .I2(soclinux_pbus_dat_w[27]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_59_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_58_s0 (
    .F(soclinux_data_port_dat_w[58]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[3]),
    .I2(soclinux_pbus_dat_w[26]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_58_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_57_s0 (
    .F(soclinux_data_port_dat_w[57]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[3]),
    .I2(soclinux_pbus_dat_w[25]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_57_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_56_s0 (
    .F(soclinux_data_port_dat_w[56]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[3]),
    .I2(soclinux_pbus_dat_w[24]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_56_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_55_s0 (
    .F(soclinux_data_port_dat_w[55]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[3]),
    .I2(soclinux_pbus_dat_w[23]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_55_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_54_s0 (
    .F(soclinux_data_port_dat_w[54]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[3]),
    .I2(soclinux_pbus_dat_w[22]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_54_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_53_s0 (
    .F(soclinux_data_port_dat_w[53]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[3]),
    .I2(soclinux_pbus_dat_w[21]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_53_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_52_s0 (
    .F(soclinux_data_port_dat_w[52]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[3]),
    .I2(soclinux_pbus_dat_w[20]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_52_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_51_s0 (
    .F(soclinux_data_port_dat_w[51]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[3]),
    .I2(soclinux_pbus_dat_w[19]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_51_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_50_s0 (
    .F(soclinux_data_port_dat_w[50]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[3]),
    .I2(soclinux_pbus_dat_w[18]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_50_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_49_s0 (
    .F(soclinux_data_port_dat_w[49]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[3]),
    .I2(soclinux_pbus_dat_w[17]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_49_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_48_s0 (
    .F(soclinux_data_port_dat_w[48]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[3]),
    .I2(soclinux_pbus_dat_w[16]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_48_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_47_s0 (
    .F(soclinux_data_port_dat_w[47]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[2]),
    .I2(soclinux_pbus_dat_w[15]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_47_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_46_s0 (
    .F(soclinux_data_port_dat_w[46]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[2]),
    .I2(soclinux_pbus_dat_w[14]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_46_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_45_s0 (
    .F(soclinux_data_port_dat_w[45]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[2]),
    .I2(soclinux_pbus_dat_w[13]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_45_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_44_s0 (
    .F(soclinux_data_port_dat_w[44]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[2]),
    .I2(soclinux_pbus_dat_w[12]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_44_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_43_s0 (
    .F(soclinux_data_port_dat_w[43]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[2]),
    .I2(soclinux_pbus_dat_w[11]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_43_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_42_s0 (
    .F(soclinux_data_port_dat_w[42]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[2]),
    .I2(soclinux_pbus_dat_w[10]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_42_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_41_s0 (
    .F(soclinux_data_port_dat_w[41]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[2]),
    .I2(soclinux_pbus_dat_w[9]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_41_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_40_s0 (
    .F(soclinux_data_port_dat_w[40]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[2]),
    .I2(soclinux_pbus_dat_w[8]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_40_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_39_s0 (
    .F(soclinux_data_port_dat_w[39]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[2]),
    .I2(soclinux_pbus_dat_w[7]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_39_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_38_s0 (
    .F(soclinux_data_port_dat_w[38]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[2]),
    .I2(soclinux_pbus_dat_w[6]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_38_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_37_s0 (
    .F(soclinux_data_port_dat_w[37]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[2]),
    .I2(soclinux_pbus_dat_w[5]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_37_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_36_s0 (
    .F(soclinux_data_port_dat_w[36]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[2]),
    .I2(soclinux_pbus_dat_w[4]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_36_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_35_s0 (
    .F(soclinux_data_port_dat_w[35]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[2]),
    .I2(soclinux_pbus_dat_w[3]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_35_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_34_s0 (
    .F(soclinux_data_port_dat_w[34]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[2]),
    .I2(soclinux_pbus_dat_w[2]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_34_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_33_s0 (
    .F(soclinux_data_port_dat_w[33]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[2]),
    .I2(soclinux_pbus_dat_w[1]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_33_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_32_s0 (
    .F(soclinux_data_port_dat_w[32]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[2]),
    .I2(soclinux_pbus_dat_w[0]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_32_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_31_s0 (
    .F(soclinux_data_port_dat_w[31]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[1]),
    .I2(soclinux_pbus_dat_w[31]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_31_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_30_s0 (
    .F(soclinux_data_port_dat_w[30]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[1]),
    .I2(soclinux_pbus_dat_w[30]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_30_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_29_s0 (
    .F(soclinux_data_port_dat_w[29]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[1]),
    .I2(soclinux_pbus_dat_w[29]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_29_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_28_s0 (
    .F(soclinux_data_port_dat_w[28]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[1]),
    .I2(soclinux_pbus_dat_w[28]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_28_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_27_s0 (
    .F(soclinux_data_port_dat_w[27]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[1]),
    .I2(soclinux_pbus_dat_w[27]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_27_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_26_s0 (
    .F(soclinux_data_port_dat_w[26]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[1]),
    .I2(soclinux_pbus_dat_w[26]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_26_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_25_s0 (
    .F(soclinux_data_port_dat_w[25]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[1]),
    .I2(soclinux_pbus_dat_w[25]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_25_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_24_s0 (
    .F(soclinux_data_port_dat_w[24]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[1]),
    .I2(soclinux_pbus_dat_w[24]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_24_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_23_s0 (
    .F(soclinux_data_port_dat_w[23]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[1]),
    .I2(soclinux_pbus_dat_w[23]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_23_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_22_s0 (
    .F(soclinux_data_port_dat_w[22]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[1]),
    .I2(soclinux_pbus_dat_w[22]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_22_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_21_s0 (
    .F(soclinux_data_port_dat_w[21]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[1]),
    .I2(soclinux_pbus_dat_w[21]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_21_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_20_s0 (
    .F(soclinux_data_port_dat_w[20]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[1]),
    .I2(soclinux_pbus_dat_w[20]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_20_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_19_s0 (
    .F(soclinux_data_port_dat_w[19]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[1]),
    .I2(soclinux_pbus_dat_w[19]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_19_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_18_s0 (
    .F(soclinux_data_port_dat_w[18]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[1]),
    .I2(soclinux_pbus_dat_w[18]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_18_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_17_s0 (
    .F(soclinux_data_port_dat_w[17]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[1]),
    .I2(soclinux_pbus_dat_w[17]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_17_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_16_s0 (
    .F(soclinux_data_port_dat_w[16]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[1]),
    .I2(soclinux_pbus_dat_w[16]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_16_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_15_s0 (
    .F(soclinux_data_port_dat_w[15]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[0]),
    .I2(soclinux_pbus_dat_w[15]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_15_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_14_s0 (
    .F(soclinux_data_port_dat_w[14]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[0]),
    .I2(soclinux_pbus_dat_w[14]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_14_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_13_s0 (
    .F(soclinux_data_port_dat_w[13]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[0]),
    .I2(soclinux_pbus_dat_w[13]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_13_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_12_s0 (
    .F(soclinux_data_port_dat_w[12]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[0]),
    .I2(soclinux_pbus_dat_w[12]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_12_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_11_s0 (
    .F(soclinux_data_port_dat_w[11]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[0]),
    .I2(soclinux_pbus_dat_w[11]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_11_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_10_s0 (
    .F(soclinux_data_port_dat_w[10]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[0]),
    .I2(soclinux_pbus_dat_w[10]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_10_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_9_s0 (
    .F(soclinux_data_port_dat_w[9]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[0]),
    .I2(soclinux_pbus_dat_w[9]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_9_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_8_s0 (
    .F(soclinux_data_port_dat_w[8]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[0]),
    .I2(soclinux_pbus_dat_w[8]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_8_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_7_s0 (
    .F(soclinux_data_port_dat_w[7]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[0]),
    .I2(soclinux_pbus_dat_w[7]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_7_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_6_s0 (
    .F(soclinux_data_port_dat_w[6]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[0]),
    .I2(soclinux_pbus_dat_w[6]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_6_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_5_s0 (
    .F(soclinux_data_port_dat_w[5]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[0]),
    .I2(soclinux_pbus_dat_w[5]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_5_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_4_s0 (
    .F(soclinux_data_port_dat_w[4]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[0]),
    .I2(soclinux_pbus_dat_w[4]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_4_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_3_s0 (
    .F(soclinux_data_port_dat_w[3]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[0]),
    .I2(soclinux_pbus_dat_w[3]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_3_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_2_s0 (
    .F(soclinux_data_port_dat_w[2]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[0]),
    .I2(soclinux_pbus_dat_w[2]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_2_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_1_s0 (
    .F(soclinux_data_port_dat_w[1]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[0]),
    .I2(soclinux_pbus_dat_w[1]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_1_s0.INIT=16'h88F0;
  LUT4 soclinux_data_port_dat_w_0_s0 (
    .F(soclinux_data_port_dat_w[0]),
    .I0(soclinux_sdram_storage[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[0]),
    .I2(soclinux_pbus_dat_w[0]),
    .I3(soclinux_data_port_dat_w_127_6) 
);
defparam soclinux_data_port_dat_w_0_s0.INIT=16'h88F0;
  LUT3 led5_d_s (
    .F(led5_d),
    .I0(leds_storage[5]),
    .I1(leds_chaser[5]),
    .I2(leds_mode) 
);
defparam led5_d_s.INIT=8'hAC;
  LUT3 led4_d_s (
    .F(led4_d),
    .I0(leds_chaser[4]),
    .I1(leds_storage[4]),
    .I2(leds_mode) 
);
defparam led4_d_s.INIT=8'hCA;
  LUT3 led3_d_s (
    .F(led3_d),
    .I0(leds_chaser[3]),
    .I1(leds_storage[3]),
    .I2(leds_mode) 
);
defparam led3_d_s.INIT=8'hCA;
  LUT3 led2_d_s (
    .F(led2_d),
    .I0(leds_chaser[2]),
    .I1(leds_storage[2]),
    .I2(leds_mode) 
);
defparam led2_d_s.INIT=8'hCA;
  LUT3 led1_d_s (
    .F(led1_d),
    .I0(leds_chaser[1]),
    .I1(leds_storage[1]),
    .I2(leds_mode) 
);
defparam led1_d_s.INIT=8'hCA;
  LUT3 led0_d_s (
    .F(led0_d),
    .I0(leds_chaser[0]),
    .I1(leds_storage[0]),
    .I2(leds_mode) 
);
defparam led0_d_s.INIT=8'hCA;
  LUT4 leds_done_s0 (
    .F(leds_done),
    .I0(leds_count[18]),
    .I1(leds_count[19]),
    .I2(leds_done_4),
    .I3(leds_done_5) 
);
defparam leds_done_s0.INIT=16'h1000;
  LUT4 soclinux_clk_rise_s0 (
    .F(soclinux_clk_rise),
    .I0(soclinux_clk_rise_4),
    .I1(soclinux_clk_rise_5),
    .I2(soclinux_clk_rise_6),
    .I3(soclinux_clk_rise_7) 
);
defparam soclinux_clk_rise_s0.INIT=16'h4000;
  LUT4 n25991_s1 (
    .F(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine0_state[2]),
    .I1(soclinux_sdram_bankmachine0_trccon_ready),
    .I2(builder_soclinux_bankmachine0_state[1]),
    .I3(builder_soclinux_bankmachine0_state[0]) 
);
defparam n25991_s1.INIT=16'h4000;
  LUT4 n25914_s1 (
    .F(n25914_4),
    .I0(gw2ddrphy_counter[5]),
    .I1(gw2ddrphy_counter[6]),
    .I2(n25914_5),
    .I3(crg_reset1) 
);
defparam n25914_s1.INIT=16'hFF40;
  LUT2 builder_csr_bankarray_sel_s2 (
    .F(builder_csr_bankarray_sel),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_csr_bankarray_sel_8) 
);
defparam builder_csr_bankarray_sel_s2.INIT=4'h8;
  LUT3 n13252_s1 (
    .F(n13252_4),
    .I0(gw2ddrphy_counter[5]),
    .I1(gw2ddrphy_counter[6]),
    .I2(n13252_5) 
);
defparam n13252_s1.INIT=8'h10;
  LUT4 n13256_s2 (
    .F(n13256_5),
    .I0(gw2ddrphy_counter[5]),
    .I1(gw2ddrphy_counter[6]),
    .I2(gw2ddrphy_counter[4]),
    .I3(n13256_8) 
);
defparam n13256_s2.INIT=16'h1000;
  LUT4 n13272_s3 (
    .F(n13272_6),
    .I0(gw2ddrphy_counter[6]),
    .I1(gw2ddrphy_counter[5]),
    .I2(gw2ddrphy_counter[4]),
    .I3(n13256_8) 
);
defparam n13272_s3.INIT=16'h4000;
  LUT3 n13275_s1 (
    .F(n13275_4),
    .I0(gw2ddrphy_counter[5]),
    .I1(gw2ddrphy_counter[6]),
    .I2(n13275_5) 
);
defparam n13275_s1.INIT=8'h40;
  LUT4 n25915_s1 (
    .F(n25915_4),
    .I0(gw2ddrphy_counter[6]),
    .I1(gw2ddrphy_counter[5]),
    .I2(n25914_5),
    .I3(crg_reset1) 
);
defparam n25915_s1.INIT=16'hFF40;
  LUT4 n25916_s1 (
    .F(n25916_4),
    .I0(gw2ddrphy_counter[6]),
    .I1(gw2ddrphy_counter[5]),
    .I2(n13252_5),
    .I3(crg_reset1) 
);
defparam n25916_s1.INIT=16'hFF40;
  LUT4 n25917_s1 (
    .F(n25917_4),
    .I0(gw2ddrphy_counter[5]),
    .I1(gw2ddrphy_counter[6]),
    .I2(n13252_5),
    .I3(crg_reset1) 
);
defparam n25917_s1.INIT=16'hFF40;
  LUT4 n25918_s1 (
    .F(n25918_4),
    .I0(gw2ddrphy_counter[6]),
    .I1(gw2ddrphy_counter[5]),
    .I2(n13275_5),
    .I3(crg_reset1) 
);
defparam n25918_s1.INIT=16'hFF40;
  LUT3 n13593_s0 (
    .F(n13593_3),
    .I0(soclinux_soclinux_ram_bus_ack),
    .I1(soclinux_pbus_cyc),
    .I2(builder_slave_sel[2]) 
);
defparam n13593_s0.INIT=8'h40;
  LUT3 n13597_s0 (
    .F(n13597_3),
    .I0(soclinux_ram_bus_ram_bus_ack),
    .I1(soclinux_pbus_cyc),
    .I2(builder_slave_sel[3]) 
);
defparam n13597_s0.INIT=8'h40;
  LUT2 n13705_s0 (
    .F(n13705_3),
    .I0(soclinux_uart_rx_trigger_d),
    .I1(soclinux_uart_rx_fifo_readable) 
);
defparam n13705_s0.INIT=4'h4;
  LUT3 n13873_s0 (
    .F(n13873_3),
    .I0(soclinux_timer_load_storage[31]),
    .I1(n13873_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13873_s0.INIT=8'h3A;
  LUT3 n13874_s0 (
    .F(n13874_3),
    .I0(soclinux_timer_load_storage[30]),
    .I1(n13874_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13874_s0.INIT=8'hCA;
  LUT4 n13875_s0 (
    .F(n13875_3),
    .I0(n13875_4),
    .I1(n13875_5),
    .I2(soclinux_timer_load_storage[29]),
    .I3(soclinux_timer_en_storage) 
);
defparam n13875_s0.INIT=16'h11F0;
  LUT3 n13876_s0 (
    .F(n13876_3),
    .I0(soclinux_timer_load_storage[28]),
    .I1(n13876_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13876_s0.INIT=8'hCA;
  LUT3 n13877_s0 (
    .F(n13877_3),
    .I0(soclinux_timer_load_storage[27]),
    .I1(n13877_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13877_s0.INIT=8'hCA;
  LUT3 n13878_s0 (
    .F(n13878_3),
    .I0(soclinux_timer_load_storage[26]),
    .I1(n13878_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13878_s0.INIT=8'h3A;
  LUT3 n13879_s0 (
    .F(n13879_3),
    .I0(soclinux_timer_load_storage[25]),
    .I1(n13879_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13879_s0.INIT=8'hCA;
  LUT3 n13880_s0 (
    .F(n13880_3),
    .I0(soclinux_timer_load_storage[24]),
    .I1(n13880_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13880_s0.INIT=8'hCA;
  LUT3 n13881_s0 (
    .F(n13881_3),
    .I0(soclinux_timer_load_storage[23]),
    .I1(n13881_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13881_s0.INIT=8'h3A;
  LUT3 n13882_s0 (
    .F(n13882_3),
    .I0(soclinux_timer_load_storage[22]),
    .I1(n13882_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13882_s0.INIT=8'hCA;
  LUT3 n13883_s0 (
    .F(n13883_3),
    .I0(soclinux_timer_load_storage[21]),
    .I1(n13883_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13883_s0.INIT=8'hCA;
  LUT3 n13884_s0 (
    .F(n13884_3),
    .I0(soclinux_timer_load_storage[20]),
    .I1(n13884_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13884_s0.INIT=8'hCA;
  LUT3 n13885_s0 (
    .F(n13885_3),
    .I0(soclinux_timer_load_storage[19]),
    .I1(n13885_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13885_s0.INIT=8'hCA;
  LUT3 n13886_s0 (
    .F(n13886_3),
    .I0(soclinux_timer_load_storage[18]),
    .I1(n13886_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13886_s0.INIT=8'hCA;
  LUT3 n13887_s0 (
    .F(n13887_3),
    .I0(soclinux_timer_load_storage[17]),
    .I1(n13887_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13887_s0.INIT=8'hCA;
  LUT3 n13888_s0 (
    .F(n13888_3),
    .I0(soclinux_timer_load_storage[16]),
    .I1(n13888_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13888_s0.INIT=8'hCA;
  LUT3 n13889_s0 (
    .F(n13889_3),
    .I0(soclinux_timer_load_storage[15]),
    .I1(n13889_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13889_s0.INIT=8'hCA;
  LUT3 n13890_s0 (
    .F(n13890_3),
    .I0(soclinux_timer_load_storage[14]),
    .I1(n13890_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13890_s0.INIT=8'hCA;
  LUT3 n13891_s0 (
    .F(n13891_3),
    .I0(soclinux_timer_load_storage[13]),
    .I1(n13891_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13891_s0.INIT=8'hCA;
  LUT3 n13892_s0 (
    .F(n13892_3),
    .I0(soclinux_timer_load_storage[12]),
    .I1(n13892_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13892_s0.INIT=8'hCA;
  LUT3 n13893_s0 (
    .F(n13893_3),
    .I0(soclinux_timer_load_storage[11]),
    .I1(n13893_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13893_s0.INIT=8'hCA;
  LUT3 n13894_s0 (
    .F(n13894_3),
    .I0(soclinux_timer_load_storage[10]),
    .I1(n13894_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13894_s0.INIT=8'hCA;
  LUT3 n13895_s0 (
    .F(n13895_3),
    .I0(soclinux_timer_load_storage[9]),
    .I1(n13895_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13895_s0.INIT=8'hCA;
  LUT3 n13896_s0 (
    .F(n13896_3),
    .I0(soclinux_timer_load_storage[8]),
    .I1(n13896_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13896_s0.INIT=8'hCA;
  LUT3 n13897_s0 (
    .F(n13897_3),
    .I0(soclinux_timer_load_storage[7]),
    .I1(n13897_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13897_s0.INIT=8'hCA;
  LUT3 n13898_s0 (
    .F(n13898_3),
    .I0(soclinux_timer_load_storage[6]),
    .I1(n13898_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13898_s0.INIT=8'hCA;
  LUT3 n13899_s0 (
    .F(n13899_3),
    .I0(soclinux_timer_load_storage[5]),
    .I1(n13899_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13899_s0.INIT=8'hCA;
  LUT3 n13900_s0 (
    .F(n13900_3),
    .I0(soclinux_timer_load_storage[4]),
    .I1(n13900_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13900_s0.INIT=8'hCA;
  LUT3 n13901_s0 (
    .F(n13901_3),
    .I0(soclinux_timer_load_storage[3]),
    .I1(n13901_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13901_s0.INIT=8'hCA;
  LUT4 n13902_s0 (
    .F(n13902_3),
    .I0(n13902_4),
    .I1(n13902_5),
    .I2(soclinux_timer_load_storage[2]),
    .I3(soclinux_timer_en_storage) 
);
defparam n13902_s0.INIT=16'h11F0;
  LUT3 n13903_s0 (
    .F(n13903_3),
    .I0(soclinux_timer_load_storage[1]),
    .I1(n13903_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13903_s0.INIT=8'h3A;
  LUT3 n13904_s0 (
    .F(n13904_3),
    .I0(soclinux_timer_load_storage[0]),
    .I1(n13904_4),
    .I2(soclinux_timer_en_storage) 
);
defparam n13904_s0.INIT=8'h3A;
  LUT2 n13939_s0 (
    .F(n13939_3),
    .I0(soclinux_timer_zero_trigger_d),
    .I1(soclinux_timer_zero_trigger) 
);
defparam n13939_s0.INIT=4'h4;
  LUT2 n13955_s0 (
    .F(n13955_3),
    .I0(gw2ddrphy_burstdet_d0),
    .I1(gw2ddrphy_burstdet0) 
);
defparam n13955_s0.INIT=4'h4;
  LUT3 n13961_s0 (
    .F(n13961_3),
    .I0(gw2ddrphy_dq_o_data_d0[7]),
    .I1(n13961_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13961_s0.INIT=8'hA3;
  LUT3 n13962_s0 (
    .F(n13962_3),
    .I0(gw2ddrphy_dq_o_data_d0[6]),
    .I1(n13962_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13962_s0.INIT=8'hA3;
  LUT3 n13963_s0 (
    .F(n13963_3),
    .I0(gw2ddrphy_dq_o_data_d0[5]),
    .I1(n13963_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13963_s0.INIT=8'hA3;
  LUT3 n13964_s0 (
    .F(n13964_3),
    .I0(gw2ddrphy_dq_o_data_d0[4]),
    .I1(n13964_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13964_s0.INIT=8'hA3;
  LUT3 n13965_s0 (
    .F(n13965_3),
    .I0(gw2ddrphy_dq_o_data_d1[7]),
    .I1(n13965_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13965_s0.INIT=8'hA3;
  LUT3 n13966_s0 (
    .F(n13966_3),
    .I0(gw2ddrphy_dq_o_data_d1[6]),
    .I1(n13966_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13966_s0.INIT=8'hA3;
  LUT3 n13967_s0 (
    .F(n13967_3),
    .I0(gw2ddrphy_dq_o_data_d1[5]),
    .I1(n13967_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13967_s0.INIT=8'hA3;
  LUT3 n13968_s0 (
    .F(n13968_3),
    .I0(gw2ddrphy_dq_o_data_d1[4]),
    .I1(n13968_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13968_s0.INIT=8'hA3;
  LUT3 n13969_s0 (
    .F(n13969_3),
    .I0(gw2ddrphy_dq_o_data_d2[7]),
    .I1(n13969_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13969_s0.INIT=8'hA3;
  LUT3 n13970_s0 (
    .F(n13970_3),
    .I0(gw2ddrphy_dq_o_data_d2[6]),
    .I1(n13970_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13970_s0.INIT=8'hA3;
  LUT3 n13971_s0 (
    .F(n13971_3),
    .I0(gw2ddrphy_dq_o_data_d2[5]),
    .I1(n13971_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13971_s0.INIT=8'hA3;
  LUT3 n13972_s0 (
    .F(n13972_3),
    .I0(gw2ddrphy_dq_o_data_d2[4]),
    .I1(n13972_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13972_s0.INIT=8'hA3;
  LUT3 n13973_s0 (
    .F(n13973_3),
    .I0(gw2ddrphy_dq_o_data_d3[7]),
    .I1(n13973_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13973_s0.INIT=8'hA3;
  LUT3 n13974_s0 (
    .F(n13974_3),
    .I0(gw2ddrphy_dq_o_data_d3[6]),
    .I1(n13974_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13974_s0.INIT=8'hA3;
  LUT3 n13975_s0 (
    .F(n13975_3),
    .I0(gw2ddrphy_dq_o_data_d3[5]),
    .I1(n13975_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13975_s0.INIT=8'hA3;
  LUT3 n13976_s0 (
    .F(n13976_3),
    .I0(gw2ddrphy_dq_o_data_d3[4]),
    .I1(n13976_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13976_s0.INIT=8'hA3;
  LUT3 n13977_s0 (
    .F(n13977_3),
    .I0(gw2ddrphy_dq_o_data_d4[7]),
    .I1(n13977_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13977_s0.INIT=8'hA3;
  LUT3 n13978_s0 (
    .F(n13978_3),
    .I0(gw2ddrphy_dq_o_data_d4[6]),
    .I1(n13978_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13978_s0.INIT=8'hA3;
  LUT3 n13979_s0 (
    .F(n13979_3),
    .I0(gw2ddrphy_dq_o_data_d4[5]),
    .I1(n13979_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13979_s0.INIT=8'hA3;
  LUT3 n13980_s0 (
    .F(n13980_3),
    .I0(gw2ddrphy_dq_o_data_d4[4]),
    .I1(n13980_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13980_s0.INIT=8'hA3;
  LUT3 n13981_s0 (
    .F(n13981_3),
    .I0(gw2ddrphy_dq_o_data_d5[7]),
    .I1(n13981_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13981_s0.INIT=8'hA3;
  LUT3 n13982_s0 (
    .F(n13982_3),
    .I0(gw2ddrphy_dq_o_data_d5[6]),
    .I1(n13982_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13982_s0.INIT=8'hA3;
  LUT3 n13983_s0 (
    .F(n13983_3),
    .I0(gw2ddrphy_dq_o_data_d5[5]),
    .I1(n13983_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13983_s0.INIT=8'hA3;
  LUT3 n13984_s0 (
    .F(n13984_3),
    .I0(gw2ddrphy_dq_o_data_d5[4]),
    .I1(n13984_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13984_s0.INIT=8'hA3;
  LUT3 n13985_s0 (
    .F(n13985_3),
    .I0(gw2ddrphy_dq_o_data_d6[7]),
    .I1(n13985_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13985_s0.INIT=8'hA3;
  LUT3 n13986_s0 (
    .F(n13986_3),
    .I0(gw2ddrphy_dq_o_data_d6[6]),
    .I1(n13986_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13986_s0.INIT=8'hA3;
  LUT3 n13987_s0 (
    .F(n13987_3),
    .I0(gw2ddrphy_dq_o_data_d6[5]),
    .I1(n13987_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13987_s0.INIT=8'hA3;
  LUT3 n13988_s0 (
    .F(n13988_3),
    .I0(gw2ddrphy_dq_o_data_d6[4]),
    .I1(n13988_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13988_s0.INIT=8'hA3;
  LUT3 n13989_s0 (
    .F(n13989_3),
    .I0(gw2ddrphy_dq_o_data_d7[7]),
    .I1(n13989_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13989_s0.INIT=8'hA3;
  LUT3 n13990_s0 (
    .F(n13990_3),
    .I0(gw2ddrphy_dq_o_data_d7[6]),
    .I1(n13990_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13990_s0.INIT=8'hA3;
  LUT3 n13991_s0 (
    .F(n13991_3),
    .I0(gw2ddrphy_dq_o_data_d7[5]),
    .I1(n13991_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13991_s0.INIT=8'hA3;
  LUT3 n13992_s0 (
    .F(n13992_3),
    .I0(gw2ddrphy_dq_o_data_d7[4]),
    .I1(n13992_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13992_s0.INIT=8'hA3;
  LUT2 n14007_s0 (
    .F(n14007_3),
    .I0(gw2ddrphy_burstdet_d1),
    .I1(gw2ddrphy_burstdet1) 
);
defparam n14007_s0.INIT=4'h4;
  LUT3 n14013_s0 (
    .F(n14013_3),
    .I0(gw2ddrphy_dq_o_data_d8[7]),
    .I1(n14013_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14013_s0.INIT=8'hA3;
  LUT3 n14014_s0 (
    .F(n14014_3),
    .I0(gw2ddrphy_dq_o_data_d8[6]),
    .I1(n14014_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14014_s0.INIT=8'hA3;
  LUT3 n14015_s0 (
    .F(n14015_3),
    .I0(gw2ddrphy_dq_o_data_d8[5]),
    .I1(n14015_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14015_s0.INIT=8'hA3;
  LUT3 n14016_s0 (
    .F(n14016_3),
    .I0(gw2ddrphy_dq_o_data_d8[4]),
    .I1(n14016_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14016_s0.INIT=8'hA3;
  LUT3 n14017_s0 (
    .F(n14017_3),
    .I0(gw2ddrphy_dq_o_data_d9[7]),
    .I1(n14017_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14017_s0.INIT=8'hA3;
  LUT3 n14018_s0 (
    .F(n14018_3),
    .I0(gw2ddrphy_dq_o_data_d9[6]),
    .I1(n14018_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14018_s0.INIT=8'hA3;
  LUT3 n14019_s0 (
    .F(n14019_3),
    .I0(gw2ddrphy_dq_o_data_d9[5]),
    .I1(n14019_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14019_s0.INIT=8'hA3;
  LUT3 n14020_s0 (
    .F(n14020_3),
    .I0(gw2ddrphy_dq_o_data_d9[4]),
    .I1(n14020_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14020_s0.INIT=8'hA3;
  LUT3 n14021_s0 (
    .F(n14021_3),
    .I0(gw2ddrphy_dq_o_data_d10[7]),
    .I1(n14021_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14021_s0.INIT=8'hA3;
  LUT3 n14022_s0 (
    .F(n14022_3),
    .I0(gw2ddrphy_dq_o_data_d10[6]),
    .I1(n14022_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14022_s0.INIT=8'hA3;
  LUT3 n14023_s0 (
    .F(n14023_3),
    .I0(gw2ddrphy_dq_o_data_d10[5]),
    .I1(n14023_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14023_s0.INIT=8'hA3;
  LUT3 n14024_s0 (
    .F(n14024_3),
    .I0(gw2ddrphy_dq_o_data_d10[4]),
    .I1(n14024_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14024_s0.INIT=8'hA3;
  LUT3 n14025_s0 (
    .F(n14025_3),
    .I0(gw2ddrphy_dq_o_data_d11[7]),
    .I1(n14025_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14025_s0.INIT=8'hA3;
  LUT3 n14026_s0 (
    .F(n14026_3),
    .I0(gw2ddrphy_dq_o_data_d11[6]),
    .I1(n14026_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14026_s0.INIT=8'hA3;
  LUT3 n14027_s0 (
    .F(n14027_3),
    .I0(gw2ddrphy_dq_o_data_d11[5]),
    .I1(n14027_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14027_s0.INIT=8'hA3;
  LUT3 n14028_s0 (
    .F(n14028_3),
    .I0(gw2ddrphy_dq_o_data_d11[4]),
    .I1(n14028_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14028_s0.INIT=8'hA3;
  LUT3 n14029_s0 (
    .F(n14029_3),
    .I0(gw2ddrphy_dq_o_data_d12[7]),
    .I1(n14029_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14029_s0.INIT=8'hA3;
  LUT3 n14030_s0 (
    .F(n14030_3),
    .I0(gw2ddrphy_dq_o_data_d12[6]),
    .I1(n14030_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14030_s0.INIT=8'hA3;
  LUT3 n14031_s0 (
    .F(n14031_3),
    .I0(gw2ddrphy_dq_o_data_d12[5]),
    .I1(n14031_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14031_s0.INIT=8'hA3;
  LUT3 n14032_s0 (
    .F(n14032_3),
    .I0(gw2ddrphy_dq_o_data_d12[4]),
    .I1(n14032_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14032_s0.INIT=8'hA3;
  LUT3 n14033_s0 (
    .F(n14033_3),
    .I0(gw2ddrphy_dq_o_data_d13[7]),
    .I1(n14033_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14033_s0.INIT=8'hA3;
  LUT3 n14034_s0 (
    .F(n14034_3),
    .I0(gw2ddrphy_dq_o_data_d13[6]),
    .I1(n14034_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14034_s0.INIT=8'hA3;
  LUT3 n14035_s0 (
    .F(n14035_3),
    .I0(gw2ddrphy_dq_o_data_d13[5]),
    .I1(n14035_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14035_s0.INIT=8'hA3;
  LUT3 n14036_s0 (
    .F(n14036_3),
    .I0(gw2ddrphy_dq_o_data_d13[4]),
    .I1(n14036_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14036_s0.INIT=8'hA3;
  LUT3 n14037_s0 (
    .F(n14037_3),
    .I0(gw2ddrphy_dq_o_data_d14[7]),
    .I1(n14037_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14037_s0.INIT=8'hA3;
  LUT3 n14038_s0 (
    .F(n14038_3),
    .I0(gw2ddrphy_dq_o_data_d14[6]),
    .I1(n14038_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14038_s0.INIT=8'hA3;
  LUT3 n14039_s0 (
    .F(n14039_3),
    .I0(gw2ddrphy_dq_o_data_d14[5]),
    .I1(n14039_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14039_s0.INIT=8'hA3;
  LUT3 n14040_s0 (
    .F(n14040_3),
    .I0(gw2ddrphy_dq_o_data_d14[4]),
    .I1(n14040_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14040_s0.INIT=8'hA3;
  LUT3 n14041_s0 (
    .F(n14041_3),
    .I0(gw2ddrphy_dq_o_data_d15[7]),
    .I1(n14041_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14041_s0.INIT=8'hA3;
  LUT3 n14042_s0 (
    .F(n14042_3),
    .I0(gw2ddrphy_dq_o_data_d15[6]),
    .I1(n14042_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14042_s0.INIT=8'hA3;
  LUT3 n14043_s0 (
    .F(n14043_3),
    .I0(gw2ddrphy_dq_o_data_d15[5]),
    .I1(n14043_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14043_s0.INIT=8'hA3;
  LUT3 n14044_s0 (
    .F(n14044_3),
    .I0(gw2ddrphy_dq_o_data_d15[4]),
    .I1(n14044_4),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n14044_s0.INIT=8'hA3;
  LUT3 n14358_s1 (
    .F(n14358_4),
    .I0(soclinux_sdram_sequencer_counter[6]),
    .I1(soclinux_sdram_sequencer_counter[1]),
    .I2(n14358_5) 
);
defparam n14358_s1.INIT=8'h40;
  LUT3 n14373_s1 (
    .F(n14373_4),
    .I0(soclinux_sdram_sequencer_counter[1]),
    .I1(soclinux_sdram_sequencer_counter[6]),
    .I2(n14358_5) 
);
defparam n14373_s1.INIT=8'h80;
  LUT3 n14481_s1 (
    .F(n14481_4),
    .I0(soclinux_sdram_zqcs_executer_counter[1]),
    .I1(soclinux_sdram_zqcs_executer_counter[5]),
    .I2(n14481_5) 
);
defparam n14481_s1.INIT=8'h80;
  LUT4 n25992_s0 (
    .F(n25992_3),
    .I0(soclinux_sdram_bankmachine0_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine0_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine0_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine0_twtpcon_count[0]) 
);
defparam n25992_s0.INIT=16'h0100;
  LUT3 n25993_s0 (
    .F(n25993_3),
    .I0(soclinux_sdram_bankmachine0_trccon_ready),
    .I1(soclinux_sdram_bankmachine0_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine0_trccon_count[0]) 
);
defparam n25993_s0.INIT=8'h10;
  LUT3 n25994_s0 (
    .F(n25994_3),
    .I0(soclinux_sdram_bankmachine0_trascon_ready),
    .I1(soclinux_sdram_bankmachine0_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine0_trascon_count[0]) 
);
defparam n25994_s0.INIT=8'h10;
  LUT4 n26021_s0 (
    .F(n26021_3),
    .I0(soclinux_sdram_bankmachine1_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine1_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine1_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine1_twtpcon_count[0]) 
);
defparam n26021_s0.INIT=16'h0100;
  LUT3 n26022_s0 (
    .F(n26022_3),
    .I0(soclinux_sdram_bankmachine1_trccon_ready),
    .I1(soclinux_sdram_bankmachine1_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine1_trccon_count[0]) 
);
defparam n26022_s0.INIT=8'h10;
  LUT3 n26023_s0 (
    .F(n26023_3),
    .I0(soclinux_sdram_bankmachine1_trascon_ready),
    .I1(soclinux_sdram_bankmachine1_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine1_trascon_count[0]) 
);
defparam n26023_s0.INIT=8'h10;
  LUT4 n26050_s0 (
    .F(n26050_3),
    .I0(soclinux_sdram_bankmachine2_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine2_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine2_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine2_twtpcon_count[0]) 
);
defparam n26050_s0.INIT=16'h0100;
  LUT3 n26051_s0 (
    .F(n26051_3),
    .I0(soclinux_sdram_bankmachine2_trccon_ready),
    .I1(soclinux_sdram_bankmachine2_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine2_trccon_count[0]) 
);
defparam n26051_s0.INIT=8'h10;
  LUT3 n26052_s0 (
    .F(n26052_3),
    .I0(soclinux_sdram_bankmachine2_trascon_ready),
    .I1(soclinux_sdram_bankmachine2_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine2_trascon_count[0]) 
);
defparam n26052_s0.INIT=8'h10;
  LUT4 n26079_s0 (
    .F(n26079_3),
    .I0(soclinux_sdram_bankmachine3_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine3_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine3_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine3_twtpcon_count[0]) 
);
defparam n26079_s0.INIT=16'h0100;
  LUT3 n26080_s0 (
    .F(n26080_3),
    .I0(soclinux_sdram_bankmachine3_trccon_ready),
    .I1(soclinux_sdram_bankmachine3_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine3_trccon_count[0]) 
);
defparam n26080_s0.INIT=8'h10;
  LUT3 n26081_s0 (
    .F(n26081_3),
    .I0(soclinux_sdram_bankmachine3_trascon_ready),
    .I1(soclinux_sdram_bankmachine3_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine3_trascon_count[0]) 
);
defparam n26081_s0.INIT=8'h10;
  LUT4 n26108_s0 (
    .F(n26108_3),
    .I0(soclinux_sdram_bankmachine4_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine4_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine4_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine4_twtpcon_count[0]) 
);
defparam n26108_s0.INIT=16'h0100;
  LUT3 n26109_s0 (
    .F(n26109_3),
    .I0(soclinux_sdram_bankmachine4_trccon_ready),
    .I1(soclinux_sdram_bankmachine4_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine4_trccon_count[0]) 
);
defparam n26109_s0.INIT=8'h10;
  LUT3 n26110_s0 (
    .F(n26110_3),
    .I0(soclinux_sdram_bankmachine4_trascon_ready),
    .I1(soclinux_sdram_bankmachine4_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine4_trascon_count[0]) 
);
defparam n26110_s0.INIT=8'h10;
  LUT4 n26137_s0 (
    .F(n26137_3),
    .I0(soclinux_sdram_bankmachine5_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine5_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine5_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine5_twtpcon_count[0]) 
);
defparam n26137_s0.INIT=16'h0100;
  LUT3 n26138_s0 (
    .F(n26138_3),
    .I0(soclinux_sdram_bankmachine5_trccon_ready),
    .I1(soclinux_sdram_bankmachine5_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine5_trccon_count[0]) 
);
defparam n26138_s0.INIT=8'h10;
  LUT3 n26139_s0 (
    .F(n26139_3),
    .I0(soclinux_sdram_bankmachine5_trascon_ready),
    .I1(soclinux_sdram_bankmachine5_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine5_trascon_count[0]) 
);
defparam n26139_s0.INIT=8'h10;
  LUT4 n26166_s0 (
    .F(n26166_3),
    .I0(soclinux_sdram_bankmachine6_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine6_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine6_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine6_twtpcon_count[0]) 
);
defparam n26166_s0.INIT=16'h0100;
  LUT3 n26167_s0 (
    .F(n26167_3),
    .I0(soclinux_sdram_bankmachine6_trccon_ready),
    .I1(soclinux_sdram_bankmachine6_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine6_trccon_count[0]) 
);
defparam n26167_s0.INIT=8'h10;
  LUT3 n26168_s0 (
    .F(n26168_3),
    .I0(soclinux_sdram_bankmachine6_trascon_ready),
    .I1(soclinux_sdram_bankmachine6_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine6_trascon_count[0]) 
);
defparam n26168_s0.INIT=8'h10;
  LUT4 n26195_s0 (
    .F(n26195_3),
    .I0(soclinux_sdram_bankmachine7_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine7_twtpcon_count[1]),
    .I2(soclinux_sdram_bankmachine7_twtpcon_count[2]),
    .I3(soclinux_sdram_bankmachine7_twtpcon_count[0]) 
);
defparam n26195_s0.INIT=16'h0100;
  LUT3 n26196_s0 (
    .F(n26196_3),
    .I0(soclinux_sdram_bankmachine7_trccon_ready),
    .I1(soclinux_sdram_bankmachine7_trccon_count[1]),
    .I2(soclinux_sdram_bankmachine7_trccon_count[0]) 
);
defparam n26196_s0.INIT=8'h10;
  LUT3 n26197_s0 (
    .F(n26197_3),
    .I0(soclinux_sdram_bankmachine7_trascon_ready),
    .I1(soclinux_sdram_bankmachine7_trascon_count[1]),
    .I2(soclinux_sdram_bankmachine7_trascon_count[0]) 
);
defparam n26197_s0.INIT=8'h10;
  LUT2 n26318_s1 (
    .F(n26318_4),
    .I0(soclinux_sdram_trrdcon_ready),
    .I1(soclinux_sdram_trrdcon_count) 
);
defparam n26318_s1.INIT=4'h4;
  LUT2 n26319_s1 (
    .F(n26319_4),
    .I0(soclinux_sdram_tccdcon_ready),
    .I1(soclinux_sdram_tccdcon_count) 
);
defparam n26319_s1.INIT=4'h4;
  LUT4 n26320_s0 (
    .F(n26320_3),
    .I0(soclinux_sdram_twtrcon_ready),
    .I1(soclinux_sdram_twtrcon_count[1]),
    .I2(soclinux_sdram_twtrcon_count[2]),
    .I3(soclinux_sdram_twtrcon_count[0]) 
);
defparam n26320_s0.INIT=16'h0100;
  LUT4 n16036_s0 (
    .F(n16036_3),
    .I0(n16036_4),
    .I1(n16036_5),
    .I2(n16036_6),
    .I3(n16036_7) 
);
defparam n16036_s0.INIT=16'hEFFF;
  LUT2 n16059_s0 (
    .F(builder_sync_rhs_array_muxed5_9),
    .I0(n16059_4),
    .I1(n16059_5) 
);
defparam n16059_s0.INIT=4'h4;
  LUT3 n16213_s0 (
    .F(n16213_3),
    .I0(spisdcard_mosi_d),
    .I1(spisdcard_miso_d),
    .I2(soclinux_loopback_storage) 
);
defparam n16213_s0.INIT=8'hAC;
  LUT3 n26396_s0 (
    .F(n26396_3),
    .I0(n14045_8),
    .I1(n26396_7),
    .I2(sys_rst) 
);
defparam n26396_s0.INIT=8'hF8;
  LUT3 n26412_s0 (
    .F(n26412_3),
    .I0(n14117_6),
    .I1(n26396_7),
    .I2(sys_rst) 
);
defparam n26412_s0.INIT=8'hF8;
  LUT3 n26432_s0 (
    .F(n26432_3),
    .I0(soclinux_sdram_zqcs_executer_counter[1]),
    .I1(n14481_5),
    .I2(sys_rst) 
);
defparam n26432_s0.INIT=8'hF8;
  LUT3 n26433_s0 (
    .F(n26433_3),
    .I0(n14373_4),
    .I1(n26432_3),
    .I2(n26433_4) 
);
defparam n26433_s0.INIT=8'hFE;
  LUT4 n26522_s0 (
    .F(n26522_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine0_state[0]),
    .I2(builder_soclinux_bankmachine0_state[1]),
    .I3(builder_soclinux_bankmachine0_state[2]) 
);
defparam n26522_s0.INIT=16'hABBE;
  LUT2 n26523_s0 (
    .F(n26523_3),
    .I0(sys_rst),
    .I1(n26523_4) 
);
defparam n26523_s0.INIT=4'hE;
  LUT4 n26529_s0 (
    .F(n26529_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine1_state[0]),
    .I2(builder_soclinux_bankmachine1_state[1]),
    .I3(builder_soclinux_bankmachine1_state[2]) 
);
defparam n26529_s0.INIT=16'hABBE;
  LUT4 n26536_s0 (
    .F(n26536_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine2_state[0]),
    .I2(builder_soclinux_bankmachine2_state[1]),
    .I3(builder_soclinux_bankmachine2_state[2]) 
);
defparam n26536_s0.INIT=16'hABBE;
  LUT2 n26537_s0 (
    .F(n26537_3),
    .I0(sys_rst),
    .I1(n26537_4) 
);
defparam n26537_s0.INIT=4'hE;
  LUT2 n26539_s0 (
    .F(n26539_3),
    .I0(sys_rst),
    .I1(n26539_4) 
);
defparam n26539_s0.INIT=4'hE;
  LUT4 n26543_s0 (
    .F(n26543_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine3_state[0]),
    .I2(builder_soclinux_bankmachine3_state[1]),
    .I3(builder_soclinux_bankmachine3_state[2]) 
);
defparam n26543_s0.INIT=16'hABBE;
  LUT2 n26544_s0 (
    .F(n26544_3),
    .I0(sys_rst),
    .I1(n26544_4) 
);
defparam n26544_s0.INIT=4'hE;
  LUT4 n26550_s0 (
    .F(n26550_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine4_state[0]),
    .I2(builder_soclinux_bankmachine4_state[1]),
    .I3(builder_soclinux_bankmachine4_state[2]) 
);
defparam n26550_s0.INIT=16'hABBE;
  LUT2 n26551_s0 (
    .F(n26551_3),
    .I0(sys_rst),
    .I1(n26551_4) 
);
defparam n26551_s0.INIT=4'hE;
  LUT4 n26553_s0 (
    .F(n26553_3),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_9),
    .I2(n26553_11),
    .I3(sys_rst) 
);
defparam n26553_s0.INIT=16'hFF80;
  LUT4 n26557_s0 (
    .F(n26557_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine5_state[0]),
    .I2(builder_soclinux_bankmachine5_state[1]),
    .I3(builder_soclinux_bankmachine5_state[2]) 
);
defparam n26557_s0.INIT=16'hABBE;
  LUT2 n26558_s0 (
    .F(n26558_3),
    .I0(sys_rst),
    .I1(n16036_5) 
);
defparam n26558_s0.INIT=4'hE;
  LUT4 n26560_s0 (
    .F(n26560_3),
    .I0(builder_soclinux_bankmachine5_state[1]),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26560_7),
    .I3(sys_rst) 
);
defparam n26560_s0.INIT=16'hFF80;
  LUT4 n26564_s0 (
    .F(n26564_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine6_state[0]),
    .I2(builder_soclinux_bankmachine6_state[1]),
    .I3(builder_soclinux_bankmachine6_state[2]) 
);
defparam n26564_s0.INIT=16'hABBE;
  LUT2 n26565_s0 (
    .F(n26565_3),
    .I0(sys_rst),
    .I1(n26565_4) 
);
defparam n26565_s0.INIT=4'hE;
  LUT4 n26567_s0 (
    .F(n26567_3),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26567_6),
    .I3(sys_rst) 
);
defparam n26567_s0.INIT=16'hFF80;
  LUT4 n26571_s0 (
    .F(n26571_3),
    .I0(sys_rst),
    .I1(builder_soclinux_bankmachine7_state[0]),
    .I2(builder_soclinux_bankmachine7_state[1]),
    .I3(builder_soclinux_bankmachine7_state[2]) 
);
defparam n26571_s0.INIT=16'hABBE;
  LUT2 n26572_s0 (
    .F(n26572_3),
    .I0(sys_rst),
    .I1(n26572_4) 
);
defparam n26572_s0.INIT=4'hE;
  LUT4 n26574_s0 (
    .F(n26574_3),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26574_6),
    .I3(sys_rst) 
);
defparam n26574_s0.INIT=16'hFF80;
  LUT3 n26578_s0 (
    .F(n26578_3),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(soclinux_sdram_trrdcon_valid_16),
    .I2(sys_rst) 
);
defparam n26578_s0.INIT=8'hF8;
  LUT2 n26581_s0 (
    .F(n26581_3),
    .I0(sys_rst),
    .I1(n16059_5) 
);
defparam n26581_s0.INIT=4'hE;
  LUT2 n26582_s0 (
    .F(n26582_3),
    .I0(sys_rst),
    .I1(builder_sync_rhs_array_muxed13_10) 
);
defparam n26582_s0.INIT=4'hE;
  LUT3 n26634_s0 (
    .F(n26634_3),
    .I0(soclinux_clk_rise),
    .I1(n26355_6),
    .I2(sys_rst) 
);
defparam n26634_s0.INIT=8'hF4;
  LUT4 n26194_s1 (
    .F(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine7_state[2]),
    .I1(soclinux_sdram_bankmachine7_trccon_ready),
    .I2(builder_soclinux_bankmachine7_state[1]),
    .I3(builder_soclinux_bankmachine7_state[0]) 
);
defparam n26194_s1.INIT=16'h4000;
  LUT2 n21444_s0 (
    .F(n21444_3),
    .I0(gw2ddrphy_dly_sel_storage[0]),
    .I1(gw2ddrphy_pause1) 
);
defparam n21444_s0.INIT=4'hE;
  LUT2 n21539_s0 (
    .F(n21539_3),
    .I0(gw2ddrphy_dly_sel_storage[1]),
    .I1(gw2ddrphy_pause1) 
);
defparam n21539_s0.INIT=4'hE;
  LUT4 n26165_s1 (
    .F(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I0(builder_soclinux_bankmachine6_state[2]),
    .I1(soclinux_sdram_bankmachine6_trccon_ready),
    .I2(builder_soclinux_bankmachine6_state[1]),
    .I3(builder_soclinux_bankmachine6_state[0]) 
);
defparam n26165_s1.INIT=16'h4000;
  LUT4 n22443_s0 (
    .F(n22443_3),
    .I0(soclinux_reset_re),
    .I1(soclinux_reset_storage[0]),
    .I2(soclinux_reset_storage[1]),
    .I3(sys_rst) 
);
defparam n22443_s0.INIT=16'hFFF8;
  LUT4 n22845_s0 (
    .F(n22845_3),
    .I0(soclinux_reset_re),
    .I1(soclinux_reset_storage[0]),
    .I2(gw2ddrphy_reset1),
    .I3(crg_locked) 
);
defparam n22845_s0.INIT=16'hF8FF;
  LUT4 crg_reset1_s1 (
    .F(crg_reset1),
    .I0(crg_reset1_6),
    .I1(crg_reset1_7),
    .I2(crg_reset1_8),
    .I3(crg_reset1_9) 
);
defparam crg_reset1_s1.INIT=16'h7FFF;
  LUT2 n21467_s1 (
    .F(n21467_5),
    .I0(gw2ddrphy_wrdata_en_tappeddelayline2),
    .I1(gw2ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n21467_s1.INIT=4'h1;
  LUT4 gw2ddrphy_bitslip0_o_3_s4 (
    .F(gw2ddrphy_bitslip0_o[3]),
    .I0(gw2ddrphy_bitslip0_r[5]),
    .I1(gw2ddrphy_bitslip0_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_o_3_9) 
);
defparam gw2ddrphy_bitslip0_o_3_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip0_o_2_s4 (
    .F(gw2ddrphy_bitslip0_o[2]),
    .I0(gw2ddrphy_bitslip0_r[4]),
    .I1(gw2ddrphy_bitslip0_r[5]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_o_2_9) 
);
defparam gw2ddrphy_bitslip0_o_2_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip0_o_1_s4 (
    .F(gw2ddrphy_bitslip0_o[1]),
    .I0(gw2ddrphy_bitslip0_r[4]),
    .I1(gw2ddrphy_bitslip0_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_o_1_9) 
);
defparam gw2ddrphy_bitslip0_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip0_o_0_s4 (
    .F(gw2ddrphy_bitslip0_o[0]),
    .I0(gw2ddrphy_bitslip0_r[3]),
    .I1(gw2ddrphy_bitslip0_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_o_0_9) 
);
defparam gw2ddrphy_bitslip0_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip1_o_3_s4 (
    .F(gw2ddrphy_bitslip1_o[3]),
    .I0(gw2ddrphy_bitslip1_r[5]),
    .I1(gw2ddrphy_bitslip1_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip1_o_3_9) 
);
defparam gw2ddrphy_bitslip1_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip1_o_2_s4 (
    .F(gw2ddrphy_bitslip1_o[2]),
    .I0(gw2ddrphy_bitslip1_r[3]),
    .I1(gw2ddrphy_bitslip1_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip1_o_2_9) 
);
defparam gw2ddrphy_bitslip1_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip1_o_1_s4 (
    .F(gw2ddrphy_bitslip1_o[1]),
    .I0(gw2ddrphy_bitslip1_r[4]),
    .I1(gw2ddrphy_bitslip1_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip1_o_1_9) 
);
defparam gw2ddrphy_bitslip1_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip1_o_0_s4 (
    .F(gw2ddrphy_bitslip1_o[0]),
    .I0(gw2ddrphy_bitslip1_r[3]),
    .I1(gw2ddrphy_bitslip1_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip1_o_0_9) 
);
defparam gw2ddrphy_bitslip1_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip2_o_3_s4 (
    .F(gw2ddrphy_bitslip2_o[3]),
    .I0(gw2ddrphy_bitslip2_r[5]),
    .I1(gw2ddrphy_bitslip2_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip2_o_3_9) 
);
defparam gw2ddrphy_bitslip2_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip2_o_2_s4 (
    .F(gw2ddrphy_bitslip2_o[2]),
    .I0(gw2ddrphy_bitslip2_r[3]),
    .I1(gw2ddrphy_bitslip2_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip2_o_2_9) 
);
defparam gw2ddrphy_bitslip2_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip2_o_1_s4 (
    .F(gw2ddrphy_bitslip2_o[1]),
    .I0(gw2ddrphy_bitslip2_r[4]),
    .I1(gw2ddrphy_bitslip2_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip2_o_1_9) 
);
defparam gw2ddrphy_bitslip2_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip2_o_0_s4 (
    .F(gw2ddrphy_bitslip2_o[0]),
    .I0(gw2ddrphy_bitslip2_r[3]),
    .I1(gw2ddrphy_bitslip2_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip2_o_0_9) 
);
defparam gw2ddrphy_bitslip2_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip3_o_3_s4 (
    .F(gw2ddrphy_bitslip3_o[3]),
    .I0(gw2ddrphy_bitslip3_r[5]),
    .I1(gw2ddrphy_bitslip3_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip3_o_3_9) 
);
defparam gw2ddrphy_bitslip3_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip3_o_2_s4 (
    .F(gw2ddrphy_bitslip3_o[2]),
    .I0(gw2ddrphy_bitslip3_r[3]),
    .I1(gw2ddrphy_bitslip3_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip3_o_2_9) 
);
defparam gw2ddrphy_bitslip3_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip3_o_1_s4 (
    .F(gw2ddrphy_bitslip3_o[1]),
    .I0(gw2ddrphy_bitslip3_r[4]),
    .I1(gw2ddrphy_bitslip3_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip3_o_1_9) 
);
defparam gw2ddrphy_bitslip3_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip3_o_0_s4 (
    .F(gw2ddrphy_bitslip3_o[0]),
    .I0(gw2ddrphy_bitslip3_r[3]),
    .I1(gw2ddrphy_bitslip3_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip3_o_0_9) 
);
defparam gw2ddrphy_bitslip3_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip4_o_3_s4 (
    .F(gw2ddrphy_bitslip4_o[3]),
    .I0(gw2ddrphy_bitslip4_r[5]),
    .I1(gw2ddrphy_bitslip4_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip4_o_3_9) 
);
defparam gw2ddrphy_bitslip4_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip4_o_2_s4 (
    .F(gw2ddrphy_bitslip4_o[2]),
    .I0(gw2ddrphy_bitslip4_r[3]),
    .I1(gw2ddrphy_bitslip4_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip4_o_2_9) 
);
defparam gw2ddrphy_bitslip4_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip4_o_1_s4 (
    .F(gw2ddrphy_bitslip4_o[1]),
    .I0(gw2ddrphy_bitslip4_r[4]),
    .I1(gw2ddrphy_bitslip4_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip4_o_1_9) 
);
defparam gw2ddrphy_bitslip4_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip4_o_0_s4 (
    .F(gw2ddrphy_bitslip4_o[0]),
    .I0(gw2ddrphy_bitslip4_r[3]),
    .I1(gw2ddrphy_bitslip4_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip4_o_0_9) 
);
defparam gw2ddrphy_bitslip4_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip5_o_3_s4 (
    .F(gw2ddrphy_bitslip5_o[3]),
    .I0(gw2ddrphy_bitslip5_r[5]),
    .I1(gw2ddrphy_bitslip5_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip5_o_3_9) 
);
defparam gw2ddrphy_bitslip5_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip5_o_2_s4 (
    .F(gw2ddrphy_bitslip5_o[2]),
    .I0(gw2ddrphy_bitslip5_r[3]),
    .I1(gw2ddrphy_bitslip5_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip5_o_2_9) 
);
defparam gw2ddrphy_bitslip5_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip5_o_1_s4 (
    .F(gw2ddrphy_bitslip5_o[1]),
    .I0(gw2ddrphy_bitslip5_r[4]),
    .I1(gw2ddrphy_bitslip5_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip5_o_1_9) 
);
defparam gw2ddrphy_bitslip5_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip5_o_0_s4 (
    .F(gw2ddrphy_bitslip5_o[0]),
    .I0(gw2ddrphy_bitslip5_r[3]),
    .I1(gw2ddrphy_bitslip5_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip5_o_0_9) 
);
defparam gw2ddrphy_bitslip5_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip6_o_3_s4 (
    .F(gw2ddrphy_bitslip6_o[3]),
    .I0(gw2ddrphy_bitslip6_r[5]),
    .I1(gw2ddrphy_bitslip6_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip6_o_3_9) 
);
defparam gw2ddrphy_bitslip6_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip6_o_2_s4 (
    .F(gw2ddrphy_bitslip6_o[2]),
    .I0(gw2ddrphy_bitslip6_r[3]),
    .I1(gw2ddrphy_bitslip6_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip6_o_2_9) 
);
defparam gw2ddrphy_bitslip6_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip6_o_1_s4 (
    .F(gw2ddrphy_bitslip6_o[1]),
    .I0(gw2ddrphy_bitslip6_r[4]),
    .I1(gw2ddrphy_bitslip6_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip6_o_1_9) 
);
defparam gw2ddrphy_bitslip6_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip6_o_0_s4 (
    .F(gw2ddrphy_bitslip6_o[0]),
    .I0(gw2ddrphy_bitslip6_r[3]),
    .I1(gw2ddrphy_bitslip6_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip6_o_0_9) 
);
defparam gw2ddrphy_bitslip6_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip7_o_3_s4 (
    .F(gw2ddrphy_bitslip7_o[3]),
    .I0(gw2ddrphy_bitslip7_r[5]),
    .I1(gw2ddrphy_bitslip7_r[6]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip7_o_3_9) 
);
defparam gw2ddrphy_bitslip7_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip7_o_2_s4 (
    .F(gw2ddrphy_bitslip7_o[2]),
    .I0(gw2ddrphy_bitslip7_r[3]),
    .I1(gw2ddrphy_bitslip7_r[5]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip7_o_2_9) 
);
defparam gw2ddrphy_bitslip7_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip7_o_1_s4 (
    .F(gw2ddrphy_bitslip7_o[1]),
    .I0(gw2ddrphy_bitslip7_r[4]),
    .I1(gw2ddrphy_bitslip7_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip7_o_1_9) 
);
defparam gw2ddrphy_bitslip7_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip7_o_0_s4 (
    .F(gw2ddrphy_bitslip7_o[0]),
    .I0(gw2ddrphy_bitslip7_r[3]),
    .I1(gw2ddrphy_bitslip7_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip7_o_0_9) 
);
defparam gw2ddrphy_bitslip7_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip8_o_3_s4 (
    .F(gw2ddrphy_bitslip8_o[3]),
    .I0(gw2ddrphy_bitslip8_r[5]),
    .I1(gw2ddrphy_bitslip8_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_o_3_9) 
);
defparam gw2ddrphy_bitslip8_o_3_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip8_o_2_s4 (
    .F(gw2ddrphy_bitslip8_o[2]),
    .I0(gw2ddrphy_bitslip8_r[4]),
    .I1(gw2ddrphy_bitslip8_r[5]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_o_2_9) 
);
defparam gw2ddrphy_bitslip8_o_2_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip8_o_1_s4 (
    .F(gw2ddrphy_bitslip8_o[1]),
    .I0(gw2ddrphy_bitslip8_r[4]),
    .I1(gw2ddrphy_bitslip8_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_o_1_9) 
);
defparam gw2ddrphy_bitslip8_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip8_o_0_s4 (
    .F(gw2ddrphy_bitslip8_o[0]),
    .I0(gw2ddrphy_bitslip8_r[3]),
    .I1(gw2ddrphy_bitslip8_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_o_0_9) 
);
defparam gw2ddrphy_bitslip8_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip9_o_3_s4 (
    .F(gw2ddrphy_bitslip9_o[3]),
    .I0(gw2ddrphy_bitslip9_r[5]),
    .I1(gw2ddrphy_bitslip9_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip9_o_3_9) 
);
defparam gw2ddrphy_bitslip9_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip9_o_2_s4 (
    .F(gw2ddrphy_bitslip9_o[2]),
    .I0(gw2ddrphy_bitslip9_r[3]),
    .I1(gw2ddrphy_bitslip9_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip9_o_2_9) 
);
defparam gw2ddrphy_bitslip9_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip9_o_1_s4 (
    .F(gw2ddrphy_bitslip9_o[1]),
    .I0(gw2ddrphy_bitslip9_r[4]),
    .I1(gw2ddrphy_bitslip9_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip9_o_1_9) 
);
defparam gw2ddrphy_bitslip9_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip9_o_0_s4 (
    .F(gw2ddrphy_bitslip9_o[0]),
    .I0(gw2ddrphy_bitslip9_r[3]),
    .I1(gw2ddrphy_bitslip9_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip9_o_0_9) 
);
defparam gw2ddrphy_bitslip9_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip10_o_3_s4 (
    .F(gw2ddrphy_bitslip10_o[3]),
    .I0(gw2ddrphy_bitslip10_r[5]),
    .I1(gw2ddrphy_bitslip10_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip10_o_3_9) 
);
defparam gw2ddrphy_bitslip10_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip10_o_2_s4 (
    .F(gw2ddrphy_bitslip10_o[2]),
    .I0(gw2ddrphy_bitslip10_r[3]),
    .I1(gw2ddrphy_bitslip10_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip10_o_2_9) 
);
defparam gw2ddrphy_bitslip10_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip10_o_1_s4 (
    .F(gw2ddrphy_bitslip10_o[1]),
    .I0(gw2ddrphy_bitslip10_r[4]),
    .I1(gw2ddrphy_bitslip10_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip10_o_1_9) 
);
defparam gw2ddrphy_bitslip10_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip10_o_0_s4 (
    .F(gw2ddrphy_bitslip10_o[0]),
    .I0(gw2ddrphy_bitslip10_r[3]),
    .I1(gw2ddrphy_bitslip10_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip10_o_0_9) 
);
defparam gw2ddrphy_bitslip10_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip11_o_3_s4 (
    .F(gw2ddrphy_bitslip11_o[3]),
    .I0(gw2ddrphy_bitslip11_r[5]),
    .I1(gw2ddrphy_bitslip11_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip11_o_3_9) 
);
defparam gw2ddrphy_bitslip11_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip11_o_2_s4 (
    .F(gw2ddrphy_bitslip11_o[2]),
    .I0(gw2ddrphy_bitslip11_r[3]),
    .I1(gw2ddrphy_bitslip11_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip11_o_2_9) 
);
defparam gw2ddrphy_bitslip11_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip11_o_1_s4 (
    .F(gw2ddrphy_bitslip11_o[1]),
    .I0(gw2ddrphy_bitslip11_r[4]),
    .I1(gw2ddrphy_bitslip11_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip11_o_1_9) 
);
defparam gw2ddrphy_bitslip11_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip11_o_0_s4 (
    .F(gw2ddrphy_bitslip11_o[0]),
    .I0(gw2ddrphy_bitslip11_r[3]),
    .I1(gw2ddrphy_bitslip11_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip11_o_0_9) 
);
defparam gw2ddrphy_bitslip11_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip12_o_3_s4 (
    .F(gw2ddrphy_bitslip12_o[3]),
    .I0(gw2ddrphy_bitslip12_r[6]),
    .I1(gw2ddrphy_bitslip12_r[5]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip12_o_3_9) 
);
defparam gw2ddrphy_bitslip12_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip12_o_2_s4 (
    .F(gw2ddrphy_bitslip12_o[2]),
    .I0(gw2ddrphy_bitslip12_r[3]),
    .I1(gw2ddrphy_bitslip12_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip12_o_2_9) 
);
defparam gw2ddrphy_bitslip12_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip12_o_1_s4 (
    .F(gw2ddrphy_bitslip12_o[1]),
    .I0(gw2ddrphy_bitslip12_r[4]),
    .I1(gw2ddrphy_bitslip12_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip12_o_1_9) 
);
defparam gw2ddrphy_bitslip12_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip12_o_0_s4 (
    .F(gw2ddrphy_bitslip12_o[0]),
    .I0(gw2ddrphy_bitslip12_r[3]),
    .I1(gw2ddrphy_bitslip12_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip12_o_0_9) 
);
defparam gw2ddrphy_bitslip12_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip13_o_3_s4 (
    .F(gw2ddrphy_bitslip13_o[3]),
    .I0(gw2ddrphy_bitslip13_r[5]),
    .I1(gw2ddrphy_bitslip13_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip13_o_3_9) 
);
defparam gw2ddrphy_bitslip13_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip13_o_2_s4 (
    .F(gw2ddrphy_bitslip13_o[2]),
    .I0(gw2ddrphy_bitslip13_r[3]),
    .I1(gw2ddrphy_bitslip13_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip13_o_2_9) 
);
defparam gw2ddrphy_bitslip13_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip13_o_1_s4 (
    .F(gw2ddrphy_bitslip13_o[1]),
    .I0(gw2ddrphy_bitslip13_r[4]),
    .I1(gw2ddrphy_bitslip13_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip13_o_1_9) 
);
defparam gw2ddrphy_bitslip13_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip13_o_0_s4 (
    .F(gw2ddrphy_bitslip13_o[0]),
    .I0(gw2ddrphy_bitslip13_r[3]),
    .I1(gw2ddrphy_bitslip13_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip13_o_0_9) 
);
defparam gw2ddrphy_bitslip13_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip14_o_3_s4 (
    .F(gw2ddrphy_bitslip14_o[3]),
    .I0(gw2ddrphy_bitslip14_r[5]),
    .I1(gw2ddrphy_bitslip14_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip14_o_3_9) 
);
defparam gw2ddrphy_bitslip14_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip14_o_2_s4 (
    .F(gw2ddrphy_bitslip14_o[2]),
    .I0(gw2ddrphy_bitslip14_r[3]),
    .I1(gw2ddrphy_bitslip14_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip14_o_2_9) 
);
defparam gw2ddrphy_bitslip14_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip14_o_1_s4 (
    .F(gw2ddrphy_bitslip14_o[1]),
    .I0(gw2ddrphy_bitslip14_r[4]),
    .I1(gw2ddrphy_bitslip14_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip14_o_1_9) 
);
defparam gw2ddrphy_bitslip14_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip14_o_0_s4 (
    .F(gw2ddrphy_bitslip14_o[0]),
    .I0(gw2ddrphy_bitslip14_r[3]),
    .I1(gw2ddrphy_bitslip14_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip14_o_0_9) 
);
defparam gw2ddrphy_bitslip14_o_0_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip15_o_3_s4 (
    .F(gw2ddrphy_bitslip15_o[3]),
    .I0(gw2ddrphy_bitslip15_r[5]),
    .I1(gw2ddrphy_bitslip15_r[6]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip15_o_3_9) 
);
defparam gw2ddrphy_bitslip15_o_3_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip15_o_2_s4 (
    .F(gw2ddrphy_bitslip15_o[2]),
    .I0(gw2ddrphy_bitslip15_r[3]),
    .I1(gw2ddrphy_bitslip15_r[5]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip15_o_2_9) 
);
defparam gw2ddrphy_bitslip15_o_2_s4.INIT=16'hCFA0;
  LUT4 gw2ddrphy_bitslip15_o_1_s4 (
    .F(gw2ddrphy_bitslip15_o[1]),
    .I0(gw2ddrphy_bitslip15_r[4]),
    .I1(gw2ddrphy_bitslip15_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip15_o_1_9) 
);
defparam gw2ddrphy_bitslip15_o_1_s4.INIT=16'hA0CF;
  LUT4 gw2ddrphy_bitslip15_o_0_s4 (
    .F(gw2ddrphy_bitslip15_o[0]),
    .I0(gw2ddrphy_bitslip15_r[3]),
    .I1(gw2ddrphy_bitslip15_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip15_o_0_9) 
);
defparam gw2ddrphy_bitslip15_o_0_s4.INIT=16'hA0CF;
  LUT4 builder_soclinux_refresher_next_state_1_s6 (
    .F(builder_soclinux_refresher_next_state[1]),
    .I0(builder_soclinux_refresher_next_state_1_13),
    .I1(builder_soclinux_refresher_next_state_1_23),
    .I2(builder_soclinux_refresher_state[0]),
    .I3(builder_soclinux_refresher_state[1]) 
);
defparam builder_soclinux_refresher_next_state_1_s6.INIT=16'h08F0;
  LUT4 builder_soclinux_bankmachine0_next_state_2_s24 (
    .F(builder_soclinux_bankmachine0_next_state[2]),
    .I0(builder_soclinux_bankmachine0_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine0_state[2]),
    .I3(builder_soclinux_bankmachine0_next_state_2_35) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s24.INIT=16'h0F73;
  LUT4 builder_soclinux_bankmachine0_next_state_1_s22 (
    .F(builder_soclinux_bankmachine0_next_state_1_30),
    .I0(builder_soclinux_bankmachine0_next_state_2_33),
    .I1(soclinux_sdram_bankmachine0_row_opened),
    .I2(builder_soclinux_bankmachine0_next_state_1_31),
    .I3(builder_soclinux_bankmachine0_next_state_1_32) 
);
defparam builder_soclinux_bankmachine0_next_state_1_s22.INIT=16'hFB0F;
  LUT4 builder_soclinux_bankmachine0_next_state_0_s21 (
    .F(builder_soclinux_bankmachine0_next_state[0]),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine0_next_state_2_33),
    .I2(builder_soclinux_bankmachine0_next_state_0_30),
    .I3(builder_soclinux_bankmachine0_state[2]) 
);
defparam builder_soclinux_bankmachine0_next_state_0_s21.INIT=16'h0230;
  LUT4 builder_soclinux_bankmachine1_next_state_2_s24 (
    .F(builder_soclinux_bankmachine1_next_state[2]),
    .I0(builder_soclinux_bankmachine1_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine1_state[2]),
    .I3(builder_soclinux_bankmachine1_next_state_2_34) 
);
defparam builder_soclinux_bankmachine1_next_state_2_s24.INIT=16'h0F73;
  LUT4 builder_soclinux_bankmachine1_next_state_1_s22 (
    .F(builder_soclinux_bankmachine1_next_state_1_30),
    .I0(builder_soclinux_bankmachine1_next_state_1_31),
    .I1(builder_soclinux_bankmachine1_state[0]),
    .I2(builder_soclinux_bankmachine1_next_state_1_32),
    .I3(builder_soclinux_bankmachine1_next_state_1_33) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s22.INIT=16'hFE0C;
  LUT4 builder_soclinux_bankmachine1_next_state_0_s21 (
    .F(builder_soclinux_bankmachine1_next_state[0]),
    .I0(builder_soclinux_bankmachine1_next_state_1_31),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine1_next_state_0_30),
    .I3(builder_soclinux_bankmachine1_state[2]) 
);
defparam builder_soclinux_bankmachine1_next_state_0_s21.INIT=16'h04F0;
  LUT4 builder_soclinux_bankmachine2_next_state_2_s24 (
    .F(builder_soclinux_bankmachine2_next_state[2]),
    .I0(builder_soclinux_bankmachine2_next_state_2_33),
    .I1(builder_soclinux_bankmachine2_next_state_2_34),
    .I2(builder_soclinux_bankmachine2_state[2]),
    .I3(builder_soclinux_bankmachine2_next_state_2_35) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s24.INIT=16'h1F00;
  LUT4 builder_soclinux_bankmachine2_next_state_1_s22 (
    .F(builder_soclinux_bankmachine2_next_state_1_30),
    .I0(builder_soclinux_bankmachine2_next_state_1_31),
    .I1(builder_soclinux_bankmachine2_state[1]),
    .I2(builder_soclinux_bankmachine2_state[2]),
    .I3(builder_soclinux_bankmachine2_state[0]) 
);
defparam builder_soclinux_bankmachine2_next_state_1_s22.INIT=16'hBEAA;
  LUT4 builder_soclinux_bankmachine2_next_state_0_s21 (
    .F(builder_soclinux_bankmachine2_next_state[0]),
    .I0(builder_soclinux_bankmachine2_next_state_0_30),
    .I1(builder_soclinux_bankmachine2_state[0]),
    .I2(builder_soclinux_bankmachine2_state[1]),
    .I3(builder_soclinux_bankmachine2_state[2]) 
);
defparam builder_soclinux_bankmachine2_next_state_0_s21.INIT=16'h443E;
  LUT4 builder_soclinux_bankmachine3_next_state_2_s24 (
    .F(builder_soclinux_bankmachine3_next_state[2]),
    .I0(builder_soclinux_bankmachine3_next_state_2_33),
    .I1(builder_soclinux_bankmachine3_next_state_2_34),
    .I2(builder_soclinux_bankmachine3_state[2]),
    .I3(builder_soclinux_bankmachine3_next_state_2_35) 
);
defparam builder_soclinux_bankmachine3_next_state_2_s24.INIT=16'h1F00;
  LUT4 builder_soclinux_bankmachine3_next_state_1_s22 (
    .F(builder_soclinux_bankmachine3_next_state_1_30),
    .I0(builder_soclinux_bankmachine3_next_state_2_33),
    .I1(soclinux_sdram_bankmachine3_row_opened),
    .I2(builder_soclinux_bankmachine3_next_state_1_31),
    .I3(builder_soclinux_bankmachine3_next_state_1_32) 
);
defparam builder_soclinux_bankmachine3_next_state_1_s22.INIT=16'hFB0F;
  LUT4 builder_soclinux_bankmachine3_next_state_0_s21 (
    .F(builder_soclinux_bankmachine3_next_state[0]),
    .I0(builder_soclinux_bankmachine3_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine3_next_state_0_30),
    .I3(builder_soclinux_bankmachine3_state[2]) 
);
defparam builder_soclinux_bankmachine3_next_state_0_s21.INIT=16'h04F0;
  LUT4 builder_soclinux_bankmachine4_next_state_2_s24 (
    .F(builder_soclinux_bankmachine4_next_state[2]),
    .I0(builder_soclinux_bankmachine4_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine4_state[2]),
    .I3(builder_soclinux_bankmachine4_next_state_2_34) 
);
defparam builder_soclinux_bankmachine4_next_state_2_s24.INIT=16'h0F73;
  LUT4 builder_soclinux_bankmachine4_next_state_1_s22 (
    .F(builder_soclinux_bankmachine4_next_state_1_30),
    .I0(builder_soclinux_bankmachine4_next_state_2_33),
    .I1(builder_soclinux_bankmachine4_state[0]),
    .I2(builder_soclinux_bankmachine4_next_state_1_31),
    .I3(builder_soclinux_bankmachine4_next_state_1_32) 
);
defparam builder_soclinux_bankmachine4_next_state_1_s22.INIT=16'hFE0C;
  LUT4 builder_soclinux_bankmachine4_next_state_0_s21 (
    .F(builder_soclinux_bankmachine4_next_state[0]),
    .I0(builder_soclinux_bankmachine4_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine4_next_state_0_30),
    .I3(builder_soclinux_bankmachine4_state[2]) 
);
defparam builder_soclinux_bankmachine4_next_state_0_s21.INIT=16'h04F0;
  LUT4 builder_soclinux_bankmachine5_next_state_2_s24 (
    .F(builder_soclinux_bankmachine5_next_state[2]),
    .I0(builder_soclinux_bankmachine5_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine5_state[2]),
    .I3(builder_soclinux_bankmachine5_next_state_2_34) 
);
defparam builder_soclinux_bankmachine5_next_state_2_s24.INIT=16'h0F73;
  LUT4 builder_soclinux_bankmachine5_next_state_1_s22 (
    .F(builder_soclinux_bankmachine5_next_state_1_30),
    .I0(builder_soclinux_bankmachine5_next_state_1_31),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine5_state[2]),
    .I3(builder_soclinux_bankmachine5_state[0]) 
);
defparam builder_soclinux_bankmachine5_next_state_1_s22.INIT=16'hBEAA;
  LUT4 builder_soclinux_bankmachine5_next_state_0_s21 (
    .F(builder_soclinux_bankmachine5_next_state[0]),
    .I0(builder_soclinux_bankmachine5_next_state_2_33),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine5_state[2]),
    .I3(builder_soclinux_bankmachine5_next_state_0_30) 
);
defparam builder_soclinux_bankmachine5_next_state_0_s21.INIT=16'h4F00;
  LUT4 builder_soclinux_bankmachine6_next_state_2_s24 (
    .F(builder_soclinux_bankmachine6_next_state[2]),
    .I0(builder_soclinux_bankmachine6_next_state_2_33),
    .I1(builder_soclinux_bankmachine6_next_state_2_34),
    .I2(builder_soclinux_bankmachine6_state[2]),
    .I3(builder_soclinux_bankmachine6_next_state_2_35) 
);
defparam builder_soclinux_bankmachine6_next_state_2_s24.INIT=16'h1F00;
  LUT4 builder_soclinux_bankmachine6_next_state_1_s22 (
    .F(builder_soclinux_bankmachine6_next_state_1_30),
    .I0(builder_soclinux_bankmachine6_next_state_2_34),
    .I1(soclinux_sdram_bankmachine6_row_opened),
    .I2(builder_soclinux_bankmachine6_next_state_1_31),
    .I3(builder_soclinux_bankmachine6_next_state_1_32) 
);
defparam builder_soclinux_bankmachine6_next_state_1_s22.INIT=16'hFB0F;
  LUT4 builder_soclinux_bankmachine6_next_state_0_s21 (
    .F(builder_soclinux_bankmachine6_next_state[0]),
    .I0(builder_soclinux_bankmachine6_next_state_2_34),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine6_next_state_0_30),
    .I3(builder_soclinux_bankmachine6_state[2]) 
);
defparam builder_soclinux_bankmachine6_next_state_0_s21.INIT=16'h04F0;
  LUT4 builder_soclinux_bankmachine7_next_state_2_s24 (
    .F(builder_soclinux_bankmachine7_next_state[2]),
    .I0(builder_soclinux_bankmachine7_next_state_2_40),
    .I1(builder_soclinux_bankmachine7_next_state_2_34),
    .I2(builder_soclinux_bankmachine7_state[2]),
    .I3(builder_soclinux_bankmachine7_next_state_2_35) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s24.INIT=16'h1F00;
  LUT4 builder_soclinux_bankmachine7_next_state_1_s22 (
    .F(builder_soclinux_bankmachine7_next_state_1_30),
    .I0(builder_soclinux_bankmachine7_next_state_2_34),
    .I1(soclinux_sdram_bankmachine7_row_opened),
    .I2(builder_soclinux_bankmachine7_next_state_1_31),
    .I3(builder_soclinux_bankmachine7_next_state_1_32) 
);
defparam builder_soclinux_bankmachine7_next_state_1_s22.INIT=16'hFB0F;
  LUT4 builder_soclinux_bankmachine7_next_state_0_s21 (
    .F(builder_soclinux_bankmachine7_next_state[0]),
    .I0(builder_soclinux_bankmachine7_next_state_2_34),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine7_next_state_0_30),
    .I3(builder_soclinux_bankmachine7_state[2]) 
);
defparam builder_soclinux_bankmachine7_next_state_0_s21.INIT=16'h04F0;
  LUT4 builder_soclinux_multiplexer_next_state_3_s35 (
    .F(builder_soclinux_multiplexer_next_state[3]),
    .I0(builder_soclinux_multiplexer_next_state_3_47),
    .I1(builder_soclinux_multiplexer_next_state_3_48),
    .I2(builder_soclinux_multiplexer_state[0]),
    .I3(builder_soclinux_multiplexer_state[3]) 
);
defparam builder_soclinux_multiplexer_next_state_3_s35.INIT=16'hB3C0;
  LUT4 builder_soclinux_multiplexer_next_state_1_s33 (
    .F(builder_soclinux_multiplexer_next_state_1_45),
    .I0(builder_soclinux_multiplexer_next_state_1_46),
    .I1(builder_soclinux_multiplexer_state[0]),
    .I2(builder_soclinux_multiplexer_next_state_1_47),
    .I3(builder_soclinux_multiplexer_state[2]) 
);
defparam builder_soclinux_multiplexer_next_state_1_s33.INIT=16'hEAC3;
  LUT4 builder_soclinux_multiplexer_next_state_0_s34 (
    .F(builder_soclinux_multiplexer_next_state_0_45),
    .I0(builder_soclinux_multiplexer_next_state_3_47),
    .I1(builder_soclinux_multiplexer_state[0]),
    .I2(builder_soclinux_multiplexer_next_state_0_46),
    .I3(builder_soclinux_multiplexer_state[2]) 
);
defparam builder_soclinux_multiplexer_next_state_0_s34.INIT=16'hBB0F;
  LUT3 builder_soclinux_fullmemorywe_next_state_1_s11 (
    .F(builder_soclinux_fullmemorywe_next_state[1]),
    .I0(n9488_3),
    .I1(builder_soclinux_fullmemorywe_state[1]),
    .I2(builder_soclinux_fullmemorywe_state[0]) 
);
defparam builder_soclinux_fullmemorywe_next_state_1_s11.INIT=8'h2C;
  LUT4 builder_sync_rhs_array_muxed1_10_s4 (
    .F(builder_sync_rhs_array_muxed1[10]),
    .I0(builder_sync_rhs_array_muxed1_10_10),
    .I1(soclinux_sdram_cmd_payload_a[10]),
    .I2(n16059_4),
    .I3(builder_sync_rhs_array_muxed1_10_11) 
);
defparam builder_sync_rhs_array_muxed1_10_s4.INIT=16'h40FF;
  LUT4 builder_sync_rhs_array_muxed8_10_s4 (
    .F(builder_sync_rhs_array_muxed8[10]),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_10_11),
    .I2(builder_sync_rhs_array_muxed8_10_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_10_s4.INIT=16'hF044;
  LUT3 n15789_s65 (
    .F(n15789_62),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(n15789_65),
    .I2(n15789_66) 
);
defparam n15789_s65.INIT=8'hF4;
  LUT2 n15963_s60 (
    .F(n15963_60),
    .I0(n15963_63),
    .I1(n15963_64) 
);
defparam n15963_s60.INIT=4'h1;
  LUT3 n15963_s62 (
    .F(n15963_62),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I2(n15963_65) 
);
defparam n15963_s62.INIT=8'hF4;
  LUT3 n18638_s1 (
    .F(n18638_4),
    .I0(sys_rst),
    .I1(soclinux_pbus_cyc),
    .I2(when_BmbToWishbone_l29_5) 
);
defparam n18638_s1.INIT=8'hBF;
  LUT2 n17220_s1 (
    .F(n17220_4),
    .I0(sys_rst),
    .I1(builder_soclinux_rs232phytx_state) 
);
defparam n17220_s1.INIT=4'hB;
  LUT2 n17221_s1 (
    .F(n17221_4),
    .I0(sys_rst),
    .I1(builder_soclinux_rs232phyrx_state) 
);
defparam n17221_s1.INIT=4'hB;
  LUT2 n17959_s1 (
    .F(n17959_4),
    .I0(sys_rst),
    .I1(n17959_5) 
);
defparam n17959_s1.INIT=4'hE;
  LUT2 n17968_s2 (
    .F(n17968_5),
    .I0(sys_rst),
    .I1(n17959_5) 
);
defparam n17968_s2.INIT=4'hB;
  LUT3 n17927_s1 (
    .F(n17927_4),
    .I0(n16059_5),
    .I1(n17927_5),
    .I2(n16059_4) 
);
defparam n17927_s1.INIT=8'h35;
  LUT4 n17929_s1 (
    .F(n17929_4),
    .I0(n17929_5),
    .I1(n17929_8),
    .I2(builder_sync_rhs_array_muxed1_10_10),
    .I3(n16059_4) 
);
defparam n17929_s1.INIT=16'h35FF;
  LUT4 n17930_s1 (
    .F(n17930_4),
    .I0(n17930_5),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n17930_6),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam n17930_s1.INIT=16'h770F;
  LUT3 n17951_s1 (
    .F(n17951_4),
    .I0(n17951_5),
    .I1(n17951_8),
    .I2(soclinux_sdram_trrdcon_valid_14) 
);
defparam n17951_s1.INIT=8'hEF;
  LUT4 n17952_s1 (
    .F(n17952_4),
    .I0(n17930_5),
    .I1(n17951_5),
    .I2(soclinux_sdram_trrdcon_valid_14),
    .I3(builder_sync_rhs_array_muxed13_10) 
);
defparam n17952_s1.INIT=16'h00DF;
  LUT4 n18468_s2 (
    .F(n18468_5),
    .I0(sys_rst),
    .I1(soclinux_sdram_tfawcon_window[0]),
    .I2(soclinux_sdram_tfawcon_window[1]),
    .I3(soclinux_sdram_tfawcon_window[2]) 
);
defparam n18468_s2.INIT=16'hBFFF;
  LUT2 n18502_s1 (
    .F(n18502_4),
    .I0(sys_rst),
    .I1(leds_done) 
);
defparam n18502_s1.INIT=4'hE;
  LUT4 n18527_s1 (
    .F(n18527_4),
    .I0(n26355_5),
    .I1(n26355_6),
    .I2(n18527_5),
    .I3(soclinux_cs_storage[0]) 
);
defparam n18527_s1.INIT=16'hB0FF;
  LUT2 n16360_s1 (
    .F(n16360_4),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_csr_bankarray_sel_8) 
);
defparam n16360_s1.INIT=4'hB;
  LUT4 n16447_s1 (
    .F(n16447_4),
    .I0(builder_soclinux_adr[9]),
    .I1(builder_soclinux_adr[10]),
    .I2(builder_soclinux_adr[11]),
    .I3(n16287_5) 
);
defparam n16447_s1.INIT=16'hEFFF;
  LUT3 n16459_s1 (
    .F(n16459_4),
    .I0(builder_soclinux_adr[11]),
    .I1(soclinux_uart_tx_fifo_wrport_we_10),
    .I2(n16459_7) 
);
defparam n16459_s1.INIT=8'h7F;
  LUT2 n16586_s1 (
    .F(n16586_4),
    .I0(builder_soclinux_adr[11]),
    .I1(n16586_7) 
);
defparam n16586_s1.INIT=4'h7;
  LUT3 n16848_s1 (
    .F(n16848_4),
    .I0(builder_soclinux_adr[13]),
    .I1(builder_soclinux_adr[12]),
    .I2(n16287_6) 
);
defparam n16848_s1.INIT=8'hBF;
  LUT2 n17006_s1 (
    .F(n17006_4),
    .I0(builder_soclinux_adr[11]),
    .I1(n16586_7) 
);
defparam n17006_s1.INIT=4'hB;
  LUT2 n17142_s1 (
    .F(n17142_4),
    .I0(builder_soclinux_adr[11]),
    .I1(n16459_7) 
);
defparam n17142_s1.INIT=4'hB;
  LUT3 soclinux_rx_phase_31_s4 (
    .F(soclinux_rx_phase_31_9),
    .I0(soclinux_rx_phase_31_10),
    .I1(soclinux_rx_phase[31]),
    .I2(builder_soclinux_rs232phyrx_state) 
);
defparam soclinux_rx_phase_31_s4.INIT=8'h6F;
  LUT2 soclinux_tx_phase_28_s4 (
    .F(soclinux_tx_phase_28_9),
    .I0(builder_soclinux_rs232phytx_state),
    .I1(soclinux_tx_phase[28]) 
);
defparam soclinux_tx_phase_28_s4.INIT=4'h7;
  LUT4 gw2ddrphy_counter_6_s3 (
    .F(gw2ddrphy_counter_6_8),
    .I0(gw2ddrphy_counter_6_9),
    .I1(gw2ddrphy_counter[5]),
    .I2(gw2ddrphy_counter[6]),
    .I3(n13275_5) 
);
defparam gw2ddrphy_counter_6_s3.INIT=16'hFEFF;
  LUT3 soclinux_uart_tx_pending_s3 (
    .F(soclinux_uart_tx_pending_8),
    .I0(soclinux_uart_pending_r[0]),
    .I1(soclinux_uart_pending_re),
    .I2(n13701_5) 
);
defparam soclinux_uart_tx_pending_s3.INIT=8'hF8;
  LUT2 soclinux_uart_tx_fifo_readable_s3 (
    .F(soclinux_uart_tx_fifo_readable_8),
    .I0(n1504_4),
    .I1(soclinux_uart_tx_fifo_syncfifo_re) 
);
defparam soclinux_uart_tx_fifo_readable_s3.INIT=4'hE;
  LUT2 soclinux_uart_tx_fifo_level0_4_s3 (
    .F(soclinux_uart_tx_fifo_level0_4_8),
    .I0(soclinux_uart_tx_fifo_syncfifo_re),
    .I1(soclinux_uart_tx_fifo_wrport_we) 
);
defparam soclinux_uart_tx_fifo_level0_4_s3.INIT=4'h6;
  LUT3 soclinux_uart_rx_fifo_readable_s3 (
    .F(soclinux_uart_rx_fifo_readable_8),
    .I0(soclinux_uart_pending_r[1]),
    .I1(soclinux_uart_pending_re),
    .I2(soclinux_uart_rx_fifo_syncfifo_re) 
);
defparam soclinux_uart_rx_fifo_readable_s3.INIT=8'hF8;
  LUT2 soclinux_uart_rx_fifo_level0_4_s3 (
    .F(soclinux_uart_rx_fifo_level0_4_8),
    .I0(soclinux_uart_rx_fifo_syncfifo_re),
    .I1(soclinux_uart_rx_fifo_wrport_we) 
);
defparam soclinux_uart_rx_fifo_level0_4_s3.INIT=4'h6;
  LUT4 soclinux_sdram_sequencer_counter_6_s3 (
    .F(soclinux_sdram_sequencer_counter_6_8),
    .I0(soclinux_sdram_sequencer_counter[1]),
    .I1(soclinux_sdram_sequencer_counter[6]),
    .I2(n4075_8),
    .I3(n14358_5) 
);
defparam soclinux_sdram_sequencer_counter_6_s3.INIT=16'hFEFF;
  LUT4 soclinux_sdram_bankmachine4_trccon_count_1_s3 (
    .F(soclinux_sdram_bankmachine4_trccon_count_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_9),
    .I2(n26553_11),
    .I3(soclinux_sdram_bankmachine4_trccon_ready) 
);
defparam soclinux_sdram_bankmachine4_trccon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine4_trascon_count_1_s3 (
    .F(soclinux_sdram_bankmachine4_trascon_count_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_9),
    .I2(n26553_11),
    .I3(soclinux_sdram_bankmachine4_trascon_ready) 
);
defparam soclinux_sdram_bankmachine4_trascon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine5_trccon_count_1_s3 (
    .F(soclinux_sdram_bankmachine5_trccon_count_1_8),
    .I0(builder_soclinux_bankmachine5_state[1]),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26560_7),
    .I3(soclinux_sdram_bankmachine5_trccon_ready) 
);
defparam soclinux_sdram_bankmachine5_trccon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine5_trascon_count_1_s3 (
    .F(soclinux_sdram_bankmachine5_trascon_count_1_8),
    .I0(builder_soclinux_bankmachine5_state[1]),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26560_7),
    .I3(soclinux_sdram_bankmachine5_trascon_ready) 
);
defparam soclinux_sdram_bankmachine5_trascon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine6_trccon_count_1_s3 (
    .F(soclinux_sdram_bankmachine6_trccon_count_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26567_6),
    .I3(soclinux_sdram_bankmachine6_trccon_ready) 
);
defparam soclinux_sdram_bankmachine6_trccon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine6_trascon_count_1_s3 (
    .F(soclinux_sdram_bankmachine6_trascon_count_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26567_6),
    .I3(soclinux_sdram_bankmachine6_trascon_ready) 
);
defparam soclinux_sdram_bankmachine6_trascon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine7_trccon_count_1_s3 (
    .F(soclinux_sdram_bankmachine7_trccon_count_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26574_6),
    .I3(soclinux_sdram_bankmachine7_trccon_ready) 
);
defparam soclinux_sdram_bankmachine7_trccon_count_1_s3.INIT=16'h80FF;
  LUT4 soclinux_sdram_bankmachine7_trascon_count_1_s3 (
    .F(soclinux_sdram_bankmachine7_trascon_count_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26574_6),
    .I3(soclinux_sdram_bankmachine7_trascon_ready) 
);
defparam soclinux_sdram_bankmachine7_trascon_count_1_s3.INIT=16'h80FF;
  LUT3 builder_soclinux_litedramwishbone2native_state_1_s3 (
    .F(builder_soclinux_litedramwishbone2native_state_1_8),
    .I0(builder_soclinux_litedramwishbone2native_state_1_9),
    .I1(soclinux_sdram_bankmachine0_wrport_we_10),
    .I2(builder_soclinux_litedramwishbone2native_state_1_10) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s3.INIT=8'hF4;
  LUT3 builder_soclinux_litedramwishbone2native_next_state_1_s15 (
    .F(builder_soclinux_litedramwishbone2native_next_state_1_19),
    .I0(builder_soclinux_litedramwishbone2native_state_1_9),
    .I1(soclinux_sdram_bankmachine0_wrport_we_10),
    .I2(builder_soclinux_fullmemorywe_state[0]) 
);
defparam builder_soclinux_litedramwishbone2native_next_state_1_s15.INIT=8'h40;
  LUT3 builder_soclinux_litedramwishbone2native_next_state_0_s11 (
    .F(builder_soclinux_litedramwishbone2native_next_state_0_15),
    .I0(builder_soclinux_fullmemorywe_state[0]),
    .I1(builder_soclinux_litedramwishbone2native_state_1_9),
    .I2(soclinux_sdram_bankmachine0_wrport_we_10) 
);
defparam builder_soclinux_litedramwishbone2native_next_state_0_s11.INIT=8'h10;
  LUT3 n16358_s5 (
    .F(n16358_9),
    .I0(soclinux_bus_errors[1]),
    .I1(n16299_13),
    .I2(n16358_10) 
);
defparam n16358_s5.INIT=8'h8F;
  LUT3 n16359_s5 (
    .F(n16359_9),
    .I0(soclinux_bus_errors[0]),
    .I1(n16299_13),
    .I2(n16359_10) 
);
defparam n16359_s5.INIT=8'h8F;
  LUT4 n16523_s10 (
    .F(n16523_14),
    .I0(n16523_15),
    .I1(n16523_16),
    .I2(n16523_17),
    .I3(n16523_18) 
);
defparam n16523_s10.INIT=16'h7FFF;
  LUT4 n16525_s10 (
    .F(n16525_14),
    .I0(n16525_15),
    .I1(n16525_16),
    .I2(n16525_17),
    .I3(n16525_18) 
);
defparam n16525_s10.INIT=16'h7FFF;
  LUT4 n16527_s10 (
    .F(n16527_14),
    .I0(n16527_15),
    .I1(n16527_16),
    .I2(n16527_17),
    .I3(n16527_18) 
);
defparam n16527_s10.INIT=16'h7FFF;
  LUT4 n16529_s10 (
    .F(n16529_14),
    .I0(n16529_15),
    .I1(n16529_16),
    .I2(n16529_17),
    .I3(n16529_18) 
);
defparam n16529_s10.INIT=16'h7FFF;
  LUT4 n16531_s10 (
    .F(n16531_14),
    .I0(n16531_15),
    .I1(n16531_16),
    .I2(n16531_17),
    .I3(n16531_18) 
);
defparam n16531_s10.INIT=16'h7FFF;
  LUT4 n16533_s10 (
    .F(n16533_14),
    .I0(n16533_15),
    .I1(n16533_16),
    .I2(n16533_17),
    .I3(n16533_18) 
);
defparam n16533_s10.INIT=16'h7FFF;
  LUT4 n16535_s10 (
    .F(n16535_14),
    .I0(n16535_15),
    .I1(n16535_16),
    .I2(n16535_17),
    .I3(n16535_18) 
);
defparam n16535_s10.INIT=16'h7FFF;
  LUT4 n16537_s10 (
    .F(n16537_14),
    .I0(n16537_15),
    .I1(n16537_16),
    .I2(n16537_17),
    .I3(n16537_18) 
);
defparam n16537_s10.INIT=16'h7FFF;
  LUT4 n16539_s10 (
    .F(n16539_14),
    .I0(n16539_15),
    .I1(n16539_16),
    .I2(n16539_17),
    .I3(n16539_18) 
);
defparam n16539_s10.INIT=16'h7FFF;
  LUT4 n16541_s10 (
    .F(n16541_14),
    .I0(n16541_15),
    .I1(n16541_16),
    .I2(n16541_17),
    .I3(n16541_18) 
);
defparam n16541_s10.INIT=16'h7FFF;
  LUT4 n16543_s10 (
    .F(n16543_14),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[21]),
    .I2(n16543_16),
    .I3(n16543_17) 
);
defparam n16543_s10.INIT=16'h8FFF;
  LUT4 n16545_s10 (
    .F(n16545_14),
    .I0(n16545_15),
    .I1(n16545_16),
    .I2(n16545_17),
    .I3(n16545_18) 
);
defparam n16545_s10.INIT=16'h7FFF;
  LUT4 n16547_s10 (
    .F(n16547_14),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[19]),
    .I2(n16547_15),
    .I3(n16547_16) 
);
defparam n16547_s10.INIT=16'h8FFF;
  LUT4 n16549_s10 (
    .F(n16549_14),
    .I0(n16549_15),
    .I1(n16549_16),
    .I2(n16549_17),
    .I3(n16549_18) 
);
defparam n16549_s10.INIT=16'h7FFF;
  LUT4 n16551_s10 (
    .F(n16551_14),
    .I0(n16551_15),
    .I1(n16551_16),
    .I2(n16551_17),
    .I3(n16551_18) 
);
defparam n16551_s10.INIT=16'h7FFF;
  LUT4 n16553_s10 (
    .F(n16553_14),
    .I0(n16553_15),
    .I1(n16553_16),
    .I2(n16553_17),
    .I3(n16553_18) 
);
defparam n16553_s10.INIT=16'h7FFF;
  LUT4 n16555_s10 (
    .F(n16555_14),
    .I0(n16555_15),
    .I1(n16555_16),
    .I2(n16555_17),
    .I3(n16555_18) 
);
defparam n16555_s10.INIT=16'h7FFF;
  LUT4 n16557_s10 (
    .F(n16557_14),
    .I0(n16557_15),
    .I1(n16557_16),
    .I2(n16557_17),
    .I3(n16557_18) 
);
defparam n16557_s10.INIT=16'h7FFF;
  LUT4 n16559_s10 (
    .F(n16559_14),
    .I0(n16559_15),
    .I1(n16559_16),
    .I2(n16559_17),
    .I3(n16559_18) 
);
defparam n16559_s10.INIT=16'h7FFF;
  LUT4 n16561_s12 (
    .F(n16561_16),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[44]),
    .I2(n16561_18),
    .I3(n16561_19) 
);
defparam n16561_s12.INIT=16'h8FFF;
  LUT4 n16563_s12 (
    .F(n16563_16),
    .I0(n16563_17),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[43]),
    .I2(n16563_18),
    .I3(n16563_19) 
);
defparam n16563_s12.INIT=16'h8FFF;
  LUT4 n16565_s12 (
    .F(n16565_16),
    .I0(gw2ddrphy_burstdet_seen_status_1_10),
    .I1(soclinux_sdram_phaseinjector0_wrdata_storage[42]),
    .I2(n16565_17),
    .I3(n16565_18) 
);
defparam n16565_s12.INIT=16'h8FFF;
  LUT4 n16567_s12 (
    .F(n16567_16),
    .I0(n26396_7),
    .I1(soclinux_sdram_phaseinjector0_address_storage[9]),
    .I2(n16567_17),
    .I3(n16567_18) 
);
defparam n16567_s12.INIT=16'h8FFF;
  LUT4 n16569_s12 (
    .F(n16569_16),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[8]),
    .I2(n16569_17),
    .I3(n16569_18) 
);
defparam n16569_s12.INIT=16'h8FFF;
  LUT4 n16571_s14 (
    .F(n16571_18),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[7]),
    .I2(n16571_19),
    .I3(n16571_20) 
);
defparam n16571_s14.INIT=16'h8FFF;
  LUT4 n16573_s14 (
    .F(n16573_18),
    .I0(n16563_17),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[38]),
    .I2(n16573_19),
    .I3(n16573_20) 
);
defparam n16573_s14.INIT=16'h8FFF;
  LUT4 n16575_s14 (
    .F(n16575_18),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[37]),
    .I2(n16575_19),
    .I3(n16575_20) 
);
defparam n16575_s14.INIT=16'h8FFF;
  LUT4 n16577_s14 (
    .F(n16577_18),
    .I0(n16577_28),
    .I1(soclinux_sdram_phaseinjector0_wrdata_storage[4]),
    .I2(n16577_20),
    .I3(n16577_21) 
);
defparam n16577_s14.INIT=16'h8FFF;
  LUT4 n16579_s15 (
    .F(n16579_19),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[3]),
    .I2(n16579_20),
    .I3(n16579_21) 
);
defparam n16579_s15.INIT=16'hF8FF;
  LUT4 n16581_s17 (
    .F(n16581_21),
    .I0(n16581_22),
    .I1(n16581_23),
    .I2(n16581_24),
    .I3(n16581_25) 
);
defparam n16581_s17.INIT=16'h7FFF;
  LUT4 n16583_s17 (
    .F(n16583_21),
    .I0(n16583_22),
    .I1(n16583_23),
    .I2(n16583_24),
    .I3(n16583_25) 
);
defparam n16583_s17.INIT=16'h7FFF;
  LUT4 n16585_s17 (
    .F(n16585_21),
    .I0(n16585_22),
    .I1(n16585_23),
    .I2(n16585_24),
    .I3(n16585_25) 
);
defparam n16585_s17.INIT=16'h7FFF;
  LUT3 n16817_s5 (
    .F(n16817_9),
    .I0(soclinux_cs_storage[15]),
    .I1(n14045_10),
    .I2(n16817_10) 
);
defparam n16817_s5.INIT=8'h8F;
  LUT3 n16819_s5 (
    .F(n16819_9),
    .I0(soclinux_cs_storage[14]),
    .I1(n14045_10),
    .I2(n16819_10) 
);
defparam n16819_s5.INIT=8'h8F;
  LUT3 n16821_s5 (
    .F(n16821_9),
    .I0(soclinux_cs_storage[13]),
    .I1(n14045_10),
    .I2(n16821_10) 
);
defparam n16821_s5.INIT=8'h8F;
  LUT3 n16823_s5 (
    .F(n16823_9),
    .I0(soclinux_cs_storage[12]),
    .I1(n14045_10),
    .I2(n16823_10) 
);
defparam n16823_s5.INIT=8'h8F;
  LUT3 n16825_s5 (
    .F(n16825_9),
    .I0(soclinux_cs_storage[11]),
    .I1(n14045_10),
    .I2(n16825_10) 
);
defparam n16825_s5.INIT=8'h8F;
  LUT3 n16827_s5 (
    .F(n16827_9),
    .I0(soclinux_cs_storage[10]),
    .I1(n14045_10),
    .I2(n16827_10) 
);
defparam n16827_s5.INIT=8'h8F;
  LUT3 n16829_s5 (
    .F(n16829_9),
    .I0(soclinux_cs_storage[9]),
    .I1(n14045_10),
    .I2(n16829_10) 
);
defparam n16829_s5.INIT=8'h8F;
  LUT3 n16831_s5 (
    .F(n16831_9),
    .I0(soclinux_cs_storage[8]),
    .I1(n14045_10),
    .I2(n16831_10) 
);
defparam n16831_s5.INIT=8'h8F;
  LUT4 n16833_s7 (
    .F(n16833_11),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[7]),
    .I2(n16833_12),
    .I3(n16833_13) 
);
defparam n16833_s7.INIT=16'h8FFF;
  LUT4 n16835_s7 (
    .F(n16835_11),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[6]),
    .I2(n16835_12),
    .I3(n16835_13) 
);
defparam n16835_s7.INIT=16'h8FFF;
  LUT4 n16837_s7 (
    .F(n16837_11),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[5]),
    .I2(n16837_12),
    .I3(n16837_13) 
);
defparam n16837_s7.INIT=16'h8FFF;
  LUT4 n16839_s7 (
    .F(n16839_11),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[4]),
    .I2(n16839_12),
    .I3(n16839_13) 
);
defparam n16839_s7.INIT=16'h8FFF;
  LUT4 n16841_s7 (
    .F(n16841_11),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[3]),
    .I2(n16841_12),
    .I3(n16841_13) 
);
defparam n16841_s7.INIT=16'h8FFF;
  LUT4 n16843_s7 (
    .F(n16843_11),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[2]),
    .I2(n16843_12),
    .I3(n16843_13) 
);
defparam n16843_s7.INIT=16'h8FFF;
  LUT4 n16846_s9 (
    .F(n16846_13),
    .I0(n16846_14),
    .I1(n16846_15),
    .I2(n16846_16),
    .I3(n16846_17) 
);
defparam n16846_s9.INIT=16'hBFFF;
  LUT3 n16944_s5 (
    .F(n16944_9),
    .I0(soclinux_timer_value_status[31]),
    .I1(n14045_10),
    .I2(n16944_10) 
);
defparam n16944_s5.INIT=8'h8F;
  LUT3 n16946_s5 (
    .F(n16946_9),
    .I0(soclinux_timer_value_status[30]),
    .I1(n14045_10),
    .I2(n16946_10) 
);
defparam n16946_s5.INIT=8'h8F;
  LUT3 n16948_s5 (
    .F(n16948_9),
    .I0(soclinux_timer_value_status[29]),
    .I1(n14045_10),
    .I2(n16948_10) 
);
defparam n16948_s5.INIT=8'h8F;
  LUT3 n16950_s5 (
    .F(n16950_9),
    .I0(soclinux_timer_value_status[28]),
    .I1(n14045_10),
    .I2(n16950_10) 
);
defparam n16950_s5.INIT=8'h8F;
  LUT3 n16952_s5 (
    .F(n16952_9),
    .I0(soclinux_timer_value_status[27]),
    .I1(n14045_10),
    .I2(n16952_10) 
);
defparam n16952_s5.INIT=8'h8F;
  LUT3 n16954_s5 (
    .F(n16954_9),
    .I0(soclinux_timer_value_status[26]),
    .I1(n14045_10),
    .I2(n16954_10) 
);
defparam n16954_s5.INIT=8'h8F;
  LUT3 n16956_s5 (
    .F(n16956_9),
    .I0(soclinux_timer_value_status[25]),
    .I1(n14045_10),
    .I2(n16956_10) 
);
defparam n16956_s5.INIT=8'h8F;
  LUT3 n16958_s5 (
    .F(n16958_9),
    .I0(soclinux_timer_value_status[24]),
    .I1(n14045_10),
    .I2(n16958_10) 
);
defparam n16958_s5.INIT=8'h8F;
  LUT3 n16960_s5 (
    .F(n16960_9),
    .I0(soclinux_timer_value_status[23]),
    .I1(n14045_10),
    .I2(n16960_10) 
);
defparam n16960_s5.INIT=8'h8F;
  LUT3 n16962_s5 (
    .F(n16962_9),
    .I0(soclinux_timer_value_status[22]),
    .I1(n14045_10),
    .I2(n16962_10) 
);
defparam n16962_s5.INIT=8'h8F;
  LUT3 n16964_s5 (
    .F(n16964_9),
    .I0(soclinux_timer_value_status[21]),
    .I1(n14045_10),
    .I2(n16964_10) 
);
defparam n16964_s5.INIT=8'h8F;
  LUT3 n16966_s5 (
    .F(n16966_9),
    .I0(soclinux_timer_value_status[20]),
    .I1(n14045_10),
    .I2(n16966_10) 
);
defparam n16966_s5.INIT=8'h8F;
  LUT3 n16968_s5 (
    .F(n16968_9),
    .I0(soclinux_timer_value_status[19]),
    .I1(n14045_10),
    .I2(n16968_10) 
);
defparam n16968_s5.INIT=8'h8F;
  LUT3 n16970_s5 (
    .F(n16970_9),
    .I0(soclinux_timer_value_status[18]),
    .I1(n14045_10),
    .I2(n16970_10) 
);
defparam n16970_s5.INIT=8'h8F;
  LUT3 n16972_s5 (
    .F(n16972_9),
    .I0(soclinux_timer_value_status[17]),
    .I1(n14045_10),
    .I2(n16972_10) 
);
defparam n16972_s5.INIT=8'h8F;
  LUT3 n16974_s5 (
    .F(n16974_9),
    .I0(soclinux_timer_value_status[16]),
    .I1(n14045_10),
    .I2(n16974_10) 
);
defparam n16974_s5.INIT=8'h8F;
  LUT3 n16976_s5 (
    .F(n16976_9),
    .I0(soclinux_timer_value_status[15]),
    .I1(n14045_10),
    .I2(n16976_10) 
);
defparam n16976_s5.INIT=8'h8F;
  LUT3 n16978_s5 (
    .F(n16978_9),
    .I0(soclinux_timer_value_status[14]),
    .I1(n14045_10),
    .I2(n16978_10) 
);
defparam n16978_s5.INIT=8'h8F;
  LUT3 n16980_s5 (
    .F(n16980_9),
    .I0(soclinux_timer_value_status[13]),
    .I1(n14045_10),
    .I2(n16980_10) 
);
defparam n16980_s5.INIT=8'h8F;
  LUT3 n16982_s5 (
    .F(n16982_9),
    .I0(soclinux_timer_value_status[12]),
    .I1(n14045_10),
    .I2(n16982_10) 
);
defparam n16982_s5.INIT=8'h8F;
  LUT3 n16984_s5 (
    .F(n16984_9),
    .I0(soclinux_timer_value_status[11]),
    .I1(n14045_10),
    .I2(n16984_10) 
);
defparam n16984_s5.INIT=8'h8F;
  LUT3 n16986_s5 (
    .F(n16986_9),
    .I0(soclinux_timer_value_status[10]),
    .I1(n14045_10),
    .I2(n16986_10) 
);
defparam n16986_s5.INIT=8'h8F;
  LUT3 n16988_s5 (
    .F(n16988_9),
    .I0(soclinux_timer_value_status[9]),
    .I1(n14045_10),
    .I2(n16988_10) 
);
defparam n16988_s5.INIT=8'h8F;
  LUT3 n16990_s5 (
    .F(n16990_9),
    .I0(soclinux_timer_value_status[8]),
    .I1(n14045_10),
    .I2(n16990_10) 
);
defparam n16990_s5.INIT=8'h8F;
  LUT3 n16992_s5 (
    .F(n16992_9),
    .I0(soclinux_timer_value_status[7]),
    .I1(n14045_10),
    .I2(n16992_10) 
);
defparam n16992_s5.INIT=8'h8F;
  LUT3 n16994_s5 (
    .F(n16994_9),
    .I0(soclinux_timer_value_status[6]),
    .I1(n14045_10),
    .I2(n16994_10) 
);
defparam n16994_s5.INIT=8'h8F;
  LUT3 n16996_s5 (
    .F(n16996_9),
    .I0(soclinux_timer_value_status[5]),
    .I1(n14045_10),
    .I2(n16996_10) 
);
defparam n16996_s5.INIT=8'h8F;
  LUT3 n16998_s5 (
    .F(n16998_9),
    .I0(soclinux_timer_value_status[4]),
    .I1(n14045_10),
    .I2(n16998_10) 
);
defparam n16998_s5.INIT=8'h8F;
  LUT3 n17000_s5 (
    .F(n17000_9),
    .I0(soclinux_timer_value_status[3]),
    .I1(n14045_10),
    .I2(n17000_10) 
);
defparam n17000_s5.INIT=8'h8F;
  LUT3 n17002_s5 (
    .F(n17002_9),
    .I0(soclinux_timer_value_status[2]),
    .I1(n14045_10),
    .I2(n17002_10) 
);
defparam n17002_s5.INIT=8'h8F;
  LUT3 n17004_s5 (
    .F(n17004_9),
    .I0(soclinux_timer_value_status[1]),
    .I1(n14045_10),
    .I2(n17004_10) 
);
defparam n17004_s5.INIT=8'h8F;
  LUT4 n17005_s10 (
    .F(n17005_14),
    .I0(gw2ddrphy_burstdet_seen_status_1_10),
    .I1(soclinux_timer_zero_trigger),
    .I2(n17005_15),
    .I3(n17005_16) 
);
defparam n17005_s10.INIT=16'h8FFF;
  LUT3 n17134_s6 (
    .F(n17134_10),
    .I0(n14045_10),
    .I1(soclinux_uart_rx_pending),
    .I2(n17134_11) 
);
defparam n17134_s6.INIT=8'h8F;
  LUT4 n17135_s12 (
    .F(n17135_16),
    .I0(n17135_22),
    .I1(n17135_18),
    .I2(n17135_19),
    .I3(n17135_20) 
);
defparam n17135_s12.INIT=16'h7FFF;
  LUT4 n16845_s9 (
    .F(n16845_13),
    .I0(n14045_10),
    .I1(soclinux_cs_storage[1]),
    .I2(n16845_14),
    .I3(n16845_15) 
);
defparam n16845_s9.INIT=16'h8FFF;
  LUT3 builder_soclinux_adr_wishbone2csr_next_value_ce1_s7 (
    .F(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .I0(builder_soclinux_wishbone2csr_state[0]),
    .I1(builder_soclinux_wishbone2csr_state[1]),
    .I2(builder_soclinux_wishbone_cyc) 
);
defparam builder_soclinux_adr_wishbone2csr_next_value_ce1_s7.INIT=8'hB2;
  LUT4 n16299_s5 (
    .F(n16299_10),
    .I0(soclinux_scratch_storage[31]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[31]),
    .I3(n16299_13) 
);
defparam n16299_s5.INIT=16'hF888;
  LUT4 n16301_s5 (
    .F(n16301_10),
    .I0(soclinux_scratch_storage[30]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[30]),
    .I3(n16299_13) 
);
defparam n16301_s5.INIT=16'hF888;
  LUT4 n16303_s5 (
    .F(n16303_10),
    .I0(soclinux_scratch_storage[29]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[29]),
    .I3(n16299_13) 
);
defparam n16303_s5.INIT=16'hF888;
  LUT4 n16305_s5 (
    .F(n16305_10),
    .I0(soclinux_scratch_storage[28]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[28]),
    .I3(n16299_13) 
);
defparam n16305_s5.INIT=16'hF888;
  LUT4 n16307_s5 (
    .F(n16307_10),
    .I0(soclinux_scratch_storage[27]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[27]),
    .I3(n16299_13) 
);
defparam n16307_s5.INIT=16'hF888;
  LUT4 n16309_s5 (
    .F(n16309_10),
    .I0(soclinux_scratch_storage[26]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[26]),
    .I3(n16299_13) 
);
defparam n16309_s5.INIT=16'hF888;
  LUT4 n16311_s5 (
    .F(n16311_10),
    .I0(soclinux_scratch_storage[25]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[25]),
    .I3(n16299_13) 
);
defparam n16311_s5.INIT=16'hF888;
  LUT4 n16313_s5 (
    .F(n16313_10),
    .I0(soclinux_scratch_storage[24]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[24]),
    .I3(n16299_13) 
);
defparam n16313_s5.INIT=16'hF888;
  LUT4 n16315_s5 (
    .F(n16315_10),
    .I0(soclinux_scratch_storage[23]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[23]),
    .I3(n16299_13) 
);
defparam n16315_s5.INIT=16'hF888;
  LUT4 n16317_s5 (
    .F(n16317_10),
    .I0(soclinux_scratch_storage[22]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[22]),
    .I3(n16299_13) 
);
defparam n16317_s5.INIT=16'hF888;
  LUT4 n16319_s5 (
    .F(n16319_10),
    .I0(soclinux_scratch_storage[21]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[21]),
    .I3(n16299_13) 
);
defparam n16319_s5.INIT=16'hF888;
  LUT4 n16321_s5 (
    .F(n16321_10),
    .I0(soclinux_scratch_storage[20]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[20]),
    .I3(n16299_13) 
);
defparam n16321_s5.INIT=16'hF888;
  LUT4 n16323_s5 (
    .F(n16323_10),
    .I0(soclinux_scratch_storage[19]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[19]),
    .I3(n16299_13) 
);
defparam n16323_s5.INIT=16'hF888;
  LUT4 n16325_s5 (
    .F(n16325_10),
    .I0(soclinux_scratch_storage[18]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[18]),
    .I3(n16299_13) 
);
defparam n16325_s5.INIT=16'hF888;
  LUT4 n16327_s5 (
    .F(n16327_10),
    .I0(soclinux_scratch_storage[17]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[17]),
    .I3(n16299_13) 
);
defparam n16327_s5.INIT=16'hF888;
  LUT4 n16329_s5 (
    .F(n16329_10),
    .I0(soclinux_scratch_storage[16]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[16]),
    .I3(n16299_13) 
);
defparam n16329_s5.INIT=16'hF888;
  LUT4 n16331_s5 (
    .F(n16331_10),
    .I0(soclinux_scratch_storage[15]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[15]),
    .I3(n16299_13) 
);
defparam n16331_s5.INIT=16'hF888;
  LUT4 n16333_s5 (
    .F(n16333_10),
    .I0(soclinux_scratch_storage[14]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[14]),
    .I3(n16299_13) 
);
defparam n16333_s5.INIT=16'hF888;
  LUT4 n16335_s5 (
    .F(n16335_10),
    .I0(soclinux_scratch_storage[13]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[13]),
    .I3(n16299_13) 
);
defparam n16335_s5.INIT=16'hF888;
  LUT4 n16337_s5 (
    .F(n16337_10),
    .I0(soclinux_scratch_storage[12]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[12]),
    .I3(n16299_13) 
);
defparam n16337_s5.INIT=16'hF888;
  LUT4 n16339_s5 (
    .F(n16339_10),
    .I0(soclinux_scratch_storage[11]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[11]),
    .I3(n16299_13) 
);
defparam n16339_s5.INIT=16'hF888;
  LUT4 n16341_s5 (
    .F(n16341_10),
    .I0(soclinux_scratch_storage[10]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[10]),
    .I3(n16299_13) 
);
defparam n16341_s5.INIT=16'hF888;
  LUT4 n16343_s5 (
    .F(n16343_10),
    .I0(soclinux_scratch_storage[9]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[9]),
    .I3(n16299_13) 
);
defparam n16343_s5.INIT=16'hF888;
  LUT4 n16345_s5 (
    .F(n16345_10),
    .I0(soclinux_scratch_storage[8]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[8]),
    .I3(n16299_13) 
);
defparam n16345_s5.INIT=16'hF888;
  LUT4 n16347_s5 (
    .F(n16347_10),
    .I0(soclinux_scratch_storage[7]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[7]),
    .I3(n16299_13) 
);
defparam n16347_s5.INIT=16'hF888;
  LUT4 n16349_s5 (
    .F(n16349_10),
    .I0(soclinux_scratch_storage[6]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[6]),
    .I3(n16299_13) 
);
defparam n16349_s5.INIT=16'hF888;
  LUT4 n16351_s5 (
    .F(n16351_10),
    .I0(soclinux_scratch_storage[5]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[5]),
    .I3(n16299_13) 
);
defparam n16351_s5.INIT=16'hF888;
  LUT4 n16353_s5 (
    .F(n16353_10),
    .I0(soclinux_scratch_storage[4]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[4]),
    .I3(n16299_13) 
);
defparam n16353_s5.INIT=16'hF888;
  LUT4 n16355_s5 (
    .F(n16355_10),
    .I0(soclinux_scratch_storage[3]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[3]),
    .I3(n16299_13) 
);
defparam n16355_s5.INIT=16'hF888;
  LUT4 n16357_s5 (
    .F(n16357_10),
    .I0(soclinux_scratch_storage[2]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_bus_errors[2]),
    .I3(n16299_13) 
);
defparam n16357_s5.INIT=16'hF888;
  LUT4 n16444_s5 (
    .F(n16444_10),
    .I0(gw2ddrphy_burstdet_seen_status[1]),
    .I1(n16577_28),
    .I2(gw2ddrphy_dly_sel_storage[1]),
    .I3(soclinux_uart_tx_fifo_wrport_we_10) 
);
defparam n16444_s5.INIT=16'hF888;
  LUT4 n16446_s5 (
    .F(n16446_10),
    .I0(gw2ddrphy_burstdet_seen_status[0]),
    .I1(n16577_28),
    .I2(gw2ddrphy_dly_sel_storage[0]),
    .I3(soclinux_uart_tx_fifo_wrport_we_10) 
);
defparam n16446_s5.INIT=16'hF888;
  LUT2 tag_mem_s63 (
    .F(tag_mem_113),
    .I0(soclinux_pbus_adr[6]),
    .I1(tag_mem_116) 
);
defparam tag_mem_s63.INIT=4'h1;
  LUT2 tag_mem_s64 (
    .F(tag_mem_115),
    .I0(tag_mem_116),
    .I1(soclinux_pbus_adr[6]) 
);
defparam tag_mem_s64.INIT=4'h4;
  LUT3 \tag_mem_DOL_0_G[0]_s0  (
    .F(\tag_mem_DOL_0_G[0]_2 ),
    .I0(tag_mem_88),
    .I1(tag_mem_64),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \tag_mem_DOL_1_G[0]_s0  (
    .F(\tag_mem_DOL_1_G[0]_2 ),
    .I0(tag_mem_65),
    .I1(tag_mem_89),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_2_G[0]_s0  (
    .F(\tag_mem_DOL_2_G[0]_2 ),
    .I0(tag_mem_66),
    .I1(tag_mem_90),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_3_G[0]_s0  (
    .F(\tag_mem_DOL_3_G[0]_2 ),
    .I0(tag_mem_67),
    .I1(tag_mem_91),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_4_G[0]_s0  (
    .F(\tag_mem_DOL_4_G[0]_2 ),
    .I0(tag_mem_68),
    .I1(tag_mem_92),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_5_G[0]_s0  (
    .F(\tag_mem_DOL_5_G[0]_2 ),
    .I0(tag_mem_69),
    .I1(tag_mem_93),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_6_G[0]_s0  (
    .F(\tag_mem_DOL_6_G[0]_2 ),
    .I0(tag_mem_70),
    .I1(tag_mem_94),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_7_G[0]_s0  (
    .F(\tag_mem_DOL_7_G[0]_2 ),
    .I0(tag_mem_71),
    .I1(tag_mem_95),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_8_G[0]_s0  (
    .F(\tag_mem_DOL_8_G[0]_2 ),
    .I0(tag_mem_72),
    .I1(tag_mem_96),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_8_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_9_G[0]_s0  (
    .F(\tag_mem_DOL_9_G[0]_2 ),
    .I0(tag_mem_73),
    .I1(tag_mem_97),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_9_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_10_G[0]_s0  (
    .F(\tag_mem_DOL_10_G[0]_2 ),
    .I0(tag_mem_74),
    .I1(tag_mem_98),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_10_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_11_G[0]_s0  (
    .F(\tag_mem_DOL_11_G[0]_2 ),
    .I0(tag_mem_75),
    .I1(tag_mem_99),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_11_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_12_G[0]_s0  (
    .F(\tag_mem_DOL_12_G[0]_2 ),
    .I0(tag_mem_76),
    .I1(tag_mem_100),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_12_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_13_G[0]_s0  (
    .F(\tag_mem_DOL_13_G[0]_2 ),
    .I0(tag_mem_77),
    .I1(tag_mem_101),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_13_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_14_G[0]_s0  (
    .F(\tag_mem_DOL_14_G[0]_2 ),
    .I0(tag_mem_78),
    .I1(tag_mem_102),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_14_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_15_G[0]_s0  (
    .F(\tag_mem_DOL_15_G[0]_2 ),
    .I0(tag_mem_79),
    .I1(tag_mem_103),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_15_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_16_G[0]_s0  (
    .F(\tag_mem_DOL_16_G[0]_2 ),
    .I0(tag_mem_80),
    .I1(tag_mem_104),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_16_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_17_G[0]_s0  (
    .F(\tag_mem_DOL_17_G[0]_2 ),
    .I0(tag_mem_81),
    .I1(tag_mem_105),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_17_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_18_G[0]_s0  (
    .F(\tag_mem_DOL_18_G[0]_2 ),
    .I0(tag_mem_82),
    .I1(tag_mem_106),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_18_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_19_G[0]_s0  (
    .F(\tag_mem_DOL_19_G[0]_2 ),
    .I0(tag_mem_83),
    .I1(tag_mem_107),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_19_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_20_G[0]_s0  (
    .F(\tag_mem_DOL_20_G[0]_2 ),
    .I0(tag_mem_84),
    .I1(tag_mem_108),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_20_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_21_G[0]_s0  (
    .F(\tag_mem_DOL_21_G[0]_2 ),
    .I0(tag_mem_85),
    .I1(tag_mem_109),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_21_G[0]_s0 .INIT=8'hCA;
  LUT3 \tag_mem_DOL_22_G[0]_s0  (
    .F(\tag_mem_DOL_22_G[0]_2 ),
    .I0(tag_mem_86),
    .I1(tag_mem_110),
    .I2(sram_adr0[6]) 
);
defparam \tag_mem_DOL_22_G[0]_s0 .INIT=8'hCA;
  LUT4 data_mem_grain10_s21 (
    .F(data_mem_grain10_39),
    .I0(n9609_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain10_s21.INIT=16'h00F8;
  LUT4 data_mem_grain10_s22 (
    .F(data_mem_grain10_41),
    .I0(n9609_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain10_s22.INIT=16'hF800;
  LUT4 data_mem_grain11_s21 (
    .F(data_mem_grain11_39),
    .I0(n9609_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain11_s21.INIT=16'h00F8;
  LUT4 data_mem_grain11_s22 (
    .F(data_mem_grain11_41),
    .I0(n9609_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain11_s22.INIT=16'hF800;
  LUT4 data_mem_grain12_s21 (
    .F(data_mem_grain12_39),
    .I0(n9611_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain12_s21.INIT=16'h00F8;
  LUT4 data_mem_grain12_s22 (
    .F(data_mem_grain12_41),
    .I0(n9611_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain12_s22.INIT=16'hF800;
  LUT4 data_mem_grain13_s21 (
    .F(data_mem_grain13_39),
    .I0(n9611_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain13_s21.INIT=16'h00F8;
  LUT4 data_mem_grain13_s22 (
    .F(data_mem_grain13_41),
    .I0(n9611_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain13_s22.INIT=16'hF800;
  LUT4 data_mem_grain14_s21 (
    .F(data_mem_grain14_39),
    .I0(n9611_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain14_s21.INIT=16'h00F8;
  LUT4 data_mem_grain14_s22 (
    .F(data_mem_grain14_41),
    .I0(n9611_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain14_s22.INIT=16'hF800;
  LUT4 data_mem_grain15_s21 (
    .F(data_mem_grain15_39),
    .I0(n9611_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain15_s21.INIT=16'h00F8;
  LUT4 data_mem_grain15_s22 (
    .F(data_mem_grain15_41),
    .I0(n9611_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain15_s22.INIT=16'hF800;
  LUT4 data_mem_grain0_s21 (
    .F(data_mem_grain0_39),
    .I0(n9613_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain0_s21.INIT=16'h00F8;
  LUT4 data_mem_grain0_s22 (
    .F(data_mem_grain0_41),
    .I0(n9613_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain0_s22.INIT=16'hF800;
  LUT4 data_mem_grain1_s21 (
    .F(data_mem_grain1_39),
    .I0(n9613_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain1_s21.INIT=16'h00F8;
  LUT4 data_mem_grain1_s22 (
    .F(data_mem_grain1_41),
    .I0(n9613_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain1_s22.INIT=16'hF800;
  LUT4 data_mem_grain2_s21 (
    .F(data_mem_grain2_39),
    .I0(n9613_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain2_s21.INIT=16'h00F8;
  LUT4 data_mem_grain2_s22 (
    .F(data_mem_grain2_41),
    .I0(n9613_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain2_s22.INIT=16'hF800;
  LUT4 data_mem_grain3_s21 (
    .F(data_mem_grain3_39),
    .I0(n9613_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain3_s21.INIT=16'h00F8;
  LUT4 data_mem_grain3_s22 (
    .F(data_mem_grain3_41),
    .I0(n9613_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain3_s22.INIT=16'hF800;
  LUT4 data_mem_grain4_s21 (
    .F(data_mem_grain4_39),
    .I0(n9607_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain4_s21.INIT=16'h00F8;
  LUT4 data_mem_grain4_s22 (
    .F(data_mem_grain4_41),
    .I0(n9607_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain4_s22.INIT=16'hF800;
  LUT4 data_mem_grain5_s21 (
    .F(data_mem_grain5_39),
    .I0(n9607_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain5_s21.INIT=16'h00F8;
  LUT4 data_mem_grain5_s22 (
    .F(data_mem_grain5_41),
    .I0(n9607_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain5_s22.INIT=16'hF800;
  LUT4 data_mem_grain6_s21 (
    .F(data_mem_grain6_39),
    .I0(n9607_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain6_s21.INIT=16'h00F8;
  LUT4 data_mem_grain6_s22 (
    .F(data_mem_grain6_41),
    .I0(n9607_4),
    .I1(data_mem_grain10_47),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain6_s22.INIT=16'hF800;
  LUT4 data_mem_grain7_s21 (
    .F(data_mem_grain7_39),
    .I0(n9607_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain7_s21.INIT=16'h00F8;
  LUT4 data_mem_grain7_s22 (
    .F(data_mem_grain7_41),
    .I0(n9607_4),
    .I1(data_mem_grain11_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain7_s22.INIT=16'hF800;
  LUT4 data_mem_grain8_s21 (
    .F(data_mem_grain8_39),
    .I0(n9609_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain8_s21.INIT=16'h00F8;
  LUT4 data_mem_grain8_s22 (
    .F(data_mem_grain8_41),
    .I0(n9609_4),
    .I1(data_mem_grain12_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain8_s22.INIT=16'hF800;
  LUT4 data_mem_grain9_s21 (
    .F(data_mem_grain9_39),
    .I0(n9609_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain9_s21.INIT=16'h00F8;
  LUT4 data_mem_grain9_s22 (
    .F(data_mem_grain9_41),
    .I0(n9609_4),
    .I1(data_mem_grain13_44),
    .I2(soclinux_data_port_dat_w_127_6),
    .I3(soclinux_pbus_adr[6]) 
);
defparam data_mem_grain9_s22.INIT=16'hF800;
  LUT2 n13601_s3 (
    .F(n13601_8),
    .I0(soclinux_tx_phase[28]),
    .I1(soclinux_tx_phase[29]) 
);
defparam n13601_s3.INIT=4'h6;
  LUT3 n13600_s3 (
    .F(n13600_8),
    .I0(soclinux_tx_phase[28]),
    .I1(soclinux_tx_phase[29]),
    .I2(soclinux_tx_phase[30]) 
);
defparam n13600_s3.INIT=8'h78;
  LUT4 n13599_s3 (
    .F(n13599_8),
    .I0(soclinux_tx_phase[28]),
    .I1(soclinux_tx_phase[29]),
    .I2(soclinux_tx_phase[30]),
    .I3(soclinux_tx_phase[31]) 
);
defparam n13599_s3.INIT=16'h7F80;
  LUT2 n13652_s3 (
    .F(n13652_8),
    .I0(soclinux_rx_phase[29]),
    .I1(soclinux_rx_phase[28]) 
);
defparam n13652_s3.INIT=4'h6;
  LUT3 n13651_s3 (
    .F(n13651_8),
    .I0(soclinux_rx_phase[29]),
    .I1(soclinux_rx_phase[28]),
    .I2(soclinux_rx_phase[30]) 
);
defparam n13651_s3.INIT=8'h78;
  LUT4 builder_soclinux_multiplexer_next_state_2_s43 (
    .F(builder_soclinux_multiplexer_next_state[2]),
    .I0(builder_soclinux_multiplexer_next_state_2_58),
    .I1(builder_soclinux_multiplexer_next_state_2_59),
    .I2(builder_soclinux_multiplexer_next_state_2_60),
    .I3(n17951_5) 
);
defparam builder_soclinux_multiplexer_next_state_2_s43.INIT=16'h0F1F;
  LUT4 builder_soclinux_multiplexer_state_3_s3 (
    .F(builder_soclinux_multiplexer_state_3_8),
    .I0(builder_soclinux_multiplexer_state_3_9),
    .I1(builder_soclinux_multiplexer_state_3_10),
    .I2(builder_soclinux_multiplexer_state[3]),
    .I3(builder_soclinux_multiplexer_state[2]) 
);
defparam builder_soclinux_multiplexer_state_3_s3.INIT=16'hFFF1;
  LUT4 builder_soclinux_fullmemorywe_state_1_s3 (
    .F(builder_soclinux_fullmemorywe_state_1_8),
    .I0(builder_soclinux_fullmemorywe_state[0]),
    .I1(builder_soclinux_fullmemorywe_state_1_9),
    .I2(builder_soclinux_fullmemorywe_state[1]),
    .I3(builder_soclinux_fullmemorywe_state_1_10) 
);
defparam builder_soclinux_fullmemorywe_state_1_s3.INIT=16'hFF0E;
  LUT4 builder_soclinux_bankmachine0_state_2_s4 (
    .F(builder_soclinux_bankmachine0_state_1_8),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine0_state_2_10),
    .I2(builder_soclinux_bankmachine0_state_2_11),
    .I3(builder_soclinux_bankmachine0_state[2]) 
);
defparam builder_soclinux_bankmachine0_state_2_s4.INIT=16'hBB0F;
  LUT4 builder_soclinux_bankmachine1_state_2_s4 (
    .F(builder_soclinux_bankmachine1_state_1_8),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine1_state_2_10),
    .I2(builder_soclinux_bankmachine1_state[2]),
    .I3(builder_soclinux_bankmachine1_state_2_11) 
);
defparam builder_soclinux_bankmachine1_state_2_s4.INIT=16'h00BF;
  LUT4 builder_soclinux_bankmachine2_state_2_s4 (
    .F(builder_soclinux_bankmachine2_state_1_8),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine2_state_2_10),
    .I2(builder_soclinux_bankmachine2_state[2]),
    .I3(builder_soclinux_bankmachine2_state_2_11) 
);
defparam builder_soclinux_bankmachine2_state_2_s4.INIT=16'h00BF;
  LUT3 builder_soclinux_bankmachine3_state_2_s4 (
    .F(builder_soclinux_bankmachine3_state_1_8),
    .I0(builder_soclinux_bankmachine3_state_2_10),
    .I1(builder_soclinux_bankmachine3_state[2]),
    .I2(builder_soclinux_bankmachine3_state_2_11) 
);
defparam builder_soclinux_bankmachine3_state_2_s4.INIT=8'hBE;
  LUT4 builder_soclinux_bankmachine4_state_2_s4 (
    .F(builder_soclinux_bankmachine4_state_1_8),
    .I0(builder_soclinux_bankmachine4_state_2_10),
    .I1(n26553_11),
    .I2(soclinux_sdram_trrdcon_valid_14),
    .I3(builder_soclinux_bankmachine4_state_2_11) 
);
defparam builder_soclinux_bankmachine4_state_2_s4.INIT=16'hFF80;
  LUT4 builder_soclinux_bankmachine5_state_2_s4 (
    .F(builder_soclinux_bankmachine5_state_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26560_7),
    .I2(builder_soclinux_bankmachine5_state_2_10),
    .I3(builder_soclinux_bankmachine5_state_2_11) 
);
defparam builder_soclinux_bankmachine5_state_2_s4.INIT=16'h008F;
  LUT4 builder_soclinux_bankmachine6_state_2_s4 (
    .F(builder_soclinux_bankmachine6_state_1_8),
    .I0(builder_soclinux_bankmachine6_state_2_10),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26553_11),
    .I3(builder_soclinux_bankmachine6_state_2_11) 
);
defparam builder_soclinux_bankmachine6_state_2_s4.INIT=16'hFF80;
  LUT4 builder_soclinux_bankmachine7_state_2_s4 (
    .F(builder_soclinux_bankmachine7_state_1_8),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(builder_soclinux_bankmachine7_state_2_10),
    .I3(builder_soclinux_bankmachine7_state_2_11) 
);
defparam builder_soclinux_bankmachine7_state_2_s4.INIT=16'hFF80;
  LUT3 soclinux_sdram_choose_cmd_grant_2_s9 (
    .F(soclinux_sdram_choose_cmd_grant_0_12),
    .I0(soclinux_sdram_choose_cmd_grant_2_14),
    .I1(soclinux_sdram_choose_cmd_grant_2_15),
    .I2(soclinux_sdram_choose_cmd_grant_2_16) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s9.INIT=8'h01;
  LUT4 soclinux_sdram_choose_req_grant_2_s9 (
    .F(soclinux_sdram_choose_req_grant_0_12),
    .I0(soclinux_sdram_choose_req_grant_2_14),
    .I1(soclinux_sdram_choose_req_grant_2_15),
    .I2(soclinux_sdram_choose_req_grant_2_16),
    .I3(soclinux_sdram_choose_req_grant_2_17) 
);
defparam soclinux_sdram_choose_req_grant_2_s9.INIT=16'h000B;
  LUT2 n14494_s1 (
    .F(n14494_5),
    .I0(soclinux_sdram_zqcs_executer_counter[0]),
    .I1(soclinux_sdram_zqcs_executer_counter[1]) 
);
defparam n14494_s1.INIT=4'h6;
  LUT3 n14493_s1 (
    .F(n14493_5),
    .I0(soclinux_sdram_zqcs_executer_counter[0]),
    .I1(soclinux_sdram_zqcs_executer_counter[1]),
    .I2(soclinux_sdram_zqcs_executer_counter[2]) 
);
defparam n14493_s1.INIT=8'h78;
  LUT4 n14492_s1 (
    .F(n14492_5),
    .I0(soclinux_sdram_zqcs_executer_counter[0]),
    .I1(soclinux_sdram_zqcs_executer_counter[1]),
    .I2(soclinux_sdram_zqcs_executer_counter[2]),
    .I3(soclinux_sdram_zqcs_executer_counter[3]) 
);
defparam n14492_s1.INIT=16'h7F80;
  LUT2 n14491_s1 (
    .F(n14491_5),
    .I0(soclinux_sdram_zqcs_executer_counter[4]),
    .I1(n14491_6) 
);
defparam n14491_s1.INIT=4'h6;
  LUT3 n14490_s1 (
    .F(n14490_5),
    .I0(soclinux_sdram_zqcs_executer_counter[4]),
    .I1(n14491_6),
    .I2(soclinux_sdram_zqcs_executer_counter[5]) 
);
defparam n14490_s1.INIT=8'h78;
  LUT2 n14388_s1 (
    .F(n14388_5),
    .I0(soclinux_sdram_sequencer_counter[0]),
    .I1(soclinux_sdram_sequencer_counter[1]) 
);
defparam n14388_s1.INIT=4'h6;
  LUT3 n14387_s1 (
    .F(n14387_5),
    .I0(soclinux_sdram_sequencer_counter[0]),
    .I1(soclinux_sdram_sequencer_counter[1]),
    .I2(soclinux_sdram_sequencer_counter[2]) 
);
defparam n14387_s1.INIT=8'h78;
  LUT4 n14386_s1 (
    .F(n14386_5),
    .I0(soclinux_sdram_sequencer_counter[0]),
    .I1(soclinux_sdram_sequencer_counter[1]),
    .I2(soclinux_sdram_sequencer_counter[2]),
    .I3(soclinux_sdram_sequencer_counter[3]) 
);
defparam n14386_s1.INIT=16'h7F80;
  LUT2 n14385_s1 (
    .F(n14385_5),
    .I0(soclinux_sdram_sequencer_counter[4]),
    .I1(n14385_6) 
);
defparam n14385_s1.INIT=4'h6;
  LUT3 n14384_s1 (
    .F(n14384_5),
    .I0(soclinux_sdram_sequencer_counter[4]),
    .I1(n14385_6),
    .I2(soclinux_sdram_sequencer_counter[5]) 
);
defparam n14384_s1.INIT=8'h78;
  LUT4 n14383_s1 (
    .F(n14383_5),
    .I0(soclinux_sdram_sequencer_counter[4]),
    .I1(soclinux_sdram_sequencer_counter[5]),
    .I2(n14385_6),
    .I3(soclinux_sdram_sequencer_counter[6]) 
);
defparam n14383_s1.INIT=16'h7F80;
  LUT4 n13995_s1 (
    .F(n13995_5),
    .I0(gw2ddrphy_rdly1[1]),
    .I1(gw2ddrphy_rdly1[0]),
    .I2(n16299_13),
    .I3(n14117_6) 
);
defparam n13995_s1.INIT=16'h6000;
  LUT4 n13994_s1 (
    .F(n13994_5),
    .I0(n13994_6),
    .I1(gw2ddrphy_rdly1[2]),
    .I2(n16299_13),
    .I3(n14117_6) 
);
defparam n13994_s1.INIT=16'h6000;
  LUT4 n13943_s1 (
    .F(n13943_5),
    .I0(gw2ddrphy_rdly0[1]),
    .I1(gw2ddrphy_rdly0[0]),
    .I2(n16299_13),
    .I3(n14045_8) 
);
defparam n13943_s1.INIT=16'h6000;
  LUT4 n13942_s1 (
    .F(n13942_5),
    .I0(n13942_6),
    .I1(gw2ddrphy_rdly0[2]),
    .I2(n16299_13),
    .I3(n14045_8) 
);
defparam n13942_s1.INIT=16'h6000;
  LUT2 n13302_s1 (
    .F(n13302_5),
    .I0(gw2ddrphy_counter[0]),
    .I1(gw2ddrphy_counter[1]) 
);
defparam n13302_s1.INIT=4'h6;
  LUT3 n13301_s1 (
    .F(n13301_5),
    .I0(gw2ddrphy_counter[0]),
    .I1(gw2ddrphy_counter[1]),
    .I2(gw2ddrphy_counter[2]) 
);
defparam n13301_s1.INIT=8'h78;
  LUT4 n13300_s1 (
    .F(n13300_5),
    .I0(gw2ddrphy_counter[0]),
    .I1(gw2ddrphy_counter[1]),
    .I2(gw2ddrphy_counter[2]),
    .I3(gw2ddrphy_counter[3]) 
);
defparam n13300_s1.INIT=16'h7F80;
  LUT2 n13299_s1 (
    .F(n13299_5),
    .I0(gw2ddrphy_counter[4]),
    .I1(n13299_6) 
);
defparam n13299_s1.INIT=4'h6;
  LUT3 n13298_s1 (
    .F(n13298_5),
    .I0(gw2ddrphy_counter[4]),
    .I1(n13299_6),
    .I2(gw2ddrphy_counter[5]) 
);
defparam n13298_s1.INIT=8'h78;
  LUT4 n13297_s1 (
    .F(n13297_5),
    .I0(gw2ddrphy_counter[4]),
    .I1(gw2ddrphy_counter[5]),
    .I2(n13299_6),
    .I3(gw2ddrphy_counter[6]) 
);
defparam n13297_s1.INIT=16'h7F80;
  LUT4 builder_sync_rhs_array_muxed13_s5 (
    .F(builder_sync_rhs_array_muxed13_10),
    .I0(builder_sync_rhs_array_muxed13_11),
    .I1(builder_sync_rhs_array_muxed13_12),
    .I2(builder_sync_rhs_array_muxed13_13),
    .I3(builder_sync_rhs_array_muxed13_14) 
);
defparam builder_sync_rhs_array_muxed13_s5.INIT=16'hF400;
  LUT4 builder_sync_rhs_array_muxed8_0_s5 (
    .F(builder_sync_rhs_array_muxed8_0_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_0_11),
    .I2(builder_sync_rhs_array_muxed8_0_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_0_s5.INIT=16'h0F11;
  LUT4 builder_sync_rhs_array_muxed8_1_s5 (
    .F(builder_sync_rhs_array_muxed8_1_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_1_11),
    .I2(builder_sync_rhs_array_muxed8_1_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_1_s5.INIT=16'h0F11;
  LUT4 builder_sync_rhs_array_muxed8_2_s5 (
    .F(builder_sync_rhs_array_muxed8_2_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_2_11),
    .I2(builder_sync_rhs_array_muxed8_2_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_2_s5.INIT=16'h0F11;
  LUT4 builder_sync_rhs_array_muxed8_3_s5 (
    .F(builder_sync_rhs_array_muxed8_3_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_3_11),
    .I2(builder_sync_rhs_array_muxed8_3_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_3_s5.INIT=16'hF044;
  LUT4 builder_sync_rhs_array_muxed8_4_s5 (
    .F(builder_sync_rhs_array_muxed8_4_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_4_11),
    .I2(builder_sync_rhs_array_muxed8_4_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_4_s5.INIT=16'hF044;
  LUT4 builder_sync_rhs_array_muxed8_5_s5 (
    .F(builder_sync_rhs_array_muxed8_5_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_5_11),
    .I2(builder_sync_rhs_array_muxed8_5_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_5_s5.INIT=16'h0F44;
  LUT4 builder_sync_rhs_array_muxed8_6_s5 (
    .F(builder_sync_rhs_array_muxed8_6_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_6_11),
    .I2(builder_sync_rhs_array_muxed8_6_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_6_s5.INIT=16'h0F44;
  LUT4 builder_sync_rhs_array_muxed8_7_s5 (
    .F(builder_sync_rhs_array_muxed8_7_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_7_11),
    .I2(builder_sync_rhs_array_muxed8_7_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_7_s5.INIT=16'hF044;
  LUT4 builder_sync_rhs_array_muxed8_8_s5 (
    .F(builder_sync_rhs_array_muxed8_8_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_8_11),
    .I2(builder_sync_rhs_array_muxed8_8_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_8_s5.INIT=16'h0F44;
  LUT4 builder_sync_rhs_array_muxed8_9_s5 (
    .F(builder_sync_rhs_array_muxed8_9_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_9_11),
    .I2(builder_sync_rhs_array_muxed8_9_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_9_s5.INIT=16'h0F11;
  LUT4 builder_sync_rhs_array_muxed8_11_s5 (
    .F(builder_sync_rhs_array_muxed8_11_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_11_11),
    .I2(builder_sync_rhs_array_muxed8_11_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_11_s5.INIT=16'h0F11;
  LUT4 builder_sync_rhs_array_muxed8_12_s5 (
    .F(builder_sync_rhs_array_muxed8_12_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(builder_sync_rhs_array_muxed8_12_11),
    .I2(builder_sync_rhs_array_muxed8_12_12),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed8_12_s5.INIT=16'h0F11;
  LUT4 builder_sync_rhs_array_muxed7_0_s5 (
    .F(builder_sync_rhs_array_muxed7_0_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed7_0_s5.INIT=16'hF044;
  LUT4 builder_sync_rhs_array_muxed7_1_s5 (
    .F(builder_sync_rhs_array_muxed7_1_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_choose_cmd_grant[1]),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed7_1_s5.INIT=16'hF044;
  LUT4 builder_sync_rhs_array_muxed7_2_s6 (
    .F(builder_sync_rhs_array_muxed7_2_11),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_choose_cmd_grant[2]),
    .I2(soclinux_sdram_choose_req_grant[2]),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam builder_sync_rhs_array_muxed7_2_s6.INIT=16'hF044;
  LUT4 builder_sync_rhs_array_muxed1_0_s5 (
    .F(builder_sync_rhs_array_muxed1_0_10),
    .I0(builder_sync_rhs_array_muxed8_0_12),
    .I1(builder_sync_rhs_array_muxed8_0_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_0_s5.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed1_1_s5 (
    .F(builder_sync_rhs_array_muxed1_1_10),
    .I0(builder_sync_rhs_array_muxed8_1_12),
    .I1(builder_sync_rhs_array_muxed8_1_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_1_s5.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed1_2_s5 (
    .F(builder_sync_rhs_array_muxed1_2_10),
    .I0(builder_sync_rhs_array_muxed8_2_12),
    .I1(builder_sync_rhs_array_muxed8_2_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_2_s5.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed1_3_s5 (
    .F(builder_sync_rhs_array_muxed1_3_10),
    .I0(builder_sync_rhs_array_muxed8_3_12),
    .I1(builder_sync_rhs_array_muxed8_3_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_3_s5.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed1_4_s5 (
    .F(builder_sync_rhs_array_muxed1_4_10),
    .I0(builder_sync_rhs_array_muxed8_4_12),
    .I1(builder_sync_rhs_array_muxed8_4_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_4_s5.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed1_5_s5 (
    .F(builder_sync_rhs_array_muxed1_5_10),
    .I0(builder_sync_rhs_array_muxed8_5_12),
    .I1(builder_sync_rhs_array_muxed8_5_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_5_s5.INIT=16'h0C05;
  LUT4 builder_sync_rhs_array_muxed1_6_s5 (
    .F(builder_sync_rhs_array_muxed1_6_10),
    .I0(builder_sync_rhs_array_muxed8_6_12),
    .I1(builder_sync_rhs_array_muxed8_6_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_6_s5.INIT=16'h0C05;
  LUT4 builder_sync_rhs_array_muxed1_7_s5 (
    .F(builder_sync_rhs_array_muxed1_7_10),
    .I0(builder_sync_rhs_array_muxed8_7_12),
    .I1(builder_sync_rhs_array_muxed8_7_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_7_s5.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed1_8_s5 (
    .F(builder_sync_rhs_array_muxed1_8_10),
    .I0(builder_sync_rhs_array_muxed8_8_12),
    .I1(builder_sync_rhs_array_muxed8_8_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_8_s5.INIT=16'h0C05;
  LUT4 builder_sync_rhs_array_muxed1_9_s5 (
    .F(builder_sync_rhs_array_muxed1_9_10),
    .I0(builder_sync_rhs_array_muxed8_9_12),
    .I1(builder_sync_rhs_array_muxed8_9_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_9_s5.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed1_11_s5 (
    .F(builder_sync_rhs_array_muxed1_11_10),
    .I0(builder_sync_rhs_array_muxed8_11_12),
    .I1(builder_sync_rhs_array_muxed8_11_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_11_s5.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed1_12_s5 (
    .F(builder_sync_rhs_array_muxed1_12_10),
    .I0(builder_sync_rhs_array_muxed8_12_12),
    .I1(builder_sync_rhs_array_muxed8_12_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed1_12_s5.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed0_0_s5 (
    .F(builder_sync_rhs_array_muxed0_0_10),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed0_0_s5.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed0_1_s5 (
    .F(builder_sync_rhs_array_muxed0_1_10),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_choose_cmd_grant[1]),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed0_1_s5.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed0_2_s5 (
    .F(builder_sync_rhs_array_muxed0_2_10),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(soclinux_sdram_choose_cmd_grant[2]),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(builder_sync_rhs_array_muxed1_10_10) 
);
defparam builder_sync_rhs_array_muxed0_2_s5.INIT=16'h0C0A;
  LUT4 builder_soclinux_we_wishbone2csr_next_value2_s2 (
    .F(builder_soclinux_we_wishbone2csr_next_value2),
    .I0(builder_soclinux_we_wishbone2csr_next_value2_7),
    .I1(soclinux_pbus_we),
    .I2(builder_soclinux_wishbone_cyc),
    .I3(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_we_wishbone2csr_next_value2_s2.INIT=16'h4000;
  LUT4 soclinux_count_spimaster_next_value_1_s6 (
    .F(soclinux_count_spimaster_next_value[1]),
    .I0(soclinux_count[1]),
    .I1(soclinux_count[0]),
    .I2(n26355_6),
    .I3(n16170_6) 
);
defparam soclinux_count_spimaster_next_value_1_s6.INIT=16'h6000;
  LUT4 soclinux_count_spimaster_next_value_2_s6 (
    .F(soclinux_count_spimaster_next_value[2]),
    .I0(soclinux_count_spimaster_next_value_2_13),
    .I1(soclinux_count[2]),
    .I2(n26355_6),
    .I3(n16170_6) 
);
defparam soclinux_count_spimaster_next_value_2_s6.INIT=16'h6000;
  LUT3 soclinux_miso_latch_s5 (
    .F(soclinux_miso_latch),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(builder_soclinux_spimaster_state[1]),
    .I2(soclinux_clk_rise) 
);
defparam soclinux_miso_latch_s5.INIT=8'h80;
  LUT4 soclinux_tag_di_dirty_s6 (
    .F(soclinux_tag_di_dirty),
    .I0(builder_soclinux_fullmemorywe_state[1]),
    .I1(n9488_3),
    .I2(builder_soclinux_fullmemorywe_state[0]),
    .I3(soclinux_pbus_we) 
);
defparam soclinux_tag_di_dirty_s6.INIT=16'h1000;
  LUT2 soclinux_sdram_master_p1_wrdata_mask_0_s1 (
    .F(soclinux_sdram_master_p1_wrdata_mask[0]),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_storage[0]) 
);
defparam soclinux_sdram_master_p1_wrdata_mask_0_s1.INIT=4'h4;
  LUT4 n1490_s1 (
    .F(n1490_5),
    .I0(soclinux_tx_count[0]),
    .I1(soclinux_tx_count[1]),
    .I2(soclinux_tx_count[2]),
    .I3(soclinux_tx_tick) 
);
defparam n1490_s1.INIT=16'h7800;
  LUT4 n1557_s1 (
    .F(n1557_5),
    .I0(soclinux_rx_count[0]),
    .I1(soclinux_rx_count[1]),
    .I2(soclinux_rx_count[2]),
    .I3(soclinux_rx_tick) 
);
defparam n1557_s1.INIT=16'h7800;
  LUT2 soclinux_rx_source_payload_data_7_s1 (
    .F(soclinux_rx_source_payload_data[7]),
    .I0(soclinux_rx_data[7]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_7_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_6_s1 (
    .F(soclinux_rx_source_payload_data[6]),
    .I0(soclinux_rx_data[6]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_6_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_5_s1 (
    .F(soclinux_rx_source_payload_data[5]),
    .I0(soclinux_rx_data[5]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_5_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_4_s1 (
    .F(soclinux_rx_source_payload_data[4]),
    .I0(soclinux_rx_data[4]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_4_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_3_s1 (
    .F(soclinux_rx_source_payload_data[3]),
    .I0(soclinux_rx_data[3]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_3_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_2_s1 (
    .F(soclinux_rx_source_payload_data[2]),
    .I0(soclinux_rx_data[2]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_2_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_1_s1 (
    .F(soclinux_rx_source_payload_data[1]),
    .I0(soclinux_rx_data[1]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_1_s1.INIT=4'h8;
  LUT2 soclinux_rx_source_payload_data_0_s1 (
    .F(soclinux_rx_source_payload_data[0]),
    .I0(soclinux_rx_data[0]),
    .I1(n1579_4) 
);
defparam soclinux_rx_source_payload_data_0_s1.INIT=4'h8;
  LUT2 n10174_s1 (
    .F(n10174_5),
    .I0(soclinux_pbus_adr[13]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10174_s1.INIT=4'h8;
  LUT2 n10175_s1 (
    .F(n10175_5),
    .I0(soclinux_pbus_adr[12]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10175_s1.INIT=4'h8;
  LUT2 n10176_s1 (
    .F(n10176_5),
    .I0(soclinux_pbus_adr[11]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10176_s1.INIT=4'h8;
  LUT2 n10177_s1 (
    .F(n10177_5),
    .I0(soclinux_pbus_adr[10]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10177_s1.INIT=4'h8;
  LUT2 n10178_s1 (
    .F(n10178_5),
    .I0(soclinux_pbus_adr[9]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10178_s1.INIT=4'h8;
  LUT2 n10179_s1 (
    .F(n10179_5),
    .I0(soclinux_pbus_adr[8]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10179_s1.INIT=4'h8;
  LUT2 n10180_s1 (
    .F(n10180_5),
    .I0(soclinux_pbus_adr[7]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10180_s1.INIT=4'h8;
  LUT2 n10181_s1 (
    .F(n10181_5),
    .I0(soclinux_pbus_adr[6]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10181_s1.INIT=4'h8;
  LUT2 n10182_s1 (
    .F(n10182_5),
    .I0(soclinux_pbus_adr[5]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10182_s1.INIT=4'h8;
  LUT2 n10183_s1 (
    .F(n10183_5),
    .I0(soclinux_pbus_adr[4]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10183_s1.INIT=4'h8;
  LUT2 n10184_s1 (
    .F(n10184_5),
    .I0(soclinux_pbus_adr[3]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10184_s1.INIT=4'h8;
  LUT2 n10185_s1 (
    .F(n10185_5),
    .I0(soclinux_pbus_adr[2]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10185_s1.INIT=4'h8;
  LUT2 n10186_s1 (
    .F(n10186_5),
    .I0(soclinux_pbus_adr[1]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10186_s1.INIT=4'h8;
  LUT2 n10187_s1 (
    .F(n10187_5),
    .I0(soclinux_pbus_adr[0]),
    .I1(builder_soclinux_wishbone_cyc) 
);
defparam n10187_s1.INIT=4'h8;
  LUT3 builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_6) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_s1.INIT=8'h40;
  LUT2 builder_csr_bankarray_csrbank5_control0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_control0_re),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(builder_csr_bankarray_csrbank5_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_control0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_mosi0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_mosi0_re),
    .I0(n16299_13),
    .I1(builder_csr_bankarray_csrbank5_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_mosi0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_cs0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_cs0_re),
    .I0(n16847_6),
    .I1(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank5_cs0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank5_clk_divider0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .I0(n16577_28),
    .I1(builder_csr_bankarray_csrbank5_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_clk_divider0_re_s1.INIT=4'h8;
  LUT4 n15789_s62 (
    .F(n15639_7),
    .I0(n15639_8),
    .I1(n15789_64),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(n15639_12) 
);
defparam n15789_s62.INIT=16'h3500;
  LUT3 n15640_s2 (
    .F(n15640_6),
    .I0(n15639_12),
    .I1(n15640_9),
    .I2(n15639_8) 
);
defparam n15640_s2.INIT=8'h0D;
  LUT4 n15791_s65 (
    .F(n15662_7),
    .I0(n15662_8),
    .I1(n15789_65),
    .I2(n15789_63),
    .I3(n15662_9) 
);
defparam n15791_s65.INIT=16'hFE00;
  LUT4 n15791_s67 (
    .F(n15704_7),
    .I0(n15704_11),
    .I1(n15704_9),
    .I2(n15662_8),
    .I3(n15703_8) 
);
defparam n15791_s67.INIT=16'h00F4;
  LUT4 n15724_s2 (
    .F(n15724_6),
    .I0(n15639_8),
    .I1(n15724_7),
    .I2(n15724_12),
    .I3(n15662_8) 
);
defparam n15724_s2.INIT=16'h001F;
  LUT4 n15791_s69 (
    .F(n15746_7),
    .I0(n15746_8),
    .I1(n15789_63),
    .I2(n15704_11),
    .I3(n15704_9) 
);
defparam n15791_s69.INIT=16'h4F00;
  LUT4 n15791_s71 (
    .F(n15788_7),
    .I0(n15788_11),
    .I1(n15788_9),
    .I2(n15639_8),
    .I3(n15724_7) 
);
defparam n15791_s71.INIT=16'h00F4;
  LUT4 n15963_s59 (
    .F(n15813_7),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(n15963_63),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(n15813_10) 
);
defparam n15963_s59.INIT=16'h3A00;
  LUT4 n15965_s65 (
    .F(n15836_7),
    .I0(n15836_8),
    .I1(n15836_9),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5) 
);
defparam n15965_s65.INIT=16'hF400;
  LUT2 n15877_s3 (
    .F(n15877_7),
    .I0(n15877_8),
    .I1(n15898_6) 
);
defparam n15877_s3.INIT=4'h8;
  LUT4 n15965_s67 (
    .F(n15878_7),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I2(n15836_8),
    .I3(n15836_9) 
);
defparam n15965_s67.INIT=16'h4F00;
  LUT4 n15898_s2 (
    .F(n15898_6),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I2(n15898_7),
    .I3(n15898_8) 
);
defparam n15898_s2.INIT=16'h8F00;
  LUT4 n15965_s69 (
    .F(n15920_7),
    .I0(n15920_15),
    .I1(n15920_9),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I3(n15920_10) 
);
defparam n15965_s69.INIT=16'hF400;
  LUT2 n15961_s3 (
    .F(n15961_7),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(n15814_9) 
);
defparam n15961_s3.INIT=4'h8;
  LUT4 n15965_s71 (
    .F(n15962_7),
    .I0(n15898_8),
    .I1(n15877_8),
    .I2(n15920_15),
    .I3(n15920_9) 
);
defparam n15965_s71.INIT=16'h4F00;
  LUT2 soclinux_interface_we_s7 (
    .F(soclinux_interface_we),
    .I0(builder_soclinux_fullmemorywe_state[0]),
    .I1(builder_soclinux_fullmemorywe_state[1]) 
);
defparam soclinux_interface_we_s7.INIT=4'h4;
  LUT2 builder_soclinux_dat_w_wishbone2csr_next_value_ce0_s33 (
    .F(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38),
    .I0(builder_soclinux_wishbone2csr_state[0]),
    .I1(builder_soclinux_wishbone2csr_state[1]) 
);
defparam builder_soclinux_dat_w_wishbone2csr_next_value_ce0_s33.INIT=4'h9;
  LUT3 builder_soclinux_fullmemorywe_next_state_0_s9 (
    .F(builder_soclinux_fullmemorywe_next_state[0]),
    .I0(builder_soclinux_fullmemorywe_state[1]),
    .I1(builder_soclinux_fullmemorywe_next_state_0_16),
    .I2(builder_soclinux_fullmemorywe_state[0]) 
);
defparam builder_soclinux_fullmemorywe_next_state_0_s9.INIT=8'hEF;
  LUT4 n15614_s2 (
    .F(n15614_6),
    .I0(soclinux_sdram_time1[0]),
    .I1(soclinux_sdram_time1[1]),
    .I2(soclinux_sdram_time1[2]),
    .I3(builder_sync_rhs_array_muxed8_10_13) 
);
defparam n15614_s2.INIT=16'hE1FF;
  LUT3 n15599_s2 (
    .F(n15599_6),
    .I0(n17951_5),
    .I1(soclinux_sdram_time0[0]),
    .I2(soclinux_sdram_time0[1]) 
);
defparam n15599_s2.INIT=8'hEB;
  LUT4 n15598_s2 (
    .F(n15598_6),
    .I0(soclinux_sdram_time0[0]),
    .I1(soclinux_sdram_time0[1]),
    .I2(n17951_5),
    .I3(soclinux_sdram_time0[2]) 
);
defparam n15598_s2.INIT=16'hFEF1;
  LUT3 n15597_s2 (
    .F(n15597_6),
    .I0(n17951_5),
    .I1(soclinux_sdram_time0[3]),
    .I2(n15597_7) 
);
defparam n15597_s2.INIT=8'hBE;
  LUT2 n16200_s1 (
    .F(n16200_5),
    .I0(soclinux_mosi_latch),
    .I1(soclinux_mosi_sel[0]) 
);
defparam n16200_s1.INIT=4'hB;
  LUT3 n16199_s1 (
    .F(n16199_5),
    .I0(soclinux_mosi_latch),
    .I1(soclinux_mosi_sel[0]),
    .I2(soclinux_mosi_sel[1]) 
);
defparam n16199_s1.INIT=8'hEB;
  LUT4 n16198_s1 (
    .F(n16198_5),
    .I0(soclinux_mosi_sel[0]),
    .I1(soclinux_mosi_sel[1]),
    .I2(soclinux_mosi_latch),
    .I3(soclinux_mosi_sel[2]) 
);
defparam n16198_s1.INIT=16'hFEF1;
  LUT4 n16006_s1 (
    .F(n16006_5),
    .I0(soclinux_sdram_twtrcon_count[0]),
    .I1(soclinux_sdram_twtrcon_count[1]),
    .I2(builder_sync_rhs_array_muxed13_10),
    .I3(soclinux_sdram_twtrcon_count[2]) 
);
defparam n16006_s1.INIT=16'hFEF1;
  LUT4 n15582_s1 (
    .F(n15582_5),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26574_6),
    .I3(n15582_6) 
);
defparam n15582_s1.INIT=16'hFF80;
  LUT4 n15569_s1 (
    .F(n15569_5),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26574_6),
    .I3(n15569_6) 
);
defparam n15569_s1.INIT=16'hFF80;
  LUT4 n15554_s1 (
    .F(n15554_5),
    .I0(soclinux_sdram_bankmachine7_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine7_twtpcon_count[1]),
    .I2(n26572_4),
    .I3(soclinux_sdram_bankmachine7_twtpcon_count[2]) 
);
defparam n15554_s1.INIT=16'hFEF1;
  LUT4 n15447_s1 (
    .F(n15447_5),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26567_6),
    .I3(n15447_6) 
);
defparam n15447_s1.INIT=16'hFF80;
  LUT4 n15434_s1 (
    .F(n15434_5),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(n26567_6),
    .I3(n15434_6) 
);
defparam n15434_s1.INIT=16'hFF80;
  LUT4 n15419_s1 (
    .F(n15419_5),
    .I0(soclinux_sdram_bankmachine6_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine6_twtpcon_count[1]),
    .I2(n26565_4),
    .I3(soclinux_sdram_bankmachine6_twtpcon_count[2]) 
);
defparam n15419_s1.INIT=16'hFEF1;
  LUT4 n15312_s1 (
    .F(n15312_5),
    .I0(builder_soclinux_bankmachine5_state[1]),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26560_7),
    .I3(n15312_6) 
);
defparam n15312_s1.INIT=16'hFF80;
  LUT4 n15299_s1 (
    .F(n15299_5),
    .I0(builder_soclinux_bankmachine5_state[1]),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26560_7),
    .I3(n15299_6) 
);
defparam n15299_s1.INIT=16'hFF80;
  LUT4 n15284_s1 (
    .F(n15284_5),
    .I0(soclinux_sdram_bankmachine5_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine5_twtpcon_count[1]),
    .I2(n16036_5),
    .I3(soclinux_sdram_bankmachine5_twtpcon_count[2]) 
);
defparam n15284_s1.INIT=16'hFEF1;
  LUT4 n15177_s1 (
    .F(n15177_5),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_9),
    .I2(n26553_11),
    .I3(n15177_6) 
);
defparam n15177_s1.INIT=16'hFF80;
  LUT4 n15164_s1 (
    .F(n15164_5),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_9),
    .I2(n26553_11),
    .I3(n15164_6) 
);
defparam n15164_s1.INIT=16'hFF80;
  LUT4 n15149_s1 (
    .F(n15149_5),
    .I0(soclinux_sdram_bankmachine4_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine4_twtpcon_count[1]),
    .I2(n26551_4),
    .I3(soclinux_sdram_bankmachine4_twtpcon_count[2]) 
);
defparam n15149_s1.INIT=16'hFEF1;
  LUT4 n15014_s1 (
    .F(n15014_5),
    .I0(soclinux_sdram_bankmachine3_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine3_twtpcon_count[1]),
    .I2(n26544_4),
    .I3(soclinux_sdram_bankmachine3_twtpcon_count[2]) 
);
defparam n15014_s1.INIT=16'hFEF1;
  LUT4 n14879_s1 (
    .F(n14879_5),
    .I0(soclinux_sdram_bankmachine2_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine2_twtpcon_count[1]),
    .I2(n26537_4),
    .I3(soclinux_sdram_bankmachine2_twtpcon_count[2]) 
);
defparam n14879_s1.INIT=16'hFEF1;
  LUT3 n14745_s1 (
    .F(n14745_5),
    .I0(n16036_4),
    .I1(soclinux_sdram_bankmachine1_twtpcon_count[0]),
    .I2(soclinux_sdram_bankmachine1_twtpcon_count[1]) 
);
defparam n14745_s1.INIT=8'hEB;
  LUT4 n14744_s1 (
    .F(n14744_5),
    .I0(soclinux_sdram_bankmachine1_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine1_twtpcon_count[1]),
    .I2(n16036_4),
    .I3(soclinux_sdram_bankmachine1_twtpcon_count[2]) 
);
defparam n14744_s1.INIT=16'hFEF1;
  LUT4 n14609_s1 (
    .F(n14609_5),
    .I0(soclinux_sdram_bankmachine0_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine0_twtpcon_count[1]),
    .I2(n26523_4),
    .I3(soclinux_sdram_bankmachine0_twtpcon_count[2]) 
);
defparam n14609_s1.INIT=16'hFEF1;
  LUT2 soclinux_sdram_master_p0_odt_s1 (
    .F(soclinux_sdram_master_p0_odt),
    .I0(soclinux_sdram_storage[0]),
    .I1(soclinux_sdram_storage[2]) 
);
defparam soclinux_sdram_master_p0_odt_s1.INIT=4'hE;
  LUT2 soclinux_sdram_master_p0_cke_s1 (
    .F(soclinux_sdram_master_p0_cke),
    .I0(soclinux_sdram_storage[0]),
    .I1(soclinux_sdram_storage[1]) 
);
defparam soclinux_sdram_master_p0_cke_s1.INIT=4'hE;
  LUT2 soclinux_sdram_master_p0_reset_n_s1 (
    .F(soclinux_sdram_master_p0_reset_n),
    .I0(soclinux_sdram_storage[0]),
    .I1(soclinux_sdram_storage[3]) 
);
defparam soclinux_sdram_master_p0_reset_n_s1.INIT=4'hE;
  LUT4 n14470_s1 (
    .F(n14470_5),
    .I0(soclinux_sdram_zqcs_executer_counter[5]),
    .I1(n14481_5),
    .I2(soclinux_sdram_zqcs_executer_counter[1]),
    .I3(n14461_11) 
);
defparam n14470_s1.INIT=16'h40FF;
  LUT3 n15682_s2 (
    .F(n15682_6),
    .I0(n15724_12),
    .I1(n15640_9),
    .I2(n15789_63) 
);
defparam n15682_s2.INIT=8'hF4;
  LUT4 n15791_s66 (
    .F(n15683_6),
    .I0(n15662_8),
    .I1(n15704_9),
    .I2(n15703_8),
    .I3(n15789_63) 
);
defparam n15791_s66.INIT=16'hFF0E;
  LUT4 n15789_s64 (
    .F(n15723_7),
    .I0(n15662_8),
    .I1(n15789_66),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(n15724_12) 
);
defparam n15789_s64.INIT=16'hCAFF;
  LUT4 n15791_s68 (
    .F(n15725_6),
    .I0(n15746_8),
    .I1(n15704_11),
    .I2(n15704_9),
    .I3(n15662_8) 
);
defparam n15791_s68.INIT=16'hFF70;
  LUT4 n15766_s2 (
    .F(n15766_6),
    .I0(n15639_8),
    .I1(n15724_7),
    .I2(n15639_12),
    .I3(n15789_65) 
);
defparam n15766_s2.INIT=16'hFF01;
  LUT4 n15791_s70 (
    .F(n15767_6),
    .I0(n15639_8),
    .I1(n15788_9),
    .I2(n15724_7),
    .I3(n15789_65) 
);
defparam n15791_s70.INIT=16'hFF0E;
  LUT4 n15965_s64 (
    .F(n15815_6),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(n15836_9),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5) 
);
defparam n15965_s64.INIT=16'hE0FF;
  LUT4 n15965_s66 (
    .F(n15857_6),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(n15836_8),
    .I2(n15836_9),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5) 
);
defparam n15965_s66.INIT=16'hFFB0;
  LUT4 n15963_s61 (
    .F(n15897_7),
    .I0(n15898_8),
    .I1(n15963_65),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(n15898_7) 
);
defparam n15963_s61.INIT=16'hC5FF;
  LUT4 n15965_s68 (
    .F(n15899_6),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I1(n15920_9),
    .I2(n15920_10),
    .I3(n15898_8) 
);
defparam n15965_s68.INIT=16'hE0FF;
  LUT2 n15919_s2 (
    .F(n15919_6),
    .I0(n15940_6),
    .I1(n15920_10) 
);
defparam n15919_s2.INIT=4'hB;
  LUT4 n15940_s2 (
    .F(n15940_6),
    .I0(n15813_10),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6) 
);
defparam n15940_s2.INIT=16'hFF40;
  LUT4 n15965_s70 (
    .F(n15941_6),
    .I0(n15877_8),
    .I1(n15920_15),
    .I2(n15920_9),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6) 
);
defparam n15965_s70.INIT=16'hFFB0;
  LUT4 n13599_s4 (
    .F(n13599_10),
    .I0(soclinux_tx_phase[28]),
    .I1(soclinux_tx_phase[29]),
    .I2(soclinux_tx_phase[30]),
    .I3(soclinux_tx_phase[31]) 
);
defparam n13599_s4.INIT=16'h8000;
  LUT4 n13650_s3 (
    .F(n13650_8),
    .I0(soclinux_rx_phase[29]),
    .I1(soclinux_rx_phase[28]),
    .I2(soclinux_rx_phase[30]),
    .I3(soclinux_rx_phase[31]) 
);
defparam n13650_s3.INIT=16'h8000;
  LUT3 builder_soclinux_bankmachine0_state_0_s5 (
    .F(builder_soclinux_bankmachine0_state_0_10),
    .I0(builder_soclinux_bankmachine0_state_2_11),
    .I1(builder_soclinux_bankmachine0_state[1]),
    .I2(builder_soclinux_bankmachine0_state[2]) 
);
defparam builder_soclinux_bankmachine0_state_0_s5.INIT=8'hC5;
  LUT3 builder_soclinux_bankmachine1_state_0_s5 (
    .F(builder_soclinux_bankmachine1_state_0_10),
    .I0(builder_soclinux_bankmachine1_state[2]),
    .I1(builder_soclinux_bankmachine1_state[1]),
    .I2(builder_soclinux_bankmachine1_state_2_11) 
);
defparam builder_soclinux_bankmachine1_state_0_s5.INIT=8'h0D;
  LUT3 builder_soclinux_bankmachine2_state_0_s5 (
    .F(builder_soclinux_bankmachine2_state_0_10),
    .I0(builder_soclinux_bankmachine2_state[2]),
    .I1(builder_soclinux_bankmachine2_state[1]),
    .I2(builder_soclinux_bankmachine2_state_2_11) 
);
defparam builder_soclinux_bankmachine2_state_0_s5.INIT=8'h0D;
  LUT4 builder_soclinux_bankmachine3_state_0_s5 (
    .F(builder_soclinux_bankmachine3_state_0_10),
    .I0(builder_soclinux_bankmachine3_state_2_11),
    .I1(builder_soclinux_bankmachine3_state[1]),
    .I2(builder_soclinux_bankmachine3_state_2_10),
    .I3(builder_soclinux_bankmachine3_state[2]) 
);
defparam builder_soclinux_bankmachine3_state_0_s5.INIT=16'hFCFA;
  LUT4 builder_soclinux_bankmachine4_state_0_s5 (
    .F(builder_soclinux_bankmachine4_state_0_10),
    .I0(builder_soclinux_bankmachine4_state_2_10),
    .I1(n26553_11),
    .I2(soclinux_sdram_trrdcon_valid_14),
    .I3(builder_soclinux_bankmachine4_state_0_11) 
);
defparam builder_soclinux_bankmachine4_state_0_s5.INIT=16'h80FF;
  LUT4 builder_soclinux_bankmachine5_state_0_s5 (
    .F(builder_soclinux_bankmachine5_state_0_10),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26560_7),
    .I2(builder_soclinux_bankmachine5_state_2_10),
    .I3(builder_soclinux_bankmachine5_state_0_11) 
);
defparam builder_soclinux_bankmachine5_state_0_s5.INIT=16'h008F;
  LUT4 builder_soclinux_bankmachine6_state_0_s5 (
    .F(builder_soclinux_bankmachine6_state_0_10),
    .I0(builder_soclinux_bankmachine6_state_2_10),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(n26553_11),
    .I3(builder_soclinux_bankmachine6_state_0_11) 
);
defparam builder_soclinux_bankmachine6_state_0_s5.INIT=16'h80FF;
  LUT4 builder_soclinux_bankmachine7_state_0_s5 (
    .F(builder_soclinux_bankmachine7_state_0_10),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(n26553_11),
    .I2(builder_soclinux_bankmachine7_state_2_10),
    .I3(builder_soclinux_bankmachine7_state_0_11) 
);
defparam builder_soclinux_bankmachine7_state_0_s5.INIT=16'h80FF;
  LUT4 n14572_s0 (
    .F(n14572_4),
    .I0(soclinux_sdram_bankmachine0_level[0]),
    .I1(soclinux_sdram_bankmachine0_level[1]),
    .I2(soclinux_sdram_bankmachine0_level[2]),
    .I3(soclinux_sdram_bankmachine0_wrport_we) 
);
defparam n14572_s0.INIT=16'h78E1;
  LUT4 n14707_s0 (
    .F(n14707_4),
    .I0(soclinux_sdram_bankmachine1_level[0]),
    .I1(soclinux_sdram_bankmachine1_level[1]),
    .I2(soclinux_sdram_bankmachine1_level[2]),
    .I3(soclinux_sdram_bankmachine1_level_3_9) 
);
defparam n14707_s0.INIT=16'h78E1;
  LUT4 n14842_s0 (
    .F(n14842_4),
    .I0(soclinux_sdram_bankmachine2_level[0]),
    .I1(soclinux_sdram_bankmachine2_level[1]),
    .I2(soclinux_sdram_bankmachine2_level[2]),
    .I3(soclinux_sdram_bankmachine2_wrport_we) 
);
defparam n14842_s0.INIT=16'h78E1;
  LUT4 n14977_s0 (
    .F(n14977_4),
    .I0(soclinux_sdram_bankmachine3_level[0]),
    .I1(soclinux_sdram_bankmachine3_level[1]),
    .I2(soclinux_sdram_bankmachine3_level[2]),
    .I3(soclinux_sdram_bankmachine3_wrport_we) 
);
defparam n14977_s0.INIT=16'h78E1;
  LUT3 n15113_s0 (
    .F(n15113_4),
    .I0(soclinux_sdram_bankmachine4_level[0]),
    .I1(soclinux_sdram_bankmachine4_level[1]),
    .I2(soclinux_sdram_bankmachine4_wrport_we) 
);
defparam n15113_s0.INIT=8'h69;
  LUT4 n15112_s0 (
    .F(n15112_4),
    .I0(soclinux_sdram_bankmachine4_level[0]),
    .I1(soclinux_sdram_bankmachine4_level[1]),
    .I2(soclinux_sdram_bankmachine4_level[2]),
    .I3(soclinux_sdram_bankmachine4_wrport_we) 
);
defparam n15112_s0.INIT=16'h78E1;
  LUT2 n15111_s0 (
    .F(n15111_4),
    .I0(n15111_5),
    .I1(soclinux_sdram_bankmachine4_level[3]) 
);
defparam n15111_s0.INIT=4'h9;
  LUT4 n15247_s0 (
    .F(n15247_4),
    .I0(soclinux_sdram_bankmachine5_level[0]),
    .I1(soclinux_sdram_bankmachine5_level[1]),
    .I2(soclinux_sdram_bankmachine5_level[2]),
    .I3(soclinux_sdram_bankmachine5_wrport_we) 
);
defparam n15247_s0.INIT=16'h78E1;
  LUT3 n15383_s0 (
    .F(n15383_4),
    .I0(soclinux_sdram_bankmachine6_level[0]),
    .I1(soclinux_sdram_bankmachine6_level[1]),
    .I2(soclinux_sdram_bankmachine6_wrport_we) 
);
defparam n15383_s0.INIT=8'h69;
  LUT4 n15382_s0 (
    .F(n15382_4),
    .I0(soclinux_sdram_bankmachine6_level[0]),
    .I1(soclinux_sdram_bankmachine6_level[1]),
    .I2(soclinux_sdram_bankmachine6_level[2]),
    .I3(soclinux_sdram_bankmachine6_wrport_we) 
);
defparam n15382_s0.INIT=16'h78E1;
  LUT2 n15381_s0 (
    .F(n15381_4),
    .I0(n15381_5),
    .I1(soclinux_sdram_bankmachine6_level[3]) 
);
defparam n15381_s0.INIT=4'h9;
  LUT4 n15517_s0 (
    .F(n15517_4),
    .I0(soclinux_sdram_bankmachine7_level[0]),
    .I1(soclinux_sdram_bankmachine7_level[1]),
    .I2(soclinux_sdram_bankmachine7_level[2]),
    .I3(soclinux_sdram_bankmachine7_wrport_we) 
);
defparam n15517_s0.INIT=16'h78E1;
  LUT2 n13713_s0 (
    .F(n13713_4),
    .I0(soclinux_uart_tx_fifo_produce[0]),
    .I1(soclinux_uart_tx_fifo_produce[1]) 
);
defparam n13713_s0.INIT=4'h6;
  LUT3 n13712_s0 (
    .F(n13712_4),
    .I0(soclinux_uart_tx_fifo_produce[0]),
    .I1(soclinux_uart_tx_fifo_produce[1]),
    .I2(soclinux_uart_tx_fifo_produce[2]) 
);
defparam n13712_s0.INIT=8'h78;
  LUT4 n13711_s0 (
    .F(n13711_4),
    .I0(soclinux_uart_tx_fifo_produce[0]),
    .I1(soclinux_uart_tx_fifo_produce[1]),
    .I2(soclinux_uart_tx_fifo_produce[2]),
    .I3(soclinux_uart_tx_fifo_produce[3]) 
);
defparam n13711_s0.INIT=16'h7F80;
  LUT2 n13722_s0 (
    .F(n13722_4),
    .I0(soclinux_uart_tx_fifo_consume[0]),
    .I1(soclinux_uart_tx_fifo_consume[1]) 
);
defparam n13722_s0.INIT=4'h6;
  LUT3 n13721_s0 (
    .F(n13721_4),
    .I0(soclinux_uart_tx_fifo_consume[0]),
    .I1(soclinux_uart_tx_fifo_consume[1]),
    .I2(soclinux_uart_tx_fifo_consume[2]) 
);
defparam n13721_s0.INIT=8'h78;
  LUT4 n13720_s0 (
    .F(n13720_4),
    .I0(soclinux_uart_tx_fifo_consume[0]),
    .I1(soclinux_uart_tx_fifo_consume[1]),
    .I2(soclinux_uart_tx_fifo_consume[2]),
    .I3(soclinux_uart_tx_fifo_consume[3]) 
);
defparam n13720_s0.INIT=16'h7F80;
  LUT2 n13763_s0 (
    .F(n13763_4),
    .I0(soclinux_uart_rx_fifo_produce[0]),
    .I1(soclinux_uart_rx_fifo_produce[1]) 
);
defparam n13763_s0.INIT=4'h6;
  LUT3 n13762_s0 (
    .F(n13762_4),
    .I0(soclinux_uart_rx_fifo_produce[0]),
    .I1(soclinux_uart_rx_fifo_produce[1]),
    .I2(soclinux_uart_rx_fifo_produce[2]) 
);
defparam n13762_s0.INIT=8'h78;
  LUT4 n13761_s0 (
    .F(n13761_4),
    .I0(soclinux_uart_rx_fifo_produce[0]),
    .I1(soclinux_uart_rx_fifo_produce[1]),
    .I2(soclinux_uart_rx_fifo_produce[2]),
    .I3(soclinux_uart_rx_fifo_produce[3]) 
);
defparam n13761_s0.INIT=16'h7F80;
  LUT2 n13772_s0 (
    .F(n13772_4),
    .I0(soclinux_uart_rx_fifo_consume[0]),
    .I1(soclinux_uart_rx_fifo_consume[1]) 
);
defparam n13772_s0.INIT=4'h6;
  LUT3 n13771_s0 (
    .F(n13771_4),
    .I0(soclinux_uart_rx_fifo_consume[0]),
    .I1(soclinux_uart_rx_fifo_consume[1]),
    .I2(soclinux_uart_rx_fifo_consume[2]) 
);
defparam n13771_s0.INIT=8'h78;
  LUT4 n13770_s0 (
    .F(n13770_4),
    .I0(soclinux_uart_rx_fifo_consume[0]),
    .I1(soclinux_uart_rx_fifo_consume[1]),
    .I2(soclinux_uart_rx_fifo_consume[2]),
    .I3(soclinux_uart_rx_fifo_consume[3]) 
);
defparam n13770_s0.INIT=16'h7F80;
  LUT2 n14539_s0 (
    .F(n14539_4),
    .I0(soclinux_sdram_bankmachine0_produce[0]),
    .I1(soclinux_sdram_bankmachine0_produce[1]) 
);
defparam n14539_s0.INIT=4'h6;
  LUT3 n14538_s0 (
    .F(n14538_4),
    .I0(soclinux_sdram_bankmachine0_produce[0]),
    .I1(soclinux_sdram_bankmachine0_produce[1]),
    .I2(soclinux_sdram_bankmachine0_produce[2]) 
);
defparam n14538_s0.INIT=8'h78;
  LUT3 n14545_s0 (
    .F(n14545_4),
    .I0(soclinux_sdram_bankmachine0_consume[0]),
    .I1(soclinux_sdram_bankmachine0_consume[1]),
    .I2(soclinux_sdram_bankmachine0_consume[2]) 
);
defparam n14545_s0.INIT=8'h78;
  LUT2 n14674_s0 (
    .F(n14674_4),
    .I0(soclinux_sdram_bankmachine1_produce[0]),
    .I1(soclinux_sdram_bankmachine1_produce[1]) 
);
defparam n14674_s0.INIT=4'h6;
  LUT3 n14673_s0 (
    .F(n14673_4),
    .I0(soclinux_sdram_bankmachine1_produce[0]),
    .I1(soclinux_sdram_bankmachine1_produce[1]),
    .I2(soclinux_sdram_bankmachine1_produce[2]) 
);
defparam n14673_s0.INIT=8'h78;
  LUT3 n14680_s0 (
    .F(n14680_4),
    .I0(soclinux_sdram_bankmachine1_consume[0]),
    .I1(soclinux_sdram_bankmachine1_consume[1]),
    .I2(soclinux_sdram_bankmachine1_consume[2]) 
);
defparam n14680_s0.INIT=8'h78;
  LUT2 n14809_s0 (
    .F(n14809_4),
    .I0(soclinux_sdram_bankmachine2_produce[0]),
    .I1(soclinux_sdram_bankmachine2_produce[1]) 
);
defparam n14809_s0.INIT=4'h6;
  LUT3 n14808_s0 (
    .F(n14808_4),
    .I0(soclinux_sdram_bankmachine2_produce[0]),
    .I1(soclinux_sdram_bankmachine2_produce[1]),
    .I2(soclinux_sdram_bankmachine2_produce[2]) 
);
defparam n14808_s0.INIT=8'h78;
  LUT2 n14816_s0 (
    .F(n14816_4),
    .I0(soclinux_sdram_bankmachine2_consume[0]),
    .I1(soclinux_sdram_bankmachine2_consume[1]) 
);
defparam n14816_s0.INIT=4'h6;
  LUT3 n14815_s0 (
    .F(n14815_4),
    .I0(soclinux_sdram_bankmachine2_consume[0]),
    .I1(soclinux_sdram_bankmachine2_consume[1]),
    .I2(soclinux_sdram_bankmachine2_consume[2]) 
);
defparam n14815_s0.INIT=8'h78;
  LUT2 n14944_s0 (
    .F(n14944_4),
    .I0(soclinux_sdram_bankmachine3_produce[0]),
    .I1(soclinux_sdram_bankmachine3_produce[1]) 
);
defparam n14944_s0.INIT=4'h6;
  LUT3 n14943_s0 (
    .F(n14943_4),
    .I0(soclinux_sdram_bankmachine3_produce[0]),
    .I1(soclinux_sdram_bankmachine3_produce[1]),
    .I2(soclinux_sdram_bankmachine3_produce[2]) 
);
defparam n14943_s0.INIT=8'h78;
  LUT3 n14950_s0 (
    .F(n14950_4),
    .I0(soclinux_sdram_bankmachine3_consume[0]),
    .I1(soclinux_sdram_bankmachine3_consume[1]),
    .I2(soclinux_sdram_bankmachine3_consume[2]) 
);
defparam n14950_s0.INIT=8'h78;
  LUT2 n15079_s0 (
    .F(n15079_4),
    .I0(soclinux_sdram_bankmachine4_produce[0]),
    .I1(soclinux_sdram_bankmachine4_produce[1]) 
);
defparam n15079_s0.INIT=4'h6;
  LUT3 n15078_s0 (
    .F(n15078_4),
    .I0(soclinux_sdram_bankmachine4_produce[0]),
    .I1(soclinux_sdram_bankmachine4_produce[1]),
    .I2(soclinux_sdram_bankmachine4_produce[2]) 
);
defparam n15078_s0.INIT=8'h78;
  LUT2 n15086_s0 (
    .F(n15086_4),
    .I0(soclinux_sdram_bankmachine4_consume[0]),
    .I1(soclinux_sdram_bankmachine4_consume[1]) 
);
defparam n15086_s0.INIT=4'h6;
  LUT3 n15085_s0 (
    .F(n15085_4),
    .I0(soclinux_sdram_bankmachine4_consume[0]),
    .I1(soclinux_sdram_bankmachine4_consume[1]),
    .I2(soclinux_sdram_bankmachine4_consume[2]) 
);
defparam n15085_s0.INIT=8'h78;
  LUT2 n15214_s0 (
    .F(n15214_4),
    .I0(soclinux_sdram_bankmachine5_produce[0]),
    .I1(soclinux_sdram_bankmachine5_produce[1]) 
);
defparam n15214_s0.INIT=4'h6;
  LUT3 n15213_s0 (
    .F(n15213_4),
    .I0(soclinux_sdram_bankmachine5_produce[0]),
    .I1(soclinux_sdram_bankmachine5_produce[1]),
    .I2(soclinux_sdram_bankmachine5_produce[2]) 
);
defparam n15213_s0.INIT=8'h78;
  LUT2 n15221_s0 (
    .F(n15221_4),
    .I0(soclinux_sdram_bankmachine5_consume[0]),
    .I1(soclinux_sdram_bankmachine5_consume[1]) 
);
defparam n15221_s0.INIT=4'h6;
  LUT3 n15220_s0 (
    .F(n15220_4),
    .I0(soclinux_sdram_bankmachine5_consume[0]),
    .I1(soclinux_sdram_bankmachine5_consume[1]),
    .I2(soclinux_sdram_bankmachine5_consume[2]) 
);
defparam n15220_s0.INIT=8'h78;
  LUT2 n15349_s0 (
    .F(n15349_4),
    .I0(soclinux_sdram_bankmachine6_produce[0]),
    .I1(soclinux_sdram_bankmachine6_produce[1]) 
);
defparam n15349_s0.INIT=4'h6;
  LUT3 n15348_s0 (
    .F(n15348_4),
    .I0(soclinux_sdram_bankmachine6_produce[0]),
    .I1(soclinux_sdram_bankmachine6_produce[1]),
    .I2(soclinux_sdram_bankmachine6_produce[2]) 
);
defparam n15348_s0.INIT=8'h78;
  LUT2 n15356_s0 (
    .F(n15356_4),
    .I0(soclinux_sdram_bankmachine6_consume[0]),
    .I1(soclinux_sdram_bankmachine6_consume[1]) 
);
defparam n15356_s0.INIT=4'h6;
  LUT3 n15355_s0 (
    .F(n15355_4),
    .I0(soclinux_sdram_bankmachine6_consume[0]),
    .I1(soclinux_sdram_bankmachine6_consume[1]),
    .I2(soclinux_sdram_bankmachine6_consume[2]) 
);
defparam n15355_s0.INIT=8'h78;
  LUT2 n15484_s0 (
    .F(n15484_4),
    .I0(soclinux_sdram_bankmachine7_produce[0]),
    .I1(soclinux_sdram_bankmachine7_produce[1]) 
);
defparam n15484_s0.INIT=4'h6;
  LUT3 n15483_s0 (
    .F(n15483_4),
    .I0(soclinux_sdram_bankmachine7_produce[0]),
    .I1(soclinux_sdram_bankmachine7_produce[1]),
    .I2(soclinux_sdram_bankmachine7_produce[2]) 
);
defparam n15483_s0.INIT=8'h78;
  LUT3 n15490_s0 (
    .F(n15490_4),
    .I0(soclinux_sdram_bankmachine7_consume[0]),
    .I1(soclinux_sdram_bankmachine7_consume[1]),
    .I2(soclinux_sdram_bankmachine7_consume[2]) 
);
defparam n15490_s0.INIT=8'h78;
  LUT4 builder_slave_sel_0_s5 (
    .F(builder_slave_sel_0_9),
    .I0(soclinux_pbus_adr[25]),
    .I1(builder_slave_sel_0_11),
    .I2(soclinux_pbus_adr[26]),
    .I3(soclinux_pbus_adr[27]) 
);
defparam builder_slave_sel_0_s5.INIT=16'h4000;
  LUT3 builder_slave_sel_0_s6 (
    .F(builder_slave_sel_0_10),
    .I0(soclinux_pbus_adr[22]),
    .I1(soclinux_pbus_adr[23]),
    .I2(soclinux_pbus_adr[24]) 
);
defparam builder_slave_sel_0_s6.INIT=8'h01;
  LUT4 builder_slave_sel_1_s5 (
    .F(builder_slave_sel_1_8),
    .I0(soclinux_pbus_adr[20]),
    .I1(soclinux_pbus_adr[21]),
    .I2(builder_slave_sel_0_10),
    .I3(builder_slave_sel_1_9) 
);
defparam builder_slave_sel_1_s5.INIT=16'h1000;
  LUT4 builder_slave_sel_2_s1 (
    .F(builder_slave_sel_2_4),
    .I0(soclinux_pbus_adr[25]),
    .I1(soclinux_pbus_adr[27]),
    .I2(soclinux_pbus_adr[28]),
    .I3(soclinux_pbus_adr[29]) 
);
defparam builder_slave_sel_2_s1.INIT=16'h0001;
  LUT4 builder_slave_sel_3_s2 (
    .F(builder_slave_sel_3_5),
    .I0(soclinux_pbus_adr[14]),
    .I1(soclinux_pbus_adr[11]),
    .I2(soclinux_pbus_adr[12]),
    .I3(soclinux_pbus_adr[13]) 
);
defparam builder_slave_sel_3_s2.INIT=16'h0001;
  LUT2 builder_slave_sel_4_s2 (
    .F(builder_slave_sel_4_5),
    .I0(soclinux_pbus_adr[29]),
    .I1(soclinux_pbus_adr[28]) 
);
defparam builder_slave_sel_4_s2.INIT=4'h4;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_7),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I3(n1245_8) 
);
defparam n1245_s1.INIT=16'h0B00;
  LUT3 n1245_s2 (
    .F(n1245_5),
    .I0(builder_soclinux_wishbone2csr_state[0]),
    .I1(builder_slave_sel_r[5]),
    .I2(builder_soclinux_wishbone2csr_state[1]) 
);
defparam n1245_s2.INIT=8'h40;
  LUT4 n1245_s3 (
    .F(n1245_6),
    .I0(n1245_9),
    .I1(builder_slave_sel_r[4]),
    .I2(n1245_10),
    .I3(n1245_11) 
);
defparam n1245_s3.INIT=16'h7000;
  LUT4 n1246_s1 (
    .F(n1246_4),
    .I0(n1246_6),
    .I1(n1246_7),
    .I2(n1246_8),
    .I3(n1246_9) 
);
defparam n1246_s1.INIT=16'h7000;
  LUT4 n1246_s2 (
    .F(n1246_5),
    .I0(n1246_10),
    .I1(builder_slave_sel_r[4]),
    .I2(n1246_11),
    .I3(n1246_12) 
);
defparam n1246_s2.INIT=16'hB000;
  LUT4 n1247_s1 (
    .F(n1247_4),
    .I0(n1247_8),
    .I1(builder_csr_bankarray_sel_r),
    .I2(n1247_9),
    .I3(n1245_5) 
);
defparam n1247_s1.INIT=16'h4F00;
  LUT2 n1247_s2 (
    .F(n1247_5),
    .I0(n1247_10),
    .I1(builder_slave_sel_r[4]) 
);
defparam n1247_s2.INIT=4'h4;
  LUT4 n1247_s3 (
    .F(n1247_6),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[2]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[2]) 
);
defparam n1247_s3.INIT=16'h0777;
  LUT4 n1247_s4 (
    .F(n1247_7),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[2]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[2]) 
);
defparam n1247_s4.INIT=16'h0777;
  LUT2 n1248_s1 (
    .F(n1248_4),
    .I0(n1248_7),
    .I1(builder_csr_bankarray_sel_r) 
);
defparam n1248_s1.INIT=4'h4;
  LUT4 n1248_s2 (
    .F(n1248_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .I3(n1248_8) 
);
defparam n1248_s2.INIT=16'h0100;
  LUT4 n1248_s3 (
    .F(n1248_6),
    .I0(n1248_9),
    .I1(builder_slave_sel_r[4]),
    .I2(n1248_10),
    .I3(n1248_11) 
);
defparam n1248_s3.INIT=16'hB000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(n1249_7),
    .I1(n1249_8),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1249_s1.INIT=16'h5C00;
  LUT4 n1249_s2 (
    .F(n1249_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .I3(n1249_9) 
);
defparam n1249_s2.INIT=16'h0100;
  LUT4 n1249_s3 (
    .F(n1249_6),
    .I0(n1249_10),
    .I1(builder_slave_sel_r[4]),
    .I2(n1249_11),
    .I3(n1249_12) 
);
defparam n1249_s3.INIT=16'hB000;
  LUT4 n1250_s1 (
    .F(n1250_4),
    .I0(n1250_6),
    .I1(mem_adr0[3]),
    .I2(n1250_7),
    .I3(n1250_8) 
);
defparam n1250_s1.INIT=16'h4F00;
  LUT4 n1250_s2 (
    .F(n1250_5),
    .I0(n1250_9),
    .I1(builder_slave_sel_r[4]),
    .I2(n1250_10),
    .I3(n1250_11) 
);
defparam n1250_s2.INIT=16'h7000;
  LUT4 n1251_s1 (
    .F(n1251_4),
    .I0(n1251_6),
    .I1(mem_adr0[3]),
    .I2(n1251_7),
    .I3(n1251_8) 
);
defparam n1251_s1.INIT=16'h4F00;
  LUT4 n1251_s2 (
    .F(n1251_5),
    .I0(n1251_9),
    .I1(builder_slave_sel_r[4]),
    .I2(n1251_10),
    .I3(n1251_11) 
);
defparam n1251_s2.INIT=16'h7000;
  LUT4 n1252_s1 (
    .F(n1252_4),
    .I0(soclinux_sdram_master_p1_wrdata_7_4),
    .I1(soclinux_sdram_master_p1_wrdata_39_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1252_7) 
);
defparam n1252_s1.INIT=16'h305F;
  LUT4 n1252_s2 (
    .F(n1252_5),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .I1(n1252_8),
    .I2(n1245_5),
    .I3(n1252_9) 
);
defparam n1252_s2.INIT=16'h4F00;
  LUT4 n1252_s3 (
    .F(n1252_6),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[7]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[7]) 
);
defparam n1252_s3.INIT=16'h0777;
  LUT4 n1253_s1 (
    .F(n1253_4),
    .I0(soclinux_sdram_master_p1_wrdata_40_4),
    .I1(soclinux_sdram_master_p1_wrdata_8_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1253_6) 
);
defparam n1253_s1.INIT=16'h305F;
  LUT4 n1253_s2 (
    .F(n1253_5),
    .I0(n1245_5),
    .I1(n1253_7),
    .I2(n1253_8),
    .I3(n1253_9) 
);
defparam n1253_s2.INIT=16'hD000;
  LUT4 n1254_s1 (
    .F(n1254_4),
    .I0(soclinux_sdram_master_p1_wrdata_41_4),
    .I1(soclinux_sdram_master_p1_wrdata_9_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1254_6) 
);
defparam n1254_s1.INIT=16'h305F;
  LUT4 n1254_s2 (
    .F(n1254_5),
    .I0(n1245_5),
    .I1(n1254_7),
    .I2(n1254_8),
    .I3(n1254_9) 
);
defparam n1254_s2.INIT=16'hD000;
  LUT4 n1255_s1 (
    .F(n1255_4),
    .I0(soclinux_sdram_master_p1_wrdata_42_4),
    .I1(soclinux_sdram_master_p1_wrdata_10_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1255_6) 
);
defparam n1255_s1.INIT=16'h305F;
  LUT4 n1255_s2 (
    .F(n1255_5),
    .I0(n1245_5),
    .I1(n1255_7),
    .I2(n1255_8),
    .I3(n1255_9) 
);
defparam n1255_s2.INIT=16'hD000;
  LUT4 n1256_s1 (
    .F(n1256_4),
    .I0(soclinux_sdram_master_p1_wrdata_43_4),
    .I1(soclinux_sdram_master_p1_wrdata_11_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1256_6) 
);
defparam n1256_s1.INIT=16'h305F;
  LUT4 n1256_s2 (
    .F(n1256_5),
    .I0(n1245_5),
    .I1(n1256_7),
    .I2(n1256_8),
    .I3(n1256_9) 
);
defparam n1256_s2.INIT=16'hD000;
  LUT4 n1257_s1 (
    .F(n1257_4),
    .I0(soclinux_sdram_master_p1_wrdata_44_4),
    .I1(soclinux_sdram_master_p1_wrdata_12_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1257_6) 
);
defparam n1257_s1.INIT=16'h305F;
  LUT4 n1257_s2 (
    .F(n1257_5),
    .I0(n1245_5),
    .I1(n1257_7),
    .I2(n1257_8),
    .I3(n1257_9) 
);
defparam n1257_s2.INIT=16'hD000;
  LUT4 n1258_s1 (
    .F(n1258_4),
    .I0(soclinux_sdram_master_p1_wrdata_13_4),
    .I1(soclinux_sdram_master_p1_wrdata_45_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1258_6) 
);
defparam n1258_s1.INIT=16'hC0AF;
  LUT4 n1258_s2 (
    .F(n1258_5),
    .I0(n1245_5),
    .I1(n1258_7),
    .I2(n1258_8),
    .I3(n1258_9) 
);
defparam n1258_s2.INIT=16'hD000;
  LUT4 n1259_s1 (
    .F(n1259_4),
    .I0(soclinux_sdram_master_p1_wrdata_14_4),
    .I1(soclinux_sdram_master_p1_wrdata_46_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1259_6) 
);
defparam n1259_s1.INIT=16'hC0AF;
  LUT4 n1259_s2 (
    .F(n1259_5),
    .I0(n1245_5),
    .I1(n1259_7),
    .I2(n1259_8),
    .I3(n1259_9) 
);
defparam n1259_s2.INIT=16'hD000;
  LUT4 n1260_s1 (
    .F(n1260_4),
    .I0(soclinux_sdram_master_p1_wrdata_15_4),
    .I1(soclinux_sdram_master_p1_wrdata_47_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1260_6) 
);
defparam n1260_s1.INIT=16'hC0AF;
  LUT4 n1260_s2 (
    .F(n1260_5),
    .I0(n1245_5),
    .I1(n1260_7),
    .I2(n1260_8),
    .I3(n1260_9) 
);
defparam n1260_s2.INIT=16'hD000;
  LUT4 n1261_s1 (
    .F(n1261_4),
    .I0(soclinux_sdram_master_p1_wrdata_16_4),
    .I1(soclinux_sdram_master_p1_wrdata_48_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1261_6) 
);
defparam n1261_s1.INIT=16'hC0AF;
  LUT4 n1261_s2 (
    .F(n1261_5),
    .I0(n1245_5),
    .I1(n1261_7),
    .I2(n1261_8),
    .I3(n1261_9) 
);
defparam n1261_s2.INIT=16'hD000;
  LUT4 n1262_s1 (
    .F(n1262_4),
    .I0(soclinux_sdram_master_p1_wrdata_49_4),
    .I1(soclinux_sdram_master_p1_wrdata_17_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1262_7) 
);
defparam n1262_s1.INIT=16'h305F;
  LUT4 n1262_s2 (
    .F(n1262_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[17]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[17]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[17]),
    .I3(n1245_5) 
);
defparam n1262_s2.INIT=16'hFE00;
  LUT4 n1262_s3 (
    .F(n1262_6),
    .I0(soclinux_clintbus_dat_r[17]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1262_8),
    .I3(n1262_9) 
);
defparam n1262_s3.INIT=16'h0700;
  LUT4 n1263_s1 (
    .F(n1263_4),
    .I0(soclinux_sdram_master_p1_wrdata_50_4),
    .I1(soclinux_sdram_master_p1_wrdata_18_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1263_7) 
);
defparam n1263_s1.INIT=16'h305F;
  LUT4 n1263_s2 (
    .F(n1263_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[18]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[18]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[18]),
    .I3(n1245_5) 
);
defparam n1263_s2.INIT=16'hFE00;
  LUT4 n1263_s3 (
    .F(n1263_6),
    .I0(soclinux_clintbus_dat_r[18]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1263_8),
    .I3(n1263_9) 
);
defparam n1263_s3.INIT=16'h0700;
  LUT4 n1264_s1 (
    .F(n1264_4),
    .I0(soclinux_sdram_master_p1_wrdata_19_4),
    .I1(soclinux_sdram_master_p1_wrdata_51_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1264_7) 
);
defparam n1264_s1.INIT=16'hC0AF;
  LUT4 n1264_s2 (
    .F(n1264_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[19]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[19]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[19]),
    .I3(n1245_5) 
);
defparam n1264_s2.INIT=16'hFE00;
  LUT4 n1264_s3 (
    .F(n1264_6),
    .I0(soclinux_clintbus_dat_r[19]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1264_8),
    .I3(n1264_9) 
);
defparam n1264_s3.INIT=16'h0700;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(soclinux_sdram_master_p1_wrdata_52_4),
    .I1(soclinux_sdram_master_p1_wrdata_20_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1265_7) 
);
defparam n1265_s1.INIT=16'h305F;
  LUT4 n1265_s2 (
    .F(n1265_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[20]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[20]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[20]),
    .I3(n1245_5) 
);
defparam n1265_s2.INIT=16'hFE00;
  LUT4 n1265_s3 (
    .F(n1265_6),
    .I0(soclinux_plicbus_dat_r[20]),
    .I1(builder_slave_sel_r[0]),
    .I2(n1265_8),
    .I3(n1265_9) 
);
defparam n1265_s3.INIT=16'h0700;
  LUT4 n1266_s1 (
    .F(n1266_4),
    .I0(soclinux_sdram_master_p1_wrdata_21_4),
    .I1(soclinux_sdram_master_p1_wrdata_53_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1266_7) 
);
defparam n1266_s1.INIT=16'hC0AF;
  LUT4 n1266_s2 (
    .F(n1266_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[21]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[21]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[21]),
    .I3(n1245_5) 
);
defparam n1266_s2.INIT=16'hFE00;
  LUT4 n1266_s3 (
    .F(n1266_6),
    .I0(soclinux_clintbus_dat_r[21]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1266_8),
    .I3(n1266_9) 
);
defparam n1266_s3.INIT=16'h0700;
  LUT4 n1267_s1 (
    .F(n1267_4),
    .I0(soclinux_sdram_master_p1_wrdata_22_4),
    .I1(soclinux_sdram_master_p1_wrdata_54_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1267_7) 
);
defparam n1267_s1.INIT=16'hC0AF;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[22]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[22]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[22]),
    .I3(n1245_5) 
);
defparam n1267_s2.INIT=16'hFE00;
  LUT4 n1267_s3 (
    .F(n1267_6),
    .I0(soclinux_plicbus_dat_r[22]),
    .I1(builder_slave_sel_r[0]),
    .I2(n1267_8),
    .I3(n1267_9) 
);
defparam n1267_s3.INIT=16'h0700;
  LUT4 n1268_s1 (
    .F(n1268_4),
    .I0(soclinux_sdram_master_p1_wrdata_55_4),
    .I1(soclinux_sdram_master_p1_wrdata_23_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1268_7) 
);
defparam n1268_s1.INIT=16'h305F;
  LUT4 n1268_s2 (
    .F(n1268_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[23]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[23]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[23]),
    .I3(n1245_5) 
);
defparam n1268_s2.INIT=16'hFE00;
  LUT4 n1268_s3 (
    .F(n1268_6),
    .I0(soclinux_clintbus_dat_r[23]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1268_8),
    .I3(n1268_9) 
);
defparam n1268_s3.INIT=16'h0700;
  LUT4 n1269_s1 (
    .F(n1269_4),
    .I0(soclinux_sdram_master_p1_wrdata_56_4),
    .I1(soclinux_sdram_master_p1_wrdata_24_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1269_7) 
);
defparam n1269_s1.INIT=16'h305F;
  LUT4 n1269_s2 (
    .F(n1269_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[24]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[24]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[24]),
    .I3(n1245_5) 
);
defparam n1269_s2.INIT=16'hFE00;
  LUT4 n1269_s3 (
    .F(n1269_6),
    .I0(soclinux_clintbus_dat_r[24]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1269_8),
    .I3(n1269_9) 
);
defparam n1269_s3.INIT=16'h0700;
  LUT4 n1270_s1 (
    .F(n1270_4),
    .I0(soclinux_sdram_master_p1_wrdata_57_4),
    .I1(soclinux_sdram_master_p1_wrdata_25_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1270_7) 
);
defparam n1270_s1.INIT=16'h305F;
  LUT4 n1270_s2 (
    .F(n1270_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[25]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[25]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[25]),
    .I3(n1245_5) 
);
defparam n1270_s2.INIT=16'hFE00;
  LUT4 n1270_s3 (
    .F(n1270_6),
    .I0(rom_dat0[25]),
    .I1(builder_slave_sel_r[2]),
    .I2(n1270_8),
    .I3(n1270_9) 
);
defparam n1270_s3.INIT=16'h0700;
  LUT4 n1271_s1 (
    .F(n1271_4),
    .I0(soclinux_sdram_master_p1_wrdata_58_4),
    .I1(soclinux_sdram_master_p1_wrdata_26_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1271_7) 
);
defparam n1271_s1.INIT=16'h305F;
  LUT4 n1271_s2 (
    .F(n1271_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[26]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[26]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[26]),
    .I3(n1245_5) 
);
defparam n1271_s2.INIT=16'hFE00;
  LUT4 n1271_s3 (
    .F(n1271_6),
    .I0(rom_dat0[26]),
    .I1(builder_slave_sel_r[2]),
    .I2(n1271_8),
    .I3(n1271_9) 
);
defparam n1271_s3.INIT=16'h0700;
  LUT4 n1272_s1 (
    .F(n1272_4),
    .I0(soclinux_sdram_master_p1_wrdata_59_4),
    .I1(soclinux_sdram_master_p1_wrdata_27_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1272_7) 
);
defparam n1272_s1.INIT=16'h305F;
  LUT4 n1272_s2 (
    .F(n1272_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[27]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[27]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[27]),
    .I3(n1245_5) 
);
defparam n1272_s2.INIT=16'hFE00;
  LUT4 n1272_s3 (
    .F(n1272_6),
    .I0(soclinux_plicbus_dat_r[27]),
    .I1(builder_slave_sel_r[0]),
    .I2(n1272_8),
    .I3(n1272_9) 
);
defparam n1272_s3.INIT=16'h0700;
  LUT4 n1273_s1 (
    .F(n1273_4),
    .I0(soclinux_sdram_master_p1_wrdata_28_4),
    .I1(soclinux_sdram_master_p1_wrdata_60_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1273_7) 
);
defparam n1273_s1.INIT=16'hC0AF;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[28]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[28]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[28]),
    .I3(n1245_5) 
);
defparam n1273_s2.INIT=16'hFE00;
  LUT4 n1273_s3 (
    .F(n1273_6),
    .I0(soclinux_plicbus_dat_r[28]),
    .I1(builder_slave_sel_r[0]),
    .I2(n1273_8),
    .I3(n1273_9) 
);
defparam n1273_s3.INIT=16'h0700;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(soclinux_sdram_master_p1_wrdata_61_4),
    .I1(soclinux_sdram_master_p1_wrdata_29_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1274_7) 
);
defparam n1274_s1.INIT=16'h305F;
  LUT4 n1274_s2 (
    .F(n1274_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[29]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[29]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[29]),
    .I3(n1245_5) 
);
defparam n1274_s2.INIT=16'hFE00;
  LUT4 n1274_s3 (
    .F(n1274_6),
    .I0(soclinux_plicbus_dat_r[29]),
    .I1(builder_slave_sel_r[0]),
    .I2(n1274_8),
    .I3(n1274_9) 
);
defparam n1274_s3.INIT=16'h0700;
  LUT4 n1275_s1 (
    .F(n1275_4),
    .I0(soclinux_sdram_master_p1_wrdata_30_4),
    .I1(soclinux_sdram_master_p1_wrdata_62_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1275_7) 
);
defparam n1275_s1.INIT=16'hC0AF;
  LUT4 n1275_s2 (
    .F(n1275_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[30]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[30]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[30]),
    .I3(n1245_5) 
);
defparam n1275_s2.INIT=16'hFE00;
  LUT4 n1275_s3 (
    .F(n1275_6),
    .I0(soclinux_clintbus_dat_r[30]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1275_8),
    .I3(n1275_9) 
);
defparam n1275_s3.INIT=16'h0700;
  LUT4 n1276_s1 (
    .F(n1276_4),
    .I0(soclinux_sdram_master_p1_wrdata_31_4),
    .I1(soclinux_sdram_master_p1_wrdata_63_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1276_7) 
);
defparam n1276_s1.INIT=16'hC0AF;
  LUT4 n1276_s2 (
    .F(n1276_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[31]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[31]),
    .I2(builder_csr_bankarray_interface1_bank_bus_dat_r[31]),
    .I3(n1245_5) 
);
defparam n1276_s2.INIT=16'hFE00;
  LUT4 n1276_s3 (
    .F(n1276_6),
    .I0(soclinux_clintbus_dat_r[31]),
    .I1(builder_slave_sel_r[1]),
    .I2(n1276_8),
    .I3(n1276_9) 
);
defparam n1276_s3.INIT=16'h0700;
  LUT2 builder_done_s1 (
    .F(builder_done_4),
    .I0(builder_count[12]),
    .I1(builder_count[15]) 
);
defparam builder_done_s1.INIT=4'h1;
  LUT4 builder_done_s2 (
    .F(builder_done_5),
    .I0(builder_done_6),
    .I1(builder_done_7),
    .I2(builder_done_8),
    .I3(builder_done_9) 
);
defparam builder_done_s2.INIT=16'h8000;
  LUT4 n1504_s1 (
    .F(n1504_4),
    .I0(soclinux_tx_count[1]),
    .I1(soclinux_tx_count[2]),
    .I2(n1504_5),
    .I3(soclinux_tx_count[0]) 
);
defparam n1504_s1.INIT=16'h1000;
  LUT4 n1579_s1 (
    .F(n1579_4),
    .I0(soclinux_rx_count[1]),
    .I1(soclinux_rx_count[0]),
    .I2(n1579_5),
    .I3(soclinux_rx_data_rs232phyrx_next_value_ce1) 
);
defparam n1579_s1.INIT=16'h4000;
  LUT4 soclinux_uart_tx_fifo_syncfifo_re_s1 (
    .F(soclinux_uart_tx_fifo_syncfifo_re_4),
    .I0(soclinux_uart_tx_fifo_level0[0]),
    .I1(soclinux_uart_tx_fifo_level0[1]),
    .I2(soclinux_uart_tx_fifo_level0[2]),
    .I3(soclinux_uart_tx_fifo_level0[3]) 
);
defparam soclinux_uart_tx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT4 soclinux_uart_rx_fifo_syncfifo_re_s1 (
    .F(soclinux_uart_rx_fifo_syncfifo_re_4),
    .I0(soclinux_uart_rx_fifo_level0[0]),
    .I1(soclinux_uart_rx_fifo_level0[1]),
    .I2(soclinux_uart_rx_fifo_level0[2]),
    .I3(soclinux_uart_rx_fifo_level0[3]) 
);
defparam soclinux_uart_rx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT2 soclinux_uart_rx_fifo_syncfifo_re_s2 (
    .F(soclinux_uart_rx_fifo_syncfifo_re_5),
    .I0(soclinux_uart_pending_re),
    .I1(soclinux_uart_pending_r[1]) 
);
defparam soclinux_uart_rx_fifo_syncfifo_re_s2.INIT=4'h8;
  LUT2 soclinux_uart_rx_fifo_wrport_we_s1 (
    .F(soclinux_uart_rx_fifo_wrport_we_4),
    .I0(soclinux_uart_rx_fifo_level0[4]),
    .I1(soclinux_uart_rx_fifo_syncfifo_re_4) 
);
defparam soclinux_uart_rx_fifo_wrport_we_s1.INIT=4'h8;
  LUT2 soclinux_timer_zero_trigger_s1 (
    .F(soclinux_timer_zero_trigger_4),
    .I0(soclinux_timer_zero_trigger_5),
    .I1(soclinux_timer_zero_trigger_6) 
);
defparam soclinux_timer_zero_trigger_s1.INIT=4'h8;
  LUT3 soclinux_sdram_master_p0_cs_n_s1 (
    .F(soclinux_sdram_master_p0_cs_n_4),
    .I0(soclinux_sdram_phaseinjector0_command_storage[0]),
    .I1(soclinux_sdram_phaseinjector0_command_storage[7]),
    .I2(soclinux_sdram_phaseinjector0_command_storage[6]) 
);
defparam soclinux_sdram_master_p0_cs_n_s1.INIT=8'h0D;
  LUT3 soclinux_sdram_master_p1_cs_n_s1 (
    .F(soclinux_sdram_master_p1_cs_n_4),
    .I0(soclinux_sdram_phaseinjector1_command_storage[0]),
    .I1(soclinux_sdram_phaseinjector1_command_storage[7]),
    .I2(soclinux_sdram_phaseinjector1_command_storage[6]) 
);
defparam soclinux_sdram_master_p1_cs_n_s1.INIT=8'h0D;
  LUT3 soclinux_sdram_master_p1_wrdata_63_s1 (
    .F(soclinux_sdram_master_p1_wrdata_63_4),
    .I0(data_mem_grain15_29),
    .I1(data_mem_grain15_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_63_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_62_s1 (
    .F(soclinux_sdram_master_p1_wrdata_62_4),
    .I0(data_mem_grain15_28),
    .I1(data_mem_grain15_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_62_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_61_s1 (
    .F(soclinux_sdram_master_p1_wrdata_61_4),
    .I0(data_mem_grain15_27),
    .I1(data_mem_grain15_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_61_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_60_s1 (
    .F(soclinux_sdram_master_p1_wrdata_60_4),
    .I0(data_mem_grain15_26),
    .I1(data_mem_grain15_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_60_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_59_s1 (
    .F(soclinux_sdram_master_p1_wrdata_59_4),
    .I0(data_mem_grain15_25),
    .I1(data_mem_grain15_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_59_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_58_s1 (
    .F(soclinux_sdram_master_p1_wrdata_58_4),
    .I0(data_mem_grain15_24),
    .I1(data_mem_grain15_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_58_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_57_s1 (
    .F(soclinux_sdram_master_p1_wrdata_57_4),
    .I0(data_mem_grain15_23),
    .I1(data_mem_grain15_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_57_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_56_s1 (
    .F(soclinux_sdram_master_p1_wrdata_56_4),
    .I0(data_mem_grain15_30),
    .I1(data_mem_grain15_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_56_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_55_s1 (
    .F(soclinux_sdram_master_p1_wrdata_55_4),
    .I0(data_mem_grain14_29),
    .I1(data_mem_grain14_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_55_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_54_s1 (
    .F(soclinux_sdram_master_p1_wrdata_54_4),
    .I0(data_mem_grain14_28),
    .I1(data_mem_grain14_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_54_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_53_s1 (
    .F(soclinux_sdram_master_p1_wrdata_53_4),
    .I0(data_mem_grain14_27),
    .I1(data_mem_grain14_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_53_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_52_s1 (
    .F(soclinux_sdram_master_p1_wrdata_52_4),
    .I0(data_mem_grain14_26),
    .I1(data_mem_grain14_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_52_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_51_s1 (
    .F(soclinux_sdram_master_p1_wrdata_51_4),
    .I0(data_mem_grain14_25),
    .I1(data_mem_grain14_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_51_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_50_s1 (
    .F(soclinux_sdram_master_p1_wrdata_50_4),
    .I0(data_mem_grain14_24),
    .I1(data_mem_grain14_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_50_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_49_s1 (
    .F(soclinux_sdram_master_p1_wrdata_49_4),
    .I0(data_mem_grain14_23),
    .I1(data_mem_grain14_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_49_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_48_s1 (
    .F(soclinux_sdram_master_p1_wrdata_48_4),
    .I0(data_mem_grain14_30),
    .I1(data_mem_grain14_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_48_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_47_s1 (
    .F(soclinux_sdram_master_p1_wrdata_47_4),
    .I0(data_mem_grain13_29),
    .I1(data_mem_grain13_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_47_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_46_s1 (
    .F(soclinux_sdram_master_p1_wrdata_46_4),
    .I0(data_mem_grain13_28),
    .I1(data_mem_grain13_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_46_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_45_s1 (
    .F(soclinux_sdram_master_p1_wrdata_45_4),
    .I0(data_mem_grain13_27),
    .I1(data_mem_grain13_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_45_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_44_s1 (
    .F(soclinux_sdram_master_p1_wrdata_44_4),
    .I0(data_mem_grain13_26),
    .I1(data_mem_grain13_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_44_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_43_s1 (
    .F(soclinux_sdram_master_p1_wrdata_43_4),
    .I0(data_mem_grain13_25),
    .I1(data_mem_grain13_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_43_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_42_s1 (
    .F(soclinux_sdram_master_p1_wrdata_42_4),
    .I0(data_mem_grain13_24),
    .I1(data_mem_grain13_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_42_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_41_s1 (
    .F(soclinux_sdram_master_p1_wrdata_41_4),
    .I0(data_mem_grain13_23),
    .I1(data_mem_grain13_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_41_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_40_s1 (
    .F(soclinux_sdram_master_p1_wrdata_40_4),
    .I0(data_mem_grain13_30),
    .I1(data_mem_grain13_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_40_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_39_s1 (
    .F(soclinux_sdram_master_p1_wrdata_39_4),
    .I0(data_mem_grain12_29),
    .I1(data_mem_grain12_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_39_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_38_s1 (
    .F(soclinux_sdram_master_p1_wrdata_38_4),
    .I0(data_mem_grain12_28),
    .I1(data_mem_grain12_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_38_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_37_s1 (
    .F(soclinux_sdram_master_p1_wrdata_37_4),
    .I0(data_mem_grain12_27),
    .I1(data_mem_grain12_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_37_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_36_s1 (
    .F(soclinux_sdram_master_p1_wrdata_36_4),
    .I0(data_mem_grain12_26),
    .I1(data_mem_grain12_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_36_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_35_s1 (
    .F(soclinux_sdram_master_p1_wrdata_35_4),
    .I0(data_mem_grain12_25),
    .I1(data_mem_grain12_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_35_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_34_s1 (
    .F(soclinux_sdram_master_p1_wrdata_34_4),
    .I0(data_mem_grain12_24),
    .I1(data_mem_grain12_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_34_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_33_s1 (
    .F(soclinux_sdram_master_p1_wrdata_33_4),
    .I0(data_mem_grain12_23),
    .I1(data_mem_grain12_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_33_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_32_s1 (
    .F(soclinux_sdram_master_p1_wrdata_32_4),
    .I0(data_mem_grain12_30),
    .I1(data_mem_grain12_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_32_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_31_s1 (
    .F(soclinux_sdram_master_p1_wrdata_31_4),
    .I0(data_mem_grain11_29),
    .I1(data_mem_grain11_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_31_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_30_s1 (
    .F(soclinux_sdram_master_p1_wrdata_30_4),
    .I0(data_mem_grain11_28),
    .I1(data_mem_grain11_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_30_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_29_s1 (
    .F(soclinux_sdram_master_p1_wrdata_29_4),
    .I0(data_mem_grain11_27),
    .I1(data_mem_grain11_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_29_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_28_s1 (
    .F(soclinux_sdram_master_p1_wrdata_28_4),
    .I0(data_mem_grain11_26),
    .I1(data_mem_grain11_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_28_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_27_s1 (
    .F(soclinux_sdram_master_p1_wrdata_27_4),
    .I0(data_mem_grain11_25),
    .I1(data_mem_grain11_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_27_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_26_s1 (
    .F(soclinux_sdram_master_p1_wrdata_26_4),
    .I0(data_mem_grain11_24),
    .I1(data_mem_grain11_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_26_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_25_s1 (
    .F(soclinux_sdram_master_p1_wrdata_25_4),
    .I0(data_mem_grain11_23),
    .I1(data_mem_grain11_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_25_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_24_s1 (
    .F(soclinux_sdram_master_p1_wrdata_24_4),
    .I0(data_mem_grain11_30),
    .I1(data_mem_grain11_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_24_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_23_s1 (
    .F(soclinux_sdram_master_p1_wrdata_23_4),
    .I0(data_mem_grain10_29),
    .I1(data_mem_grain10_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_23_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_22_s1 (
    .F(soclinux_sdram_master_p1_wrdata_22_4),
    .I0(data_mem_grain10_28),
    .I1(data_mem_grain10_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_22_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_21_s1 (
    .F(soclinux_sdram_master_p1_wrdata_21_4),
    .I0(data_mem_grain10_27),
    .I1(data_mem_grain10_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_21_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_20_s1 (
    .F(soclinux_sdram_master_p1_wrdata_20_4),
    .I0(data_mem_grain10_26),
    .I1(data_mem_grain10_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_20_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_19_s1 (
    .F(soclinux_sdram_master_p1_wrdata_19_4),
    .I0(data_mem_grain10_25),
    .I1(data_mem_grain10_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_19_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_18_s1 (
    .F(soclinux_sdram_master_p1_wrdata_18_4),
    .I0(data_mem_grain10_24),
    .I1(data_mem_grain10_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_18_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_17_s1 (
    .F(soclinux_sdram_master_p1_wrdata_17_4),
    .I0(data_mem_grain10_23),
    .I1(data_mem_grain10_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_17_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_16_s1 (
    .F(soclinux_sdram_master_p1_wrdata_16_4),
    .I0(data_mem_grain10_30),
    .I1(data_mem_grain10_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_16_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_15_s1 (
    .F(soclinux_sdram_master_p1_wrdata_15_4),
    .I0(data_mem_grain9_29),
    .I1(data_mem_grain9_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_15_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_14_s1 (
    .F(soclinux_sdram_master_p1_wrdata_14_4),
    .I0(data_mem_grain9_28),
    .I1(data_mem_grain9_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_14_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_13_s1 (
    .F(soclinux_sdram_master_p1_wrdata_13_4),
    .I0(data_mem_grain9_27),
    .I1(data_mem_grain9_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_13_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_12_s1 (
    .F(soclinux_sdram_master_p1_wrdata_12_4),
    .I0(data_mem_grain9_26),
    .I1(data_mem_grain9_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_12_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_11_s1 (
    .F(soclinux_sdram_master_p1_wrdata_11_4),
    .I0(data_mem_grain9_25),
    .I1(data_mem_grain9_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_11_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_10_s1 (
    .F(soclinux_sdram_master_p1_wrdata_10_4),
    .I0(data_mem_grain9_24),
    .I1(data_mem_grain9_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_10_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_9_s1 (
    .F(soclinux_sdram_master_p1_wrdata_9_4),
    .I0(data_mem_grain9_23),
    .I1(data_mem_grain9_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_9_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_8_s1 (
    .F(soclinux_sdram_master_p1_wrdata_8_4),
    .I0(data_mem_grain9_30),
    .I1(data_mem_grain9_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_8_s1.INIT=8'h53;
  LUT3 soclinux_sdram_master_p1_wrdata_7_s1 (
    .F(soclinux_sdram_master_p1_wrdata_7_4),
    .I0(data_mem_grain8_29),
    .I1(data_mem_grain8_37),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_7_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_6_s1 (
    .F(soclinux_sdram_master_p1_wrdata_6_4),
    .I0(data_mem_grain8_28),
    .I1(data_mem_grain8_36),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_6_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_5_s1 (
    .F(soclinux_sdram_master_p1_wrdata_5_4),
    .I0(data_mem_grain8_27),
    .I1(data_mem_grain8_35),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_5_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_4_s1 (
    .F(soclinux_sdram_master_p1_wrdata_4_4),
    .I0(data_mem_grain8_26),
    .I1(data_mem_grain8_34),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_4_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_3_s1 (
    .F(soclinux_sdram_master_p1_wrdata_3_4),
    .I0(data_mem_grain8_25),
    .I1(data_mem_grain8_33),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_3_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_2_s1 (
    .F(soclinux_sdram_master_p1_wrdata_2_4),
    .I0(data_mem_grain8_24),
    .I1(data_mem_grain8_32),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_2_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_1_s1 (
    .F(soclinux_sdram_master_p1_wrdata_1_4),
    .I0(data_mem_grain8_23),
    .I1(data_mem_grain8_31),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_1_s1.INIT=8'h35;
  LUT3 soclinux_sdram_master_p1_wrdata_0_s1 (
    .F(soclinux_sdram_master_p1_wrdata_0_4),
    .I0(data_mem_grain8_30),
    .I1(data_mem_grain8_22),
    .I2(sram_adr0[6]) 
);
defparam soclinux_sdram_master_p1_wrdata_0_s1.INIT=8'h53;
  LUT4 n4075_s1 (
    .F(n4075_4),
    .I0(soclinux_sdram_sequencer_done1),
    .I1(soclinux_sdram_postponer_req_o),
    .I2(builder_soclinux_refresher_state[0]),
    .I3(builder_soclinux_refresher_state[1]) 
);
defparam n4075_s1.INIT=16'hFA0C;
  LUT3 soclinux_sdram_bankmachine0_wrport_we_s1 (
    .F(soclinux_sdram_bankmachine0_wrport_we_4),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine2_syncfifo2_readable),
    .I2(soclinux_sdram_bankmachine2_wrport_we_12) 
);
defparam soclinux_sdram_bankmachine0_wrport_we_s1.INIT=8'h10;
  LUT4 soclinux_sdram_bankmachine0_wrport_we_s2 (
    .F(soclinux_sdram_bankmachine0_wrport_we_5),
    .I0(\tag_mem_DOL_3_G[0]_2 ),
    .I1(\tag_mem_DOL_2_G[0]_2 ),
    .I2(soclinux_sdram_bankmachine6_wrport_we_12),
    .I3(soclinux_sdram_bankmachine0_wrport_we_7) 
);
defparam soclinux_sdram_bankmachine0_wrport_we_s2.INIT=16'h1000;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s2 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_16),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I2(n15724_7),
    .I3(builder_sync_rhs_array_muxed8_10_10) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s2.INIT=16'h0777;
  LUT2 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s4 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_choose_req_grant[1]) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s4.INIT=4'h1;
  LUT3 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s2 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_7),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_13) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s2.INIT=8'hCB;
  LUT2 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s3 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_choose_req_grant[0]) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s3.INIT=4'h4;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s2 (
    .F(soclinux_sdram_bankmachine2_wrport_we_5),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .I3(soclinux_sdram_bankmachine0_syncfifo0_readable) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s2.INIT=16'h0001;
  LUT2 soclinux_sdram_bankmachine2_wrport_we_s3 (
    .F(soclinux_sdram_bankmachine2_wrport_we_6),
    .I0(soclinux_sdram_bankmachine2_wrport_we_14),
    .I1(soclinux_sdram_bankmachine2_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s3.INIT=4'h2;
  LUT3 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s2 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(builder_soclinux_refresher_next_state[1]),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s2.INIT=8'h0D;
  LUT2 soclinux_sdram_bankmachine3_wrport_we_s1 (
    .F(soclinux_sdram_bankmachine3_wrport_we_4),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine5_syncfifo5_readable) 
);
defparam soclinux_sdram_bankmachine3_wrport_we_s1.INIT=4'h1;
  LUT2 soclinux_sdram_bankmachine3_wrport_we_s2 (
    .F(soclinux_sdram_bankmachine3_wrport_we_5),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine4_syncfifo4_readable) 
);
defparam soclinux_sdram_bankmachine3_wrport_we_s2.INIT=4'h1;
  LUT4 soclinux_sdram_bankmachine3_wrport_we_s3 (
    .F(soclinux_sdram_bankmachine3_wrport_we_6),
    .I0(soclinux_sdram_bankmachine3_wrport_we_7),
    .I1(soclinux_sdram_bankmachine2_wrport_we_5),
    .I2(soclinux_sdram_bankmachine0_wrport_we_10),
    .I3(soclinux_sdram_bankmachine3_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine3_wrport_we_s3.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s2 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_7),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_8) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s2.INIT=16'hF400;
  LUT2 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s3 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_choose_req_grant[1]) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s3.INIT=4'h8;
  LUT2 soclinux_sdram_bankmachine4_wrport_we_s1 (
    .F(soclinux_sdram_bankmachine4_wrport_we_4),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine3_syncfifo3_readable) 
);
defparam soclinux_sdram_bankmachine4_wrport_we_s1.INIT=4'h1;
  LUT3 soclinux_sdram_bankmachine4_wrport_we_s2 (
    .F(soclinux_sdram_bankmachine4_wrport_we_5),
    .I0(\tag_mem_DOL_2_G[0]_2 ),
    .I1(soclinux_sdram_bankmachine0_wrport_we_10),
    .I2(soclinux_sdram_bankmachine4_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine4_wrport_we_s2.INIT=8'h40;
  LUT2 soclinux_sdram_bankmachine4_wrport_we_s3 (
    .F(soclinux_sdram_bankmachine4_wrport_we_6),
    .I0(soclinux_sdram_bankmachine2_wrport_we_8),
    .I1(soclinux_sdram_bankmachine6_wrport_we_6) 
);
defparam soclinux_sdram_bankmachine4_wrport_we_s3.INIT=4'h8;
  LUT4 soclinux_sdram_bankmachine5_wrport_we_s1 (
    .F(soclinux_sdram_bankmachine5_wrport_we_4),
    .I0(soclinux_sdram_bankmachine5_level[0]),
    .I1(soclinux_sdram_bankmachine5_level[1]),
    .I2(soclinux_sdram_bankmachine5_level[2]),
    .I3(soclinux_sdram_bankmachine5_level[3]) 
);
defparam soclinux_sdram_bankmachine5_wrport_we_s1.INIT=16'h0100;
  LUT4 soclinux_sdram_bankmachine6_wrport_we_s3 (
    .F(soclinux_sdram_bankmachine6_wrport_we_6),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine2_syncfifo2_readable),
    .I2(\tag_mem_DOL_4_G[0]_2 ),
    .I3(soclinux_sdram_bankmachine2_wrport_we_5) 
);
defparam soclinux_sdram_bankmachine6_wrport_we_s3.INIT=16'h1000;
  LUT4 soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s2 (
    .F(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_10),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_14),
    .I2(soclinux_sdram_choose_req_grant[2]),
    .I3(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_8) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s2.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine7_wrport_we_s1 (
    .F(soclinux_sdram_bankmachine7_wrport_we_4),
    .I0(soclinux_sdram_bankmachine7_wrport_we_5),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine6_syncfifo6_readable),
    .I3(soclinux_sdram_bankmachine3_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine7_wrport_we_s1.INIT=16'h0100;
  LUT4 soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s3 (
    .F(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_7),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_8) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s3.INIT=16'h00F4;
  LUT4 leds_done_s1 (
    .F(leds_done_4),
    .I0(leds_count[0]),
    .I1(leds_count[1]),
    .I2(leds_done_6),
    .I3(leds_done_7) 
);
defparam leds_done_s1.INIT=16'h1000;
  LUT4 leds_done_s2 (
    .F(leds_done_5),
    .I0(leds_count[14]),
    .I1(leds_count[15]),
    .I2(leds_done_8),
    .I3(leds_done_9) 
);
defparam leds_done_s2.INIT=16'h1000;
  LUT4 soclinux_clk_rise_s1 (
    .F(soclinux_clk_rise_4),
    .I0(soclinux_clk_rise_8),
    .I1(soclinux_storage[11]),
    .I2(soclinux_clk_rise_9),
    .I3(soclinux_clk_divider1[10]) 
);
defparam soclinux_clk_rise_s1.INIT=16'hA23C;
  LUT3 soclinux_clk_rise_s2 (
    .F(soclinux_clk_rise_5),
    .I0(soclinux_clk_rise_10),
    .I1(soclinux_clk_rise_11),
    .I2(soclinux_clk_rise_12) 
);
defparam soclinux_clk_rise_s2.INIT=8'h40;
  LUT4 soclinux_clk_rise_s3 (
    .F(soclinux_clk_rise_6),
    .I0(soclinux_clk_rise_8),
    .I1(soclinux_clk_rise_13),
    .I2(soclinux_clk_rise_14),
    .I3(soclinux_clk_rise_15) 
);
defparam soclinux_clk_rise_s3.INIT=16'h0E00;
  LUT4 soclinux_clk_rise_s4 (
    .F(soclinux_clk_rise_7),
    .I0(soclinux_clk_rise_16),
    .I1(soclinux_clk_rise_17),
    .I2(soclinux_clk_rise_18),
    .I3(soclinux_clk_rise_19) 
);
defparam soclinux_clk_rise_s4.INIT=16'h0001;
  LUT4 n10150_s1 (
    .F(n10150_4),
    .I0(n10150_5),
    .I1(n10150_6),
    .I2(n10150_7),
    .I3(soclinux_mosi_latch) 
);
defparam n10150_s1.INIT=16'h007F;
  LUT2 n25914_s2 (
    .F(n25914_5),
    .I0(gw2ddrphy_counter[4]),
    .I1(n13256_8) 
);
defparam n25914_s2.INIT=4'h4;
  LUT2 n26355_s2 (
    .F(n26355_5),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(builder_soclinux_spimaster_state[1]) 
);
defparam n26355_s2.INIT=4'h1;
  LUT3 n26355_s3 (
    .F(n26355_6),
    .I0(n26355_7),
    .I1(n10150_5),
    .I2(n10150_6) 
);
defparam n26355_s3.INIT=8'h40;
  LUT4 n13252_s2 (
    .F(n13252_5),
    .I0(gw2ddrphy_counter[2]),
    .I1(gw2ddrphy_counter[3]),
    .I2(gw2ddrphy_counter[4]),
    .I3(n13252_6) 
);
defparam n13252_s2.INIT=16'h1000;
  LUT4 n13275_s2 (
    .F(n13275_5),
    .I0(gw2ddrphy_counter[2]),
    .I1(gw2ddrphy_counter[3]),
    .I2(gw2ddrphy_counter[4]),
    .I3(n13252_6) 
);
defparam n13275_s2.INIT=16'h0100;
  LUT4 n25926_s1 (
    .F(n25926_4),
    .I0(n25926_6),
    .I1(n25926_7),
    .I2(n25926_8),
    .I3(n25926_9) 
);
defparam n25926_s1.INIT=16'h8000;
  LUT4 n25926_s2 (
    .F(n25926_5),
    .I0(n25926_10),
    .I1(n25926_11),
    .I2(n25926_12),
    .I3(n25926_13) 
);
defparam n25926_s2.INIT=16'h8000;
  LUT4 n13873_s1 (
    .F(n13873_4),
    .I0(soclinux_timer_reload_storage[31]),
    .I1(soclinux_timer_value[30]),
    .I2(soclinux_timer_zero_trigger_4),
    .I3(soclinux_timer_value[31]) 
);
defparam n13873_s1.INIT=16'h30DF;
  LUT4 n13874_s1 (
    .F(n13874_4),
    .I0(soclinux_timer_reload_storage[30]),
    .I1(soclinux_timer_value[31]),
    .I2(soclinux_timer_value[30]),
    .I3(soclinux_timer_zero_trigger_4) 
);
defparam n13874_s1.INIT=16'h0EF0;
  LUT2 n13875_s1 (
    .F(n13875_4),
    .I0(soclinux_timer_reload_storage[29]),
    .I1(soclinux_timer_zero_trigger) 
);
defparam n13875_s1.INIT=4'h4;
  LUT4 n13875_s2 (
    .F(n13875_5),
    .I0(soclinux_timer_value[26]),
    .I1(n13875_6),
    .I2(n13875_11),
    .I3(soclinux_timer_value[29]) 
);
defparam n13875_s2.INIT=16'h40BF;
  LUT4 n13876_s1 (
    .F(n13876_4),
    .I0(soclinux_timer_reload_storage[28]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13876_5),
    .I3(soclinux_timer_value[28]) 
);
defparam n13876_s1.INIT=16'h0BB0;
  LUT4 n13877_s1 (
    .F(n13877_4),
    .I0(soclinux_timer_reload_storage[27]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13877_5),
    .I3(soclinux_timer_value[27]) 
);
defparam n13877_s1.INIT=16'h0BB0;
  LUT4 n13878_s1 (
    .F(n13878_4),
    .I0(soclinux_timer_reload_storage[26]),
    .I1(n13878_5),
    .I2(soclinux_timer_value[26]),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13878_s1.INIT=16'h55C3;
  LUT4 n13879_s1 (
    .F(n13879_4),
    .I0(soclinux_timer_reload_storage[25]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13879_5),
    .I3(soclinux_timer_value[25]) 
);
defparam n13879_s1.INIT=16'h0BB0;
  LUT4 n13880_s1 (
    .F(n13880_4),
    .I0(soclinux_timer_reload_storage[24]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13880_7),
    .I3(soclinux_timer_value[24]) 
);
defparam n13880_s1.INIT=16'h0BB0;
  LUT4 n13881_s1 (
    .F(n13881_4),
    .I0(soclinux_timer_reload_storage[23]),
    .I1(n13881_7),
    .I2(soclinux_timer_value[23]),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13881_s1.INIT=16'h55C3;
  LUT4 n13882_s1 (
    .F(n13882_4),
    .I0(soclinux_timer_reload_storage[22]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13882_5),
    .I3(soclinux_timer_value[22]) 
);
defparam n13882_s1.INIT=16'h0BB0;
  LUT4 n13883_s1 (
    .F(n13883_4),
    .I0(soclinux_timer_reload_storage[21]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13883_5),
    .I3(soclinux_timer_value[21]) 
);
defparam n13883_s1.INIT=16'h0BB0;
  LUT4 n13884_s1 (
    .F(n13884_4),
    .I0(soclinux_timer_reload_storage[20]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13884_7),
    .I3(soclinux_timer_value[20]) 
);
defparam n13884_s1.INIT=16'h0BB0;
  LUT4 n13885_s1 (
    .F(n13885_4),
    .I0(soclinux_timer_reload_storage[19]),
    .I1(soclinux_timer_value[19]),
    .I2(n13885_5),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13885_s1.INIT=16'hAA3C;
  LUT4 n13886_s1 (
    .F(n13886_4),
    .I0(soclinux_timer_reload_storage[18]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13886_5),
    .I3(soclinux_timer_value[18]) 
);
defparam n13886_s1.INIT=16'h0BB0;
  LUT4 n13887_s1 (
    .F(n13887_4),
    .I0(soclinux_timer_reload_storage[17]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13887_7),
    .I3(soclinux_timer_value[17]) 
);
defparam n13887_s1.INIT=16'h0BB0;
  LUT4 n13888_s1 (
    .F(n13888_4),
    .I0(soclinux_timer_reload_storage[16]),
    .I1(soclinux_timer_value[16]),
    .I2(n13888_5),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13888_s1.INIT=16'hAA3C;
  LUT4 n13889_s1 (
    .F(n13889_4),
    .I0(soclinux_timer_reload_storage[15]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13889_5),
    .I3(soclinux_timer_value[15]) 
);
defparam n13889_s1.INIT=16'h0BB0;
  LUT4 n13890_s1 (
    .F(n13890_4),
    .I0(soclinux_timer_reload_storage[14]),
    .I1(soclinux_timer_value[14]),
    .I2(soclinux_timer_zero_trigger_5),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13890_s1.INIT=16'hAA3C;
  LUT4 n13891_s1 (
    .F(n13891_4),
    .I0(soclinux_timer_reload_storage[13]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13891_8),
    .I3(soclinux_timer_value[13]) 
);
defparam n13891_s1.INIT=16'h0BB0;
  LUT4 n13892_s1 (
    .F(n13892_4),
    .I0(soclinux_timer_reload_storage[12]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13892_5),
    .I3(soclinux_timer_value[12]) 
);
defparam n13892_s1.INIT=16'h0BB0;
  LUT4 n13893_s1 (
    .F(n13893_4),
    .I0(soclinux_timer_reload_storage[11]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13893_5),
    .I3(soclinux_timer_value[11]) 
);
defparam n13893_s1.INIT=16'h0BB0;
  LUT4 n13894_s1 (
    .F(n13894_4),
    .I0(soclinux_timer_reload_storage[10]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13894_5),
    .I3(soclinux_timer_value[10]) 
);
defparam n13894_s1.INIT=16'h0BB0;
  LUT4 n13895_s1 (
    .F(n13895_4),
    .I0(soclinux_timer_reload_storage[9]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13895_5),
    .I3(soclinux_timer_value[9]) 
);
defparam n13895_s1.INIT=16'h0BB0;
  LUT4 n13896_s1 (
    .F(n13896_4),
    .I0(soclinux_timer_reload_storage[8]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13896_5),
    .I3(soclinux_timer_value[8]) 
);
defparam n13896_s1.INIT=16'h0BB0;
  LUT4 n13897_s1 (
    .F(n13897_4),
    .I0(soclinux_timer_reload_storage[7]),
    .I1(soclinux_timer_value[7]),
    .I2(n13897_5),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13897_s1.INIT=16'hAA3C;
  LUT4 n13898_s1 (
    .F(n13898_4),
    .I0(soclinux_timer_reload_storage[6]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13898_5),
    .I3(soclinux_timer_value[6]) 
);
defparam n13898_s1.INIT=16'h0BB0;
  LUT4 n13899_s1 (
    .F(n13899_4),
    .I0(soclinux_timer_reload_storage[5]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13899_5),
    .I3(soclinux_timer_value[5]) 
);
defparam n13899_s1.INIT=16'h0BB0;
  LUT4 n13900_s1 (
    .F(n13900_4),
    .I0(soclinux_timer_reload_storage[4]),
    .I1(soclinux_timer_value[4]),
    .I2(n13900_5),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13900_s1.INIT=16'hAA3C;
  LUT4 n13901_s1 (
    .F(n13901_4),
    .I0(soclinux_timer_reload_storage[3]),
    .I1(soclinux_timer_zero_trigger),
    .I2(n13901_5),
    .I3(soclinux_timer_value[3]) 
);
defparam n13901_s1.INIT=16'h0BB0;
  LUT2 n13902_s1 (
    .F(n13902_4),
    .I0(soclinux_timer_reload_storage[2]),
    .I1(soclinux_timer_zero_trigger) 
);
defparam n13902_s1.INIT=4'h4;
  LUT3 n13902_s2 (
    .F(n13902_5),
    .I0(soclinux_timer_value[0]),
    .I1(soclinux_timer_value[1]),
    .I2(soclinux_timer_value[2]) 
);
defparam n13902_s2.INIT=8'h1E;
  LUT4 n13903_s1 (
    .F(n13903_4),
    .I0(soclinux_timer_reload_storage[1]),
    .I1(soclinux_timer_value[1]),
    .I2(soclinux_timer_value[0]),
    .I3(soclinux_timer_zero_trigger) 
);
defparam n13903_s1.INIT=16'h553C;
  LUT3 n13904_s1 (
    .F(n13904_4),
    .I0(soclinux_timer_reload_storage[0]),
    .I1(soclinux_timer_value[0]),
    .I2(soclinux_timer_zero_trigger) 
);
defparam n13904_s1.INIT=8'h5C;
  LUT4 n13961_s1 (
    .F(n13961_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13961_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[48]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13961_s1.INIT=16'hDD0F;
  LUT4 n13962_s1 (
    .F(n13962_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13962_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[32]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13962_s1.INIT=16'hDD0F;
  LUT4 n13963_s1 (
    .F(n13963_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13963_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[16]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13963_s1.INIT=16'hDD0F;
  LUT4 n13964_s1 (
    .F(n13964_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13964_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[0]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13964_s1.INIT=16'hDD0F;
  LUT4 n13965_s1 (
    .F(n13965_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13965_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[49]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13965_s1.INIT=16'hDD0F;
  LUT4 n13966_s1 (
    .F(n13966_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13966_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[33]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13966_s1.INIT=16'hDD0F;
  LUT4 n13967_s1 (
    .F(n13967_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13967_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[17]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13967_s1.INIT=16'hDD0F;
  LUT4 n13968_s1 (
    .F(n13968_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13968_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[1]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13968_s1.INIT=16'hDD0F;
  LUT4 n13969_s1 (
    .F(n13969_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13969_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[50]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13969_s1.INIT=16'hDD0F;
  LUT4 n13970_s1 (
    .F(n13970_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13970_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[34]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13970_s1.INIT=16'hDD0F;
  LUT4 n13971_s1 (
    .F(n13971_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13971_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[18]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13971_s1.INIT=16'hDD0F;
  LUT4 n13972_s1 (
    .F(n13972_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13972_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[2]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13972_s1.INIT=16'hDD0F;
  LUT4 n13973_s1 (
    .F(n13973_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13973_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[51]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13973_s1.INIT=16'hDD0F;
  LUT4 n13974_s1 (
    .F(n13974_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13974_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[35]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13974_s1.INIT=16'hDD0F;
  LUT4 n13975_s1 (
    .F(n13975_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13975_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[19]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13975_s1.INIT=16'hDD0F;
  LUT4 n13976_s1 (
    .F(n13976_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13976_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[3]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13976_s1.INIT=16'hDD0F;
  LUT4 n13977_s1 (
    .F(n13977_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13977_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[52]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13977_s1.INIT=16'hDD0F;
  LUT4 n13978_s1 (
    .F(n13978_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13978_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[36]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13978_s1.INIT=16'hDD0F;
  LUT4 n13979_s1 (
    .F(n13979_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13979_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[20]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13979_s1.INIT=16'hDD0F;
  LUT4 n13980_s1 (
    .F(n13980_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13980_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[4]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13980_s1.INIT=16'hDD0F;
  LUT4 n13981_s1 (
    .F(n13981_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13981_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[53]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13981_s1.INIT=16'hDD0F;
  LUT4 n13982_s1 (
    .F(n13982_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13982_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[37]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13982_s1.INIT=16'hDD0F;
  LUT4 n13983_s1 (
    .F(n13983_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13983_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[21]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13983_s1.INIT=16'hDD0F;
  LUT4 n13984_s1 (
    .F(n13984_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13984_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[5]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13984_s1.INIT=16'hDD0F;
  LUT4 n13985_s1 (
    .F(n13985_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13985_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[54]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13985_s1.INIT=16'hDD0F;
  LUT4 n13986_s1 (
    .F(n13986_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13986_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[38]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13986_s1.INIT=16'hDD0F;
  LUT4 n13987_s1 (
    .F(n13987_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13987_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[22]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13987_s1.INIT=16'hDD0F;
  LUT4 n13988_s1 (
    .F(n13988_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13988_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[6]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13988_s1.INIT=16'hDD0F;
  LUT4 n13989_s1 (
    .F(n13989_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13989_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[55]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13989_s1.INIT=16'hDD0F;
  LUT4 n13990_s1 (
    .F(n13990_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13990_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[39]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13990_s1.INIT=16'hDD0F;
  LUT4 n13991_s1 (
    .F(n13991_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13991_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[23]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13991_s1.INIT=16'hDD0F;
  LUT4 n13992_s1 (
    .F(n13992_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n13992_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[7]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n13992_s1.INIT=16'hDD0F;
  LUT4 n14013_s1 (
    .F(n14013_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14013_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[56]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14013_s1.INIT=16'hDD0F;
  LUT4 n14014_s1 (
    .F(n14014_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14014_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[40]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14014_s1.INIT=16'hDD0F;
  LUT4 n14015_s1 (
    .F(n14015_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14015_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[24]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14015_s1.INIT=16'hDD0F;
  LUT4 n14016_s1 (
    .F(n14016_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14016_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[8]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14016_s1.INIT=16'hDD0F;
  LUT4 n14017_s1 (
    .F(n14017_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14017_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[57]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14017_s1.INIT=16'hDD0F;
  LUT4 n14018_s1 (
    .F(n14018_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14018_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[41]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14018_s1.INIT=16'hDD0F;
  LUT4 n14019_s1 (
    .F(n14019_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14019_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[25]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14019_s1.INIT=16'hDD0F;
  LUT4 n14020_s1 (
    .F(n14020_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14020_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[9]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14020_s1.INIT=16'hDD0F;
  LUT4 n14021_s1 (
    .F(n14021_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14021_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[58]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14021_s1.INIT=16'hDD0F;
  LUT4 n14022_s1 (
    .F(n14022_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14022_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[42]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14022_s1.INIT=16'hDD0F;
  LUT4 n14023_s1 (
    .F(n14023_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14023_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[26]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14023_s1.INIT=16'hDD0F;
  LUT4 n14024_s1 (
    .F(n14024_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14024_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[10]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14024_s1.INIT=16'hDD0F;
  LUT4 n14025_s1 (
    .F(n14025_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14025_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[59]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14025_s1.INIT=16'hDD0F;
  LUT4 n14026_s1 (
    .F(n14026_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14026_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[43]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14026_s1.INIT=16'hDD0F;
  LUT4 n14027_s1 (
    .F(n14027_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14027_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[27]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14027_s1.INIT=16'hDD0F;
  LUT4 n14028_s1 (
    .F(n14028_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14028_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[11]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14028_s1.INIT=16'hDD0F;
  LUT4 n14029_s1 (
    .F(n14029_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14029_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[60]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14029_s1.INIT=16'hDD0F;
  LUT4 n14030_s1 (
    .F(n14030_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14030_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[44]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14030_s1.INIT=16'hDD0F;
  LUT4 n14031_s1 (
    .F(n14031_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14031_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[28]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14031_s1.INIT=16'hDD0F;
  LUT4 n14032_s1 (
    .F(n14032_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14032_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[12]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14032_s1.INIT=16'hDD0F;
  LUT4 n14033_s1 (
    .F(n14033_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14033_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[61]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14033_s1.INIT=16'hDD0F;
  LUT4 n14034_s1 (
    .F(n14034_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14034_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[45]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14034_s1.INIT=16'hDD0F;
  LUT4 n14035_s1 (
    .F(n14035_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14035_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[29]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14035_s1.INIT=16'hDD0F;
  LUT4 n14036_s1 (
    .F(n14036_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14036_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[13]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14036_s1.INIT=16'hDD0F;
  LUT4 n14037_s1 (
    .F(n14037_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14037_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[62]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14037_s1.INIT=16'hDD0F;
  LUT4 n14038_s1 (
    .F(n14038_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14038_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[46]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14038_s1.INIT=16'hDD0F;
  LUT4 n14039_s1 (
    .F(n14039_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14039_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[30]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14039_s1.INIT=16'hDD0F;
  LUT4 n14040_s1 (
    .F(n14040_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14040_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[14]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14040_s1.INIT=16'hDD0F;
  LUT4 n14041_s1 (
    .F(n14041_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14041_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[63]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14041_s1.INIT=16'hDD0F;
  LUT4 n14042_s1 (
    .F(n14042_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14042_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[47]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14042_s1.INIT=16'hDD0F;
  LUT4 n14043_s1 (
    .F(n14043_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14043_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[31]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14043_s1.INIT=16'hDD0F;
  LUT4 n14044_s1 (
    .F(n14044_4),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(n14044_5),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[15]),
    .I3(soclinux_sdram_storage[0]) 
);
defparam n14044_s1.INIT=16'hDD0F;
  LUT4 n14189_s1 (
    .F(n14189_4),
    .I0(soclinux_sdram_phaseinjector1_command_storage[5]),
    .I1(soclinux_sdram_master_p1_cas_n_7),
    .I2(soclinux_sdram_phaseinjector0_command_storage[5]),
    .I3(soclinux_sdram_master_p0_cas_n_6) 
);
defparam n14189_s1.INIT=16'h0777;
  LUT4 n14190_s1 (
    .F(n14190_4),
    .I0(soclinux_sdram_phaseinjector1_command_storage[4]),
    .I1(soclinux_sdram_master_p1_cas_n_7),
    .I2(soclinux_sdram_phaseinjector0_command_storage[4]),
    .I3(soclinux_sdram_master_p0_cas_n_6) 
);
defparam n14190_s1.INIT=16'h0777;
  LUT4 n14358_s2 (
    .F(n14358_5),
    .I0(soclinux_sdram_sequencer_counter[0]),
    .I1(soclinux_sdram_sequencer_counter[2]),
    .I2(soclinux_sdram_sequencer_counter[3]),
    .I3(n14358_6) 
);
defparam n14358_s2.INIT=16'h0100;
  LUT4 n14481_s2 (
    .F(n14481_5),
    .I0(soclinux_sdram_zqcs_executer_counter[0]),
    .I1(soclinux_sdram_zqcs_executer_counter[2]),
    .I2(soclinux_sdram_zqcs_executer_counter[3]),
    .I3(soclinux_sdram_zqcs_executer_counter[4]) 
);
defparam n14481_s2.INIT=16'h0001;
  LUT3 n16036_s1 (
    .F(n16036_4),
    .I0(n16036_8),
    .I1(n16036_12),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we) 
);
defparam n16036_s1.INIT=8'h40;
  LUT2 n16036_s2 (
    .F(n16036_5),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I1(soclinux_sdram_bankmachine5_do_read_14) 
);
defparam n16036_s2.INIT=4'h8;
  LUT4 n16036_s3 (
    .F(n16036_6),
    .I0(soclinux_sdram_bankmachine4_do_read_6),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I2(n26572_4),
    .I3(n26537_4) 
);
defparam n16036_s3.INIT=16'h0007;
  LUT3 n16036_s4 (
    .F(n16036_7),
    .I0(n26544_4),
    .I1(n26565_4),
    .I2(n26523_4) 
);
defparam n16036_s4.INIT=8'h01;
  LUT4 n16059_s1 (
    .F(n16059_4),
    .I0(builder_soclinux_multiplexer_state[2]),
    .I1(builder_soclinux_multiplexer_state[3]),
    .I2(builder_soclinux_multiplexer_state[0]),
    .I3(builder_soclinux_multiplexer_state[1]) 
);
defparam n16059_s1.INIT=16'h0110;
  LUT4 n16059_s2 (
    .F(n16059_5),
    .I0(builder_sync_rhs_array_muxed13_11),
    .I1(builder_sync_rhs_array_muxed13_12),
    .I2(builder_sync_rhs_array_muxed13_13),
    .I3(n16059_8) 
);
defparam n16059_s2.INIT=16'hF400;
  LUT3 n26433_s1 (
    .F(n26433_4),
    .I0(soclinux_sdram_sequencer_done1),
    .I1(soclinux_sdram_zqcs_executer_counter_5_14),
    .I2(soclinux_sdram_zqcs_executer_counter_5_10) 
);
defparam n26433_s1.INIT=8'h80;
  LUT4 n26523_s1 (
    .F(n26523_4),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7) 
);
defparam n26523_s1.INIT=16'h4000;
  LUT4 n26537_s1 (
    .F(n26537_4),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_12),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7) 
);
defparam n26537_s1.INIT=16'h4000;
  LUT4 n26539_s1 (
    .F(n26539_4),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(n26539_8),
    .I3(n26539_10) 
);
defparam n26539_s1.INIT=16'h0100;
  LUT4 n26544_s1 (
    .F(n26544_4),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I3(n26544_5) 
);
defparam n26544_s1.INIT=16'h8000;
  LUT4 n26551_s1 (
    .F(n26551_4),
    .I0(n15877_8),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I2(soclinux_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13) 
);
defparam n26551_s1.INIT=16'h4000;
  LUT4 n26565_s1 (
    .F(n26565_4),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_14),
    .I2(n26565_5),
    .I3(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_8) 
);
defparam n26565_s1.INIT=16'h8000;
  LUT4 n26572_s1 (
    .F(n26572_4),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13),
    .I2(n26572_8),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6) 
);
defparam n26572_s1.INIT=16'h8000;
  LUT4 crg_reset1_s2 (
    .F(crg_reset1_6),
    .I0(crg_por_count[4]),
    .I1(crg_por_count[5]),
    .I2(crg_por_count[6]),
    .I3(crg_por_count[7]) 
);
defparam crg_reset1_s2.INIT=16'h0001;
  LUT4 crg_reset1_s3 (
    .F(crg_reset1_7),
    .I0(crg_por_count[0]),
    .I1(crg_por_count[1]),
    .I2(crg_por_count[2]),
    .I3(crg_por_count[3]) 
);
defparam crg_reset1_s3.INIT=16'h0001;
  LUT4 crg_reset1_s4 (
    .F(crg_reset1_8),
    .I0(crg_por_count[12]),
    .I1(crg_por_count[13]),
    .I2(crg_por_count[14]),
    .I3(crg_por_count[15]) 
);
defparam crg_reset1_s4.INIT=16'h0001;
  LUT4 crg_reset1_s5 (
    .F(crg_reset1_9),
    .I0(crg_por_count[8]),
    .I1(crg_por_count[9]),
    .I2(crg_por_count[10]),
    .I3(crg_por_count[11]) 
);
defparam crg_reset1_s5.INIT=16'h0001;
  LUT4 gw2ddrphy_bitslip0_o_3_s5 (
    .F(gw2ddrphy_bitslip0_o_3_9),
    .I0(gw2ddrphy_bitslip0_r[4]),
    .I1(gw2ddrphy_bitslip0_r[3]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip0_o_3_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip0_o_2_s5 (
    .F(gw2ddrphy_bitslip0_o_2_9),
    .I0(gw2ddrphy_bitslip0_r[2]),
    .I1(gw2ddrphy_bitslip0_r[3]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip0_o_2_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip0_o_1_s5 (
    .F(gw2ddrphy_bitslip0_o_1_9),
    .I0(gw2ddrphy_bitslip0_r[3]),
    .I1(gw2ddrphy_bitslip0_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip0_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip0_o_0_s5 (
    .F(gw2ddrphy_bitslip0_o_0_9),
    .I0(gw2ddrphy_bitslip0_r[2]),
    .I1(gw2ddrphy_bitslip0_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip0_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip1_o_3_s5 (
    .F(gw2ddrphy_bitslip1_o_3_9),
    .I0(gw2ddrphy_bitslip1_r[3]),
    .I1(gw2ddrphy_bitslip1_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip1_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip1_o_2_s5 (
    .F(gw2ddrphy_bitslip1_o_2_9),
    .I0(gw2ddrphy_bitslip1_r[4]),
    .I1(gw2ddrphy_bitslip1_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip1_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip1_o_1_s5 (
    .F(gw2ddrphy_bitslip1_o_1_9),
    .I0(gw2ddrphy_bitslip1_r[3]),
    .I1(gw2ddrphy_bitslip1_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip1_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip1_o_0_s5 (
    .F(gw2ddrphy_bitslip1_o_0_9),
    .I0(gw2ddrphy_bitslip1_r[2]),
    .I1(gw2ddrphy_bitslip1_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip1_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip2_o_3_s5 (
    .F(gw2ddrphy_bitslip2_o_3_9),
    .I0(gw2ddrphy_bitslip2_r[3]),
    .I1(gw2ddrphy_bitslip2_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip2_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip2_o_2_s5 (
    .F(gw2ddrphy_bitslip2_o_2_9),
    .I0(gw2ddrphy_bitslip2_r[4]),
    .I1(gw2ddrphy_bitslip2_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip2_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip2_o_1_s5 (
    .F(gw2ddrphy_bitslip2_o_1_9),
    .I0(gw2ddrphy_bitslip2_r[3]),
    .I1(gw2ddrphy_bitslip2_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip2_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip2_o_0_s5 (
    .F(gw2ddrphy_bitslip2_o_0_9),
    .I0(gw2ddrphy_bitslip2_r[2]),
    .I1(gw2ddrphy_bitslip2_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip2_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip3_o_3_s5 (
    .F(gw2ddrphy_bitslip3_o_3_9),
    .I0(gw2ddrphy_bitslip3_r[3]),
    .I1(gw2ddrphy_bitslip3_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip3_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip3_o_2_s5 (
    .F(gw2ddrphy_bitslip3_o_2_9),
    .I0(gw2ddrphy_bitslip3_r[4]),
    .I1(gw2ddrphy_bitslip3_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip3_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip3_o_1_s5 (
    .F(gw2ddrphy_bitslip3_o_1_9),
    .I0(gw2ddrphy_bitslip3_r[3]),
    .I1(gw2ddrphy_bitslip3_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip3_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip3_o_0_s5 (
    .F(gw2ddrphy_bitslip3_o_0_9),
    .I0(gw2ddrphy_bitslip3_r[2]),
    .I1(gw2ddrphy_bitslip3_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip3_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip4_o_3_s5 (
    .F(gw2ddrphy_bitslip4_o_3_9),
    .I0(gw2ddrphy_bitslip4_r[3]),
    .I1(gw2ddrphy_bitslip4_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip4_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip4_o_2_s5 (
    .F(gw2ddrphy_bitslip4_o_2_9),
    .I0(gw2ddrphy_bitslip4_r[4]),
    .I1(gw2ddrphy_bitslip4_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip4_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip4_o_1_s5 (
    .F(gw2ddrphy_bitslip4_o_1_9),
    .I0(gw2ddrphy_bitslip4_r[3]),
    .I1(gw2ddrphy_bitslip4_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip4_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip4_o_0_s5 (
    .F(gw2ddrphy_bitslip4_o_0_9),
    .I0(gw2ddrphy_bitslip4_r[2]),
    .I1(gw2ddrphy_bitslip4_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip4_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip5_o_3_s5 (
    .F(gw2ddrphy_bitslip5_o_3_9),
    .I0(gw2ddrphy_bitslip5_r[3]),
    .I1(gw2ddrphy_bitslip5_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip5_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip5_o_2_s5 (
    .F(gw2ddrphy_bitslip5_o_2_9),
    .I0(gw2ddrphy_bitslip5_r[4]),
    .I1(gw2ddrphy_bitslip5_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip5_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip5_o_1_s5 (
    .F(gw2ddrphy_bitslip5_o_1_9),
    .I0(gw2ddrphy_bitslip5_r[3]),
    .I1(gw2ddrphy_bitslip5_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip5_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip5_o_0_s5 (
    .F(gw2ddrphy_bitslip5_o_0_9),
    .I0(gw2ddrphy_bitslip5_r[2]),
    .I1(gw2ddrphy_bitslip5_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip5_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip6_o_3_s5 (
    .F(gw2ddrphy_bitslip6_o_3_9),
    .I0(gw2ddrphy_bitslip6_r[3]),
    .I1(gw2ddrphy_bitslip6_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip6_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip6_o_2_s5 (
    .F(gw2ddrphy_bitslip6_o_2_9),
    .I0(gw2ddrphy_bitslip6_r[4]),
    .I1(gw2ddrphy_bitslip6_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip6_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip6_o_1_s5 (
    .F(gw2ddrphy_bitslip6_o_1_9),
    .I0(gw2ddrphy_bitslip6_r[3]),
    .I1(gw2ddrphy_bitslip6_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip6_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip6_o_0_s5 (
    .F(gw2ddrphy_bitslip6_o_0_9),
    .I0(gw2ddrphy_bitslip6_r[2]),
    .I1(gw2ddrphy_bitslip6_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip6_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip7_o_3_s5 (
    .F(gw2ddrphy_bitslip7_o_3_9),
    .I0(gw2ddrphy_bitslip7_r[3]),
    .I1(gw2ddrphy_bitslip7_r[4]),
    .I2(gw2ddrphy_bitslip0_value[1]),
    .I3(gw2ddrphy_bitslip0_value[0]) 
);
defparam gw2ddrphy_bitslip7_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip7_o_2_s5 (
    .F(gw2ddrphy_bitslip7_o_2_9),
    .I0(gw2ddrphy_bitslip7_r[4]),
    .I1(gw2ddrphy_bitslip7_r[2]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip7_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip7_o_1_s5 (
    .F(gw2ddrphy_bitslip7_o_1_9),
    .I0(gw2ddrphy_bitslip7_r[3]),
    .I1(gw2ddrphy_bitslip7_r[1]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip7_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip7_o_0_s5 (
    .F(gw2ddrphy_bitslip7_o_0_9),
    .I0(gw2ddrphy_bitslip7_r[2]),
    .I1(gw2ddrphy_bitslip7_r[0]),
    .I2(gw2ddrphy_bitslip0_value[0]),
    .I3(gw2ddrphy_bitslip0_value[1]) 
);
defparam gw2ddrphy_bitslip7_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip8_o_3_s5 (
    .F(gw2ddrphy_bitslip8_o_3_9),
    .I0(gw2ddrphy_bitslip8_r[4]),
    .I1(gw2ddrphy_bitslip8_r[3]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip8_o_3_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip8_o_2_s5 (
    .F(gw2ddrphy_bitslip8_o_2_9),
    .I0(gw2ddrphy_bitslip8_r[2]),
    .I1(gw2ddrphy_bitslip8_r[3]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip8_o_2_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip8_o_1_s5 (
    .F(gw2ddrphy_bitslip8_o_1_9),
    .I0(gw2ddrphy_bitslip8_r[3]),
    .I1(gw2ddrphy_bitslip8_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip8_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip8_o_0_s5 (
    .F(gw2ddrphy_bitslip8_o_0_9),
    .I0(gw2ddrphy_bitslip8_r[2]),
    .I1(gw2ddrphy_bitslip8_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip8_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip9_o_3_s5 (
    .F(gw2ddrphy_bitslip9_o_3_9),
    .I0(gw2ddrphy_bitslip9_r[3]),
    .I1(gw2ddrphy_bitslip9_r[4]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip9_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip9_o_2_s5 (
    .F(gw2ddrphy_bitslip9_o_2_9),
    .I0(gw2ddrphy_bitslip9_r[4]),
    .I1(gw2ddrphy_bitslip9_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip9_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip9_o_1_s5 (
    .F(gw2ddrphy_bitslip9_o_1_9),
    .I0(gw2ddrphy_bitslip9_r[3]),
    .I1(gw2ddrphy_bitslip9_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip9_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip9_o_0_s5 (
    .F(gw2ddrphy_bitslip9_o_0_9),
    .I0(gw2ddrphy_bitslip9_r[2]),
    .I1(gw2ddrphy_bitslip9_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip9_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip10_o_3_s5 (
    .F(gw2ddrphy_bitslip10_o_3_9),
    .I0(gw2ddrphy_bitslip10_r[3]),
    .I1(gw2ddrphy_bitslip10_r[4]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip10_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip10_o_2_s5 (
    .F(gw2ddrphy_bitslip10_o_2_9),
    .I0(gw2ddrphy_bitslip10_r[4]),
    .I1(gw2ddrphy_bitslip10_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip10_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip10_o_1_s5 (
    .F(gw2ddrphy_bitslip10_o_1_9),
    .I0(gw2ddrphy_bitslip10_r[3]),
    .I1(gw2ddrphy_bitslip10_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip10_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip10_o_0_s5 (
    .F(gw2ddrphy_bitslip10_o_0_9),
    .I0(gw2ddrphy_bitslip10_r[2]),
    .I1(gw2ddrphy_bitslip10_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip10_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip11_o_3_s5 (
    .F(gw2ddrphy_bitslip11_o_3_9),
    .I0(gw2ddrphy_bitslip11_r[3]),
    .I1(gw2ddrphy_bitslip11_r[4]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip11_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip11_o_2_s5 (
    .F(gw2ddrphy_bitslip11_o_2_9),
    .I0(gw2ddrphy_bitslip11_r[4]),
    .I1(gw2ddrphy_bitslip11_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip11_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip11_o_1_s5 (
    .F(gw2ddrphy_bitslip11_o_1_9),
    .I0(gw2ddrphy_bitslip11_r[3]),
    .I1(gw2ddrphy_bitslip11_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip11_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip11_o_0_s5 (
    .F(gw2ddrphy_bitslip11_o_0_9),
    .I0(gw2ddrphy_bitslip11_r[2]),
    .I1(gw2ddrphy_bitslip11_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip11_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip12_o_3_s5 (
    .F(gw2ddrphy_bitslip12_o_3_9),
    .I0(gw2ddrphy_bitslip12_r[4]),
    .I1(gw2ddrphy_bitslip12_r[3]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip12_o_3_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip12_o_2_s5 (
    .F(gw2ddrphy_bitslip12_o_2_9),
    .I0(gw2ddrphy_bitslip12_r[4]),
    .I1(gw2ddrphy_bitslip12_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip12_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip12_o_1_s5 (
    .F(gw2ddrphy_bitslip12_o_1_9),
    .I0(gw2ddrphy_bitslip12_r[3]),
    .I1(gw2ddrphy_bitslip12_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip12_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip12_o_0_s5 (
    .F(gw2ddrphy_bitslip12_o_0_9),
    .I0(gw2ddrphy_bitslip12_r[2]),
    .I1(gw2ddrphy_bitslip12_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip12_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip13_o_3_s5 (
    .F(gw2ddrphy_bitslip13_o_3_9),
    .I0(gw2ddrphy_bitslip13_r[3]),
    .I1(gw2ddrphy_bitslip13_r[4]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip13_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip13_o_2_s5 (
    .F(gw2ddrphy_bitslip13_o_2_9),
    .I0(gw2ddrphy_bitslip13_r[4]),
    .I1(gw2ddrphy_bitslip13_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip13_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip13_o_1_s5 (
    .F(gw2ddrphy_bitslip13_o_1_9),
    .I0(gw2ddrphy_bitslip13_r[3]),
    .I1(gw2ddrphy_bitslip13_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip13_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip13_o_0_s5 (
    .F(gw2ddrphy_bitslip13_o_0_9),
    .I0(gw2ddrphy_bitslip13_r[2]),
    .I1(gw2ddrphy_bitslip13_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip13_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip14_o_3_s5 (
    .F(gw2ddrphy_bitslip14_o_3_9),
    .I0(gw2ddrphy_bitslip14_r[3]),
    .I1(gw2ddrphy_bitslip14_r[4]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip14_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip14_o_2_s5 (
    .F(gw2ddrphy_bitslip14_o_2_9),
    .I0(gw2ddrphy_bitslip14_r[4]),
    .I1(gw2ddrphy_bitslip14_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip14_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip14_o_1_s5 (
    .F(gw2ddrphy_bitslip14_o_1_9),
    .I0(gw2ddrphy_bitslip14_r[3]),
    .I1(gw2ddrphy_bitslip14_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip14_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip14_o_0_s5 (
    .F(gw2ddrphy_bitslip14_o_0_9),
    .I0(gw2ddrphy_bitslip14_r[2]),
    .I1(gw2ddrphy_bitslip14_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip14_o_0_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip15_o_3_s5 (
    .F(gw2ddrphy_bitslip15_o_3_9),
    .I0(gw2ddrphy_bitslip15_r[3]),
    .I1(gw2ddrphy_bitslip15_r[4]),
    .I2(gw2ddrphy_bitslip8_value[1]),
    .I3(gw2ddrphy_bitslip8_value[0]) 
);
defparam gw2ddrphy_bitslip15_o_3_s5.INIT=16'h03F5;
  LUT4 gw2ddrphy_bitslip15_o_2_s5 (
    .F(gw2ddrphy_bitslip15_o_2_9),
    .I0(gw2ddrphy_bitslip15_r[4]),
    .I1(gw2ddrphy_bitslip15_r[2]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip15_o_2_s5.INIT=16'hFA0C;
  LUT4 gw2ddrphy_bitslip15_o_1_s5 (
    .F(gw2ddrphy_bitslip15_o_1_9),
    .I0(gw2ddrphy_bitslip15_r[3]),
    .I1(gw2ddrphy_bitslip15_r[1]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip15_o_1_s5.INIT=16'hF503;
  LUT4 gw2ddrphy_bitslip15_o_0_s5 (
    .F(gw2ddrphy_bitslip15_o_0_9),
    .I0(gw2ddrphy_bitslip15_r[2]),
    .I1(gw2ddrphy_bitslip15_r[0]),
    .I2(gw2ddrphy_bitslip8_value[0]),
    .I3(gw2ddrphy_bitslip8_value[1]) 
);
defparam gw2ddrphy_bitslip15_o_0_s5.INIT=16'hF503;
  LUT4 builder_soclinux_refresher_next_state_1_s7 (
    .F(builder_soclinux_refresher_next_state_1_13),
    .I0(builder_soclinux_refresher_next_state_1_15),
    .I1(builder_soclinux_refresher_next_state_1_16),
    .I2(builder_soclinux_refresher_next_state_1_17),
    .I3(builder_soclinux_refresher_next_state_1_18) 
);
defparam builder_soclinux_refresher_next_state_1_s7.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine0_next_state_2_s25 (
    .F(builder_soclinux_bankmachine0_next_state_2_33),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I3(builder_soclinux_bankmachine0_next_state_2_36) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s25.INIT=16'h4000;
  LUT4 builder_soclinux_bankmachine0_next_state_2_s26 (
    .F(builder_soclinux_bankmachine0_next_state_2_34),
    .I0(builder_soclinux_bankmachine0_next_state_2_37),
    .I1(builder_soclinux_refresher_next_state_1_13),
    .I2(builder_soclinux_refresher_next_state_1_23),
    .I3(builder_soclinux_bankmachine0_next_state_2_42) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s26.INIT=16'h7F00;
  LUT4 builder_soclinux_bankmachine0_next_state_2_s27 (
    .F(builder_soclinux_bankmachine0_next_state_2_35),
    .I0(builder_soclinux_bankmachine0_next_state_2_39),
    .I1(builder_soclinux_bankmachine0_state[0]),
    .I2(builder_soclinux_bankmachine0_state[1]),
    .I3(builder_soclinux_bankmachine0_state[2]) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s27.INIT=16'hBFFC;
  LUT4 builder_soclinux_bankmachine0_next_state_1_s23 (
    .F(builder_soclinux_bankmachine0_next_state_1_31),
    .I0(builder_soclinux_bankmachine0_state[2]),
    .I1(builder_soclinux_bankmachine0_state[0]),
    .I2(builder_soclinux_bankmachine0_next_state_1_32),
    .I3(builder_soclinux_bankmachine0_state[1]) 
);
defparam builder_soclinux_bankmachine0_next_state_1_s23.INIT=16'hFB87;
  LUT2 builder_soclinux_bankmachine0_next_state_1_s24 (
    .F(builder_soclinux_bankmachine0_next_state_1_32),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine0_next_state_1_33) 
);
defparam builder_soclinux_bankmachine0_next_state_1_s24.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine0_next_state_0_s22 (
    .F(builder_soclinux_bankmachine0_next_state_0_30),
    .I0(builder_soclinux_bankmachine0_next_state_2_39),
    .I1(builder_soclinux_bankmachine0_state[2]),
    .I2(builder_soclinux_bankmachine0_state[1]),
    .I3(builder_soclinux_bankmachine0_state[0]) 
);
defparam builder_soclinux_bankmachine0_next_state_0_s22.INIT=16'h03FE;
  LUT4 builder_soclinux_bankmachine1_next_state_2_s25 (
    .F(builder_soclinux_bankmachine1_next_state_2_33),
    .I0(n4557_3),
    .I1(builder_soclinux_bankmachine1_next_state_1_31),
    .I2(soclinux_sdram_bankmachine1_row_opened),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine1_next_state_2_s25.INIT=16'hEF00;
  LUT3 builder_soclinux_bankmachine1_next_state_2_s26 (
    .F(builder_soclinux_bankmachine1_next_state_2_34),
    .I0(builder_soclinux_bankmachine1_state[0]),
    .I1(builder_soclinux_bankmachine1_state[1]),
    .I2(builder_soclinux_bankmachine1_state[2]) 
);
defparam builder_soclinux_bankmachine1_next_state_2_s26.INIT=8'h7E;
  LUT4 builder_soclinux_bankmachine1_next_state_1_s23 (
    .F(builder_soclinux_bankmachine1_next_state_1_31),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I3(builder_soclinux_bankmachine1_next_state_1_34) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s23.INIT=16'h4000;
  LUT4 builder_soclinux_bankmachine1_next_state_1_s24 (
    .F(builder_soclinux_bankmachine1_next_state_1_32),
    .I0(builder_soclinux_bankmachine1_next_state_1_35),
    .I1(builder_soclinux_bankmachine1_state[0]),
    .I2(builder_soclinux_bankmachine1_state[2]),
    .I3(builder_soclinux_bankmachine1_state[1]) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s24.INIT=16'hC30E;
  LUT3 builder_soclinux_bankmachine1_next_state_1_s25 (
    .F(builder_soclinux_bankmachine1_next_state_1_33),
    .I0(builder_soclinux_bankmachine1_next_state_2_34),
    .I1(builder_soclinux_bankmachine1_next_state_1_36),
    .I2(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s25.INIT=8'h40;
  LUT4 builder_soclinux_bankmachine1_next_state_0_s22 (
    .F(builder_soclinux_bankmachine1_next_state_0_30),
    .I0(builder_soclinux_bankmachine1_next_state_1_35),
    .I1(builder_soclinux_bankmachine1_state[2]),
    .I2(builder_soclinux_bankmachine1_state[1]),
    .I3(builder_soclinux_bankmachine1_state[0]) 
);
defparam builder_soclinux_bankmachine1_next_state_0_s22.INIT=16'h03FE;
  LUT4 builder_soclinux_bankmachine2_next_state_2_s25 (
    .F(builder_soclinux_bankmachine2_next_state_2_33),
    .I0(n4962_3),
    .I1(soclinux_sdram_bankmachine2_row_opened),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s25.INIT=16'hB000;
  LUT4 builder_soclinux_bankmachine2_next_state_2_s26 (
    .F(builder_soclinux_bankmachine2_next_state_2_34),
    .I0(builder_soclinux_bankmachine2_next_state_2_36),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I2(builder_soclinux_bankmachine0_next_state_2_34),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_9) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s26.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine2_next_state_2_s27 (
    .F(builder_soclinux_bankmachine2_next_state_2_35),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine2_state[2]),
    .I2(builder_soclinux_bankmachine2_state[0]),
    .I3(builder_soclinux_bankmachine2_state[1]) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s27.INIT=16'hF331;
  LUT4 builder_soclinux_bankmachine2_next_state_1_s23 (
    .F(builder_soclinux_bankmachine2_next_state_1_31),
    .I0(soclinux_sdram_bankmachine2_row_opened),
    .I1(builder_soclinux_bankmachine2_next_state_1_32),
    .I2(builder_soclinux_bankmachine2_next_state_1_33),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine2_next_state_1_s23.INIT=16'h0D00;
  LUT4 builder_soclinux_bankmachine2_next_state_0_s22 (
    .F(builder_soclinux_bankmachine2_next_state_0_30),
    .I0(builder_soclinux_bankmachine2_next_state_2_34),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_soclinux_bankmachine2_next_state_2_33),
    .I3(builder_soclinux_bankmachine2_state[0]) 
);
defparam builder_soclinux_bankmachine2_next_state_0_s22.INIT=16'hBBF0;
  LUT4 builder_soclinux_bankmachine3_next_state_2_s25 (
    .F(builder_soclinux_bankmachine3_next_state_2_33),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I3(builder_soclinux_bankmachine3_next_state_2_36) 
);
defparam builder_soclinux_bankmachine3_next_state_2_s25.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine3_next_state_2_s26 (
    .F(builder_soclinux_bankmachine3_next_state_2_34),
    .I0(n5367_3),
    .I1(soclinux_sdram_bankmachine3_row_opened),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine3_next_state_2_s26.INIT=16'hB000;
  LUT4 builder_soclinux_bankmachine3_next_state_2_s27 (
    .F(builder_soclinux_bankmachine3_next_state_2_35),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine3_state[2]),
    .I2(builder_soclinux_bankmachine3_state[0]),
    .I3(builder_soclinux_bankmachine3_state[1]) 
);
defparam builder_soclinux_bankmachine3_next_state_2_s27.INIT=16'hF331;
  LUT4 builder_soclinux_bankmachine3_next_state_1_s23 (
    .F(builder_soclinux_bankmachine3_next_state_1_31),
    .I0(builder_soclinux_bankmachine3_state[2]),
    .I1(builder_soclinux_bankmachine3_state[0]),
    .I2(builder_soclinux_bankmachine3_next_state_1_32),
    .I3(builder_soclinux_bankmachine3_state[1]) 
);
defparam builder_soclinux_bankmachine3_next_state_1_s23.INIT=16'hFB87;
  LUT2 builder_soclinux_bankmachine3_next_state_1_s24 (
    .F(builder_soclinux_bankmachine3_next_state_1_32),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine3_next_state_1_33) 
);
defparam builder_soclinux_bankmachine3_next_state_1_s24.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine3_next_state_0_s22 (
    .F(builder_soclinux_bankmachine3_next_state_0_30),
    .I0(builder_soclinux_bankmachine3_next_state_2_34),
    .I1(builder_soclinux_bankmachine3_state[2]),
    .I2(builder_soclinux_bankmachine3_state[1]),
    .I3(builder_soclinux_bankmachine3_state[0]) 
);
defparam builder_soclinux_bankmachine3_next_state_0_s22.INIT=16'h03FE;
  LUT2 builder_soclinux_bankmachine4_next_state_2_s25 (
    .F(builder_soclinux_bankmachine4_next_state_2_33),
    .I0(soclinux_sdram_bankmachine4_do_read_6),
    .I1(builder_soclinux_bankmachine4_next_state_2_35) 
);
defparam builder_soclinux_bankmachine4_next_state_2_s25.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine4_next_state_2_s26 (
    .F(builder_soclinux_bankmachine4_next_state_2_34),
    .I0(builder_soclinux_bankmachine4_next_state_2_36),
    .I1(builder_soclinux_bankmachine4_state[0]),
    .I2(builder_soclinux_bankmachine4_state[1]),
    .I3(builder_soclinux_bankmachine4_state[2]) 
);
defparam builder_soclinux_bankmachine4_next_state_2_s26.INIT=16'hBFFC;
  LUT4 builder_soclinux_bankmachine4_next_state_1_s23 (
    .F(builder_soclinux_bankmachine4_next_state_1_31),
    .I0(builder_soclinux_bankmachine4_next_state_2_36),
    .I1(builder_soclinux_bankmachine4_state[0]),
    .I2(builder_soclinux_bankmachine4_state[2]),
    .I3(builder_soclinux_bankmachine4_state[1]) 
);
defparam builder_soclinux_bankmachine4_next_state_1_s23.INIT=16'hC30E;
  LUT2 builder_soclinux_bankmachine4_next_state_1_s24 (
    .F(builder_soclinux_bankmachine4_next_state_1_32),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine4_next_state_1_33) 
);
defparam builder_soclinux_bankmachine4_next_state_1_s24.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine4_next_state_0_s22 (
    .F(builder_soclinux_bankmachine4_next_state_0_30),
    .I0(builder_soclinux_bankmachine4_next_state_2_36),
    .I1(builder_soclinux_bankmachine4_state[2]),
    .I2(builder_soclinux_bankmachine4_state[1]),
    .I3(builder_soclinux_bankmachine4_state[0]) 
);
defparam builder_soclinux_bankmachine4_next_state_0_s22.INIT=16'h03FE;
  LUT3 builder_soclinux_bankmachine5_next_state_2_s25 (
    .F(builder_soclinux_bankmachine5_next_state_2_33),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13),
    .I1(soclinux_sdram_bankmachine5_do_read_5),
    .I2(builder_soclinux_bankmachine5_next_state_2_35) 
);
defparam builder_soclinux_bankmachine5_next_state_2_s25.INIT=8'h80;
  LUT4 builder_soclinux_bankmachine5_next_state_2_s26 (
    .F(builder_soclinux_bankmachine5_next_state_2_34),
    .I0(builder_soclinux_bankmachine5_next_state_2_36),
    .I1(builder_soclinux_bankmachine5_state[0]),
    .I2(builder_soclinux_bankmachine5_state[1]),
    .I3(builder_soclinux_bankmachine5_state[2]) 
);
defparam builder_soclinux_bankmachine5_next_state_2_s26.INIT=16'hBFFC;
  LUT4 builder_soclinux_bankmachine5_next_state_1_s23 (
    .F(builder_soclinux_bankmachine5_next_state_1_31),
    .I0(builder_soclinux_bankmachine5_next_state_0_30),
    .I1(builder_soclinux_bankmachine5_next_state_2_33),
    .I2(builder_soclinux_bankmachine0_next_state_2_34),
    .I3(builder_soclinux_bankmachine5_next_state_1_32) 
);
defparam builder_soclinux_bankmachine5_next_state_1_s23.INIT=16'hE000;
  LUT4 builder_soclinux_bankmachine5_next_state_0_s22 (
    .F(builder_soclinux_bankmachine5_next_state_0_30),
    .I0(builder_soclinux_bankmachine5_next_state_2_36),
    .I1(builder_soclinux_bankmachine5_state[2]),
    .I2(builder_soclinux_bankmachine5_state[1]),
    .I3(builder_soclinux_bankmachine5_state[0]) 
);
defparam builder_soclinux_bankmachine5_next_state_0_s22.INIT=16'hCF32;
  LUT4 builder_soclinux_bankmachine6_next_state_2_s25 (
    .F(builder_soclinux_bankmachine6_next_state_2_33),
    .I0(n6582_3),
    .I1(soclinux_sdram_bankmachine6_row_opened),
    .I2(soclinux_sdram_bankmachine6_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine6_next_state_2_s25.INIT=16'hB000;
  LUT2 builder_soclinux_bankmachine6_next_state_2_s26 (
    .F(builder_soclinux_bankmachine6_next_state_2_34),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(builder_soclinux_bankmachine6_next_state_2_36) 
);
defparam builder_soclinux_bankmachine6_next_state_2_s26.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine6_next_state_2_s27 (
    .F(builder_soclinux_bankmachine6_next_state_2_35),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine6_state[2]),
    .I2(builder_soclinux_bankmachine6_state[0]),
    .I3(builder_soclinux_bankmachine6_state[1]) 
);
defparam builder_soclinux_bankmachine6_next_state_2_s27.INIT=16'hF331;
  LUT4 builder_soclinux_bankmachine6_next_state_1_s23 (
    .F(builder_soclinux_bankmachine6_next_state_1_31),
    .I0(builder_soclinux_bankmachine6_state[2]),
    .I1(builder_soclinux_bankmachine6_state[0]),
    .I2(builder_soclinux_bankmachine6_next_state_1_32),
    .I3(builder_soclinux_bankmachine6_state[1]) 
);
defparam builder_soclinux_bankmachine6_next_state_1_s23.INIT=16'hFB87;
  LUT2 builder_soclinux_bankmachine6_next_state_1_s24 (
    .F(builder_soclinux_bankmachine6_next_state_1_32),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine6_next_state_1_33) 
);
defparam builder_soclinux_bankmachine6_next_state_1_s24.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine6_next_state_0_s22 (
    .F(builder_soclinux_bankmachine6_next_state_0_30),
    .I0(builder_soclinux_bankmachine6_next_state_2_33),
    .I1(builder_soclinux_bankmachine6_state[2]),
    .I2(builder_soclinux_bankmachine6_state[1]),
    .I3(builder_soclinux_bankmachine6_state[0]) 
);
defparam builder_soclinux_bankmachine6_next_state_0_s22.INIT=16'h03FE;
  LUT4 builder_soclinux_bankmachine7_next_state_2_s26 (
    .F(builder_soclinux_bankmachine7_next_state_2_34),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I3(builder_soclinux_bankmachine7_next_state_2_37) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s26.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine7_next_state_2_s27 (
    .F(builder_soclinux_bankmachine7_next_state_2_35),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine7_state[2]),
    .I2(builder_soclinux_bankmachine7_state[0]),
    .I3(builder_soclinux_bankmachine7_state[1]) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s27.INIT=16'hF331;
  LUT4 builder_soclinux_bankmachine7_next_state_1_s23 (
    .F(builder_soclinux_bankmachine7_next_state_1_31),
    .I0(builder_soclinux_bankmachine7_state[2]),
    .I1(builder_soclinux_bankmachine7_state[0]),
    .I2(builder_soclinux_bankmachine7_next_state_1_32),
    .I3(builder_soclinux_bankmachine7_state[1]) 
);
defparam builder_soclinux_bankmachine7_next_state_1_s23.INIT=16'hFB87;
  LUT2 builder_soclinux_bankmachine7_next_state_1_s24 (
    .F(builder_soclinux_bankmachine7_next_state_1_32),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine7_next_state_1_33) 
);
defparam builder_soclinux_bankmachine7_next_state_1_s24.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine7_next_state_0_s22 (
    .F(builder_soclinux_bankmachine7_next_state_0_30),
    .I0(builder_soclinux_bankmachine7_next_state_2_40),
    .I1(builder_soclinux_bankmachine7_state[2]),
    .I2(builder_soclinux_bankmachine7_state[1]),
    .I3(builder_soclinux_bankmachine7_state[0]) 
);
defparam builder_soclinux_bankmachine7_next_state_0_s22.INIT=16'h03FE;
  LUT4 builder_soclinux_multiplexer_next_state_3_s36 (
    .F(builder_soclinux_multiplexer_next_state_3_47),
    .I0(builder_soclinux_multiplexer_next_state_2_59),
    .I1(builder_soclinux_multiplexer_next_state_2_58),
    .I2(builder_soclinux_multiplexer_next_state_3_49),
    .I3(builder_soclinux_multiplexer_state[3]) 
);
defparam builder_soclinux_multiplexer_next_state_3_s36.INIT=16'hE000;
  LUT2 builder_soclinux_multiplexer_next_state_3_s37 (
    .F(builder_soclinux_multiplexer_next_state_3_48),
    .I0(builder_soclinux_multiplexer_state[2]),
    .I1(builder_soclinux_multiplexer_state[1]) 
);
defparam builder_soclinux_multiplexer_next_state_3_s37.INIT=4'h8;
  LUT4 builder_soclinux_multiplexer_next_state_1_s34 (
    .F(builder_soclinux_multiplexer_next_state_1_46),
    .I0(builder_soclinux_multiplexer_next_state_2_58),
    .I1(builder_soclinux_multiplexer_next_state_2_59),
    .I2(builder_soclinux_multiplexer_state[0]),
    .I3(builder_soclinux_multiplexer_next_state_1_48) 
);
defparam builder_soclinux_multiplexer_next_state_1_s34.INIT=16'h00EF;
  LUT4 builder_soclinux_multiplexer_next_state_1_s35 (
    .F(builder_soclinux_multiplexer_next_state_1_47),
    .I0(builder_soclinux_multiplexer_next_state_1_49),
    .I1(builder_soclinux_multiplexer_state[0]),
    .I2(builder_soclinux_multiplexer_state[3]),
    .I3(builder_soclinux_multiplexer_state[1]) 
);
defparam builder_soclinux_multiplexer_next_state_1_s35.INIT=16'h03FD;
  LUT3 builder_soclinux_multiplexer_next_state_0_s35 (
    .F(builder_soclinux_multiplexer_next_state_0_46),
    .I0(builder_soclinux_multiplexer_next_state_0_47),
    .I1(builder_soclinux_multiplexer_state[0]),
    .I2(builder_soclinux_multiplexer_state[3]) 
);
defparam builder_soclinux_multiplexer_next_state_0_s35.INIT=8'hC5;
  LUT4 builder_sync_rhs_array_muxed1_10_s5 (
    .F(builder_sync_rhs_array_muxed1_10_10),
    .I0(builder_soclinux_multiplexer_state[1]),
    .I1(builder_soclinux_multiplexer_state[3]),
    .I2(builder_soclinux_multiplexer_state[0]),
    .I3(builder_soclinux_multiplexer_state[2]) 
);
defparam builder_sync_rhs_array_muxed1_10_s5.INIT=16'h7FFC;
  LUT4 builder_sync_rhs_array_muxed1_10_s6 (
    .F(builder_sync_rhs_array_muxed1_10_11),
    .I0(n17951_5),
    .I1(builder_sync_rhs_array_muxed8_10_12),
    .I2(builder_sync_rhs_array_muxed8_10_13),
    .I3(builder_sync_rhs_array_muxed8_10_11) 
);
defparam builder_sync_rhs_array_muxed1_10_s6.INIT=16'h0BBB;
  LUT4 builder_sync_rhs_array_muxed8_10_s5 (
    .F(builder_sync_rhs_array_muxed8_10_10),
    .I0(builder_soclinux_multiplexer_state[0]),
    .I1(builder_soclinux_multiplexer_state[3]),
    .I2(builder_soclinux_multiplexer_state[2]),
    .I3(builder_soclinux_multiplexer_state[1]) 
);
defparam builder_sync_rhs_array_muxed8_10_s5.INIT=16'h7FFC;
  LUT4 builder_sync_rhs_array_muxed8_10_s6 (
    .F(builder_sync_rhs_array_muxed8_10_11),
    .I0(builder_sync_rhs_array_muxed8_10_14),
    .I1(builder_sync_rhs_array_muxed8_10_15),
    .I2(builder_sync_rhs_array_muxed8_10_16),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_10_s6.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed8_10_s7 (
    .F(builder_sync_rhs_array_muxed8_10_12),
    .I0(builder_sync_rhs_array_muxed8_10_17),
    .I1(builder_sync_rhs_array_muxed8_10_18),
    .I2(builder_sync_rhs_array_muxed8_10_19),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_10_s7.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed8_10_s8 (
    .F(builder_sync_rhs_array_muxed8_10_13),
    .I0(builder_soclinux_multiplexer_state[2]),
    .I1(builder_soclinux_multiplexer_state[3]),
    .I2(builder_soclinux_multiplexer_state[1]),
    .I3(builder_soclinux_multiplexer_state[0]) 
);
defparam builder_sync_rhs_array_muxed8_10_s8.INIT=16'h0100;
  LUT3 n15789_s53 (
    .F(n15789_63),
    .I0(n15789_67),
    .I1(builder_soclinux_bankmachine3_state[2]),
    .I2(builder_soclinux_bankmachine3_state[0]) 
);
defparam n15789_s53.INIT=8'h10;
  LUT2 n15789_s54 (
    .F(n15789_64),
    .I0(n15724_12),
    .I1(n15640_9) 
);
defparam n15789_s54.INIT=4'h8;
  LUT3 n15789_s55 (
    .F(n15789_65),
    .I0(n15789_68),
    .I1(builder_soclinux_bankmachine7_state[2]),
    .I2(builder_soclinux_bankmachine7_state[0]) 
);
defparam n15789_s55.INIT=8'h10;
  LUT3 n15789_s56 (
    .F(n15789_66),
    .I0(n15724_7),
    .I1(n15639_8),
    .I2(n15639_12) 
);
defparam n15789_s56.INIT=8'h10;
  LUT4 n15963_s53 (
    .F(n15963_63),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I1(n15877_8),
    .I2(n15898_8),
    .I3(n15920_10) 
);
defparam n15963_s53.INIT=16'h4000;
  LUT4 n15963_s54 (
    .F(n15963_64),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_7),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(n15963_66) 
);
defparam n15963_s54.INIT=16'hF400;
  LUT3 n15963_s55 (
    .F(n15963_65),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(n15813_10) 
);
defparam n15963_s55.INIT=8'h80;
  LUT4 n17959_s2 (
    .F(n17959_5),
    .I0(soclinux_sdram_timer_count1[0]),
    .I1(soclinux_sdram_timer_count1[1]),
    .I2(n17959_6),
    .I3(n17959_7) 
);
defparam n17959_s2.INIT=16'h1000;
  LUT3 n17927_s2 (
    .F(n17927_5),
    .I0(builder_sync_rhs_array_muxed1_10_10),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(soclinux_sdram_cmd_payload_cas) 
);
defparam n17927_s2.INIT=8'h10;
  LUT2 n17929_s2 (
    .F(n17929_5),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(soclinux_sdram_cmd_payload_a[10]) 
);
defparam n17929_s2.INIT=4'h4;
  LUT3 n17930_s2 (
    .F(n17930_5),
    .I0(n17930_7),
    .I1(n26553_6),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam n17930_s2.INIT=8'h3A;
  LUT3 n17930_s3 (
    .F(n17930_6),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(n16059_4),
    .I2(soclinux_sdram_cmd_payload_we) 
);
defparam n17930_s3.INIT=8'h40;
  LUT4 n17951_s2 (
    .F(n17951_5),
    .I0(builder_soclinux_multiplexer_state[2]),
    .I1(builder_soclinux_multiplexer_state[3]),
    .I2(builder_soclinux_multiplexer_state[0]),
    .I3(builder_soclinux_multiplexer_state[1]) 
);
defparam n17951_s2.INIT=16'h7FFE;
  LUT2 n18527_s2 (
    .F(n18527_5),
    .I0(builder_soclinux_spimaster_state[1]),
    .I1(soclinux_cs_storage[16]) 
);
defparam n18527_s2.INIT=4'h1;
  LUT2 n16287_s2 (
    .F(n16287_5),
    .I0(builder_soclinux_adr[12]),
    .I1(builder_soclinux_adr[13]) 
);
defparam n16287_s2.INIT=4'h1;
  LUT3 n16287_s3 (
    .F(n16287_6),
    .I0(builder_soclinux_adr[9]),
    .I1(builder_soclinux_adr[10]),
    .I2(builder_soclinux_adr[11]) 
);
defparam n16287_s3.INIT=8'h01;
  LUT3 soclinux_rx_phase_31_s5 (
    .F(soclinux_rx_phase_31_10),
    .I0(soclinux_rx_phase[29]),
    .I1(soclinux_rx_phase[28]),
    .I2(soclinux_rx_phase[30]) 
);
defparam soclinux_rx_phase_31_s5.INIT=8'h80;
  LUT2 gw2ddrphy_counter_6_s4 (
    .F(gw2ddrphy_counter_6_9),
    .I0(gw2ddrphy_lock_d),
    .I1(builder_multiregimpl1_regs1) 
);
defparam gw2ddrphy_counter_6_s4.INIT=4'h4;
  LUT2 gw2ddrphy_burstdet_seen_status_1_s4 (
    .F(gw2ddrphy_burstdet_seen_status_1_9),
    .I0(n16447_4),
    .I1(builder_soclinux_we) 
);
defparam gw2ddrphy_burstdet_seen_status_1_s4.INIT=4'h4;
  LUT3 gw2ddrphy_burstdet_seen_status_1_s5 (
    .F(gw2ddrphy_burstdet_seen_status_1_10),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(n26396_9) 
);
defparam gw2ddrphy_burstdet_seen_status_1_s5.INIT=8'h40;
  LUT3 soclinux_sdram_zqcs_executer_counter_5_s5 (
    .F(soclinux_sdram_zqcs_executer_counter_5_10),
    .I0(soclinux_sdram_zqcs_executer_counter[1]),
    .I1(soclinux_sdram_zqcs_executer_counter[5]),
    .I2(n14481_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_5_s5.INIT=8'h10;
  LUT4 soclinux_sdram_bankmachine1_level_3_s4 (
    .F(soclinux_sdram_bankmachine1_level_3_9),
    .I0(soclinux_sdram_bankmachine0_wrport_we_4),
    .I1(soclinux_sdram_bankmachine1_wrport_we_14),
    .I2(soclinux_sdram_bankmachine1_wrport_we_7),
    .I3(soclinux_sdram_bankmachine2_wrport_we_16) 
);
defparam soclinux_sdram_bankmachine1_level_3_s4.INIT=16'h8000;
  LUT4 soclinux_sdram_time0_4_s4 (
    .F(soclinux_sdram_time0_4_9),
    .I0(soclinux_sdram_time0[0]),
    .I1(soclinux_sdram_time0[1]),
    .I2(soclinux_sdram_time0[2]),
    .I3(soclinux_sdram_time0[3]) 
);
defparam soclinux_sdram_time0_4_s4.INIT=16'h0001;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s4 (
    .F(builder_soclinux_litedramwishbone2native_state_1_9),
    .I0(soclinux_sdram_bankmachine0_wrport_we_4),
    .I1(builder_soclinux_litedramwishbone2native_state_1_11),
    .I2(builder_soclinux_litedramwishbone2native_state_1_12),
    .I3(builder_soclinux_litedramwishbone2native_state_1_13) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s4.INIT=16'h000D;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s5 (
    .F(builder_soclinux_litedramwishbone2native_state_1_10),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_interface_we),
    .I2(builder_soclinux_litedramwishbone2native_state[1]),
    .I3(builder_soclinux_litedramwishbone2native_state_1_14) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s5.INIT=16'h00F8;
  LUT4 n16358_s6 (
    .F(n16358_10),
    .I0(soclinux_scratch_storage[1]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_reset_storage[1]),
    .I3(soclinux_uart_tx_fifo_wrport_we_10) 
);
defparam n16358_s6.INIT=16'h0777;
  LUT4 n16359_s6 (
    .F(n16359_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_reset_storage[0]),
    .I2(soclinux_scratch_storage[0]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16359_s6.INIT=16'h0777;
  LUT4 n16523_s11 (
    .F(n16523_15),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[31]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[31]),
    .I3(n16577_28) 
);
defparam n16523_s11.INIT=16'h0777;
  LUT4 n16523_s12 (
    .F(n16523_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[31]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[31]),
    .I3(n16523_20) 
);
defparam n16523_s12.INIT=16'h0777;
  LUT4 n16523_s13 (
    .F(n16523_17),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[63]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[63]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16523_s13.INIT=16'h0777;
  LUT4 n16523_s14 (
    .F(n16523_18),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[63]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[63]),
    .I3(n16563_17) 
);
defparam n16523_s14.INIT=16'h0777;
  LUT4 n16525_s11 (
    .F(n16525_15),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[30]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[30]),
    .I3(n16577_28) 
);
defparam n16525_s11.INIT=16'h0777;
  LUT4 n16525_s12 (
    .F(n16525_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[30]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[62]),
    .I3(n16563_17) 
);
defparam n16525_s12.INIT=16'h0777;
  LUT4 n16525_s13 (
    .F(n16525_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[62]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[30]),
    .I3(n16543_15) 
);
defparam n16525_s13.INIT=16'h0777;
  LUT4 n16525_s14 (
    .F(n16525_18),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[62]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[62]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16525_s14.INIT=16'h0777;
  LUT4 n16527_s11 (
    .F(n16527_15),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[29]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[29]),
    .I3(n16577_28) 
);
defparam n16527_s11.INIT=16'h0777;
  LUT4 n16527_s12 (
    .F(n16527_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[29]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[29]),
    .I3(n16523_20) 
);
defparam n16527_s12.INIT=16'h0777;
  LUT4 n16527_s13 (
    .F(n16527_17),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[61]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[61]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16527_s13.INIT=16'h0777;
  LUT4 n16527_s14 (
    .F(n16527_18),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[61]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[61]),
    .I3(n16563_17) 
);
defparam n16527_s14.INIT=16'h0777;
  LUT4 n16529_s11 (
    .F(n16529_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[60]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[60]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16529_s11.INIT=16'h0777;
  LUT4 n16529_s12 (
    .F(n16529_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[28]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[60]),
    .I3(n16563_17) 
);
defparam n16529_s12.INIT=16'h0777;
  LUT4 n16529_s13 (
    .F(n16529_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[60]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[28]),
    .I3(n16543_15) 
);
defparam n16529_s13.INIT=16'h0777;
  LUT4 n16529_s14 (
    .F(n16529_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[28]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[28]),
    .I3(n16577_28) 
);
defparam n16529_s14.INIT=16'h0777;
  LUT4 n16531_s11 (
    .F(n16531_15),
    .I0(soclinux_sdram_phaseinjector0_wrdata_storage[27]),
    .I1(n16577_28),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[59]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16531_s11.INIT=16'h0777;
  LUT4 n16531_s12 (
    .F(n16531_16),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[59]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[27]),
    .I3(n16543_15) 
);
defparam n16531_s12.INIT=16'h0777;
  LUT4 n16531_s13 (
    .F(n16531_17),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[27]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[27]),
    .I3(n16523_20) 
);
defparam n16531_s13.INIT=16'h0777;
  LUT4 n16531_s14 (
    .F(n16531_18),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[59]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[59]),
    .I3(n16563_17) 
);
defparam n16531_s14.INIT=16'h0777;
  LUT4 n16533_s11 (
    .F(n16533_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[58]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[58]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16533_s11.INIT=16'h0777;
  LUT4 n16533_s12 (
    .F(n16533_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[26]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[58]),
    .I3(n16563_17) 
);
defparam n16533_s12.INIT=16'h0777;
  LUT4 n16533_s13 (
    .F(n16533_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[58]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[26]),
    .I3(n16543_15) 
);
defparam n16533_s13.INIT=16'h0777;
  LUT4 n16533_s14 (
    .F(n16533_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[26]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[26]),
    .I3(n16577_28) 
);
defparam n16533_s14.INIT=16'h0777;
  LUT4 n16535_s11 (
    .F(n16535_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[57]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[57]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16535_s11.INIT=16'h0777;
  LUT4 n16535_s12 (
    .F(n16535_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[25]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[57]),
    .I3(n16563_17) 
);
defparam n16535_s12.INIT=16'h0777;
  LUT4 n16535_s13 (
    .F(n16535_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[57]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[25]),
    .I3(n16543_15) 
);
defparam n16535_s13.INIT=16'h0777;
  LUT4 n16535_s14 (
    .F(n16535_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[25]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[25]),
    .I3(n16577_28) 
);
defparam n16535_s14.INIT=16'h0777;
  LUT4 n16537_s11 (
    .F(n16537_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[56]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[56]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16537_s11.INIT=16'h0777;
  LUT4 n16537_s12 (
    .F(n16537_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[24]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[56]),
    .I3(n16563_17) 
);
defparam n16537_s12.INIT=16'h0777;
  LUT4 n16537_s13 (
    .F(n16537_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[56]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[24]),
    .I3(n16543_15) 
);
defparam n16537_s13.INIT=16'h0777;
  LUT4 n16537_s14 (
    .F(n16537_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[24]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[24]),
    .I3(n16577_28) 
);
defparam n16537_s14.INIT=16'h0777;
  LUT4 n16539_s11 (
    .F(n16539_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[55]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[55]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16539_s11.INIT=16'h0777;
  LUT4 n16539_s12 (
    .F(n16539_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[23]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[55]),
    .I3(n16563_17) 
);
defparam n16539_s12.INIT=16'h0777;
  LUT4 n16539_s13 (
    .F(n16539_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[55]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[23]),
    .I3(n16543_15) 
);
defparam n16539_s13.INIT=16'h0777;
  LUT4 n16539_s14 (
    .F(n16539_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[23]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[23]),
    .I3(n16577_28) 
);
defparam n16539_s14.INIT=16'h0777;
  LUT4 n16541_s11 (
    .F(n16541_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[54]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[54]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16541_s11.INIT=16'h0777;
  LUT4 n16541_s12 (
    .F(n16541_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[22]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[54]),
    .I3(n16563_17) 
);
defparam n16541_s12.INIT=16'h0777;
  LUT4 n16541_s13 (
    .F(n16541_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[54]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[22]),
    .I3(n16543_15) 
);
defparam n16541_s13.INIT=16'h0777;
  LUT4 n16541_s14 (
    .F(n16541_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[22]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[22]),
    .I3(n16577_28) 
);
defparam n16541_s14.INIT=16'h0777;
  LUT4 n16543_s11 (
    .F(n16543_15),
    .I0(builder_soclinux_adr[8]),
    .I1(builder_soclinux_adr[3]),
    .I2(soclinux_uart_tx_fifo_wrport_we_6),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_6) 
);
defparam n16543_s11.INIT=16'h4000;
  LUT4 n16543_s12 (
    .F(n16543_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[21]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[53]),
    .I3(n16561_26) 
);
defparam n16543_s12.INIT=16'h0777;
  LUT4 n16543_s13 (
    .F(n16543_17),
    .I0(n16563_17),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[53]),
    .I2(n16543_18),
    .I3(n16543_19) 
);
defparam n16543_s13.INIT=16'h7000;
  LUT4 n16545_s11 (
    .F(n16545_15),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[20]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[20]),
    .I3(n16577_28) 
);
defparam n16545_s11.INIT=16'h0777;
  LUT4 n16545_s12 (
    .F(n16545_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[20]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[20]),
    .I3(n16523_20) 
);
defparam n16545_s12.INIT=16'h0777;
  LUT4 n16545_s13 (
    .F(n16545_17),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[52]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[52]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16545_s13.INIT=16'h0777;
  LUT4 n16545_s14 (
    .F(n16545_18),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[52]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[52]),
    .I3(n16563_17) 
);
defparam n16545_s14.INIT=16'h0777;
  LUT4 n16547_s11 (
    .F(n16547_15),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[51]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[51]),
    .I3(n16563_17) 
);
defparam n16547_s11.INIT=16'h0777;
  LUT4 n16547_s12 (
    .F(n16547_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[19]),
    .I2(n16547_17),
    .I3(n16547_18) 
);
defparam n16547_s12.INIT=16'h7000;
  LUT4 n16549_s11 (
    .F(n16549_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[50]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[50]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16549_s11.INIT=16'h0777;
  LUT4 n16549_s12 (
    .F(n16549_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[18]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[50]),
    .I3(n16563_17) 
);
defparam n16549_s12.INIT=16'h0777;
  LUT4 n16549_s13 (
    .F(n16549_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[50]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[18]),
    .I3(n16543_15) 
);
defparam n16549_s13.INIT=16'h0777;
  LUT4 n16549_s14 (
    .F(n16549_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[18]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[18]),
    .I3(n16577_28) 
);
defparam n16549_s14.INIT=16'h0777;
  LUT4 n16551_s11 (
    .F(n16551_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[49]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[49]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16551_s11.INIT=16'h0777;
  LUT4 n16551_s12 (
    .F(n16551_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[17]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[49]),
    .I3(n16563_17) 
);
defparam n16551_s12.INIT=16'h0777;
  LUT4 n16551_s13 (
    .F(n16551_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[49]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[17]),
    .I3(n16543_15) 
);
defparam n16551_s13.INIT=16'h0777;
  LUT4 n16551_s14 (
    .F(n16551_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[17]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[17]),
    .I3(n16577_28) 
);
defparam n16551_s14.INIT=16'h0777;
  LUT4 n16553_s11 (
    .F(n16553_15),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[48]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[16]),
    .I3(n16577_28) 
);
defparam n16553_s11.INIT=16'h0777;
  LUT4 n16553_s12 (
    .F(n16553_16),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[16]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[48]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16553_s12.INIT=16'h0777;
  LUT4 n16553_s13 (
    .F(n16553_17),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[16]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[48]),
    .I3(n16563_17) 
);
defparam n16553_s13.INIT=16'h0777;
  LUT4 n16553_s14 (
    .F(n16553_18),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[48]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[16]),
    .I3(n16543_15) 
);
defparam n16553_s14.INIT=16'h0777;
  LUT4 n16555_s11 (
    .F(n16555_15),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[15]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[15]),
    .I3(n16577_28) 
);
defparam n16555_s11.INIT=16'h0777;
  LUT4 n16555_s12 (
    .F(n16555_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[15]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[15]),
    .I3(n16523_20) 
);
defparam n16555_s12.INIT=16'h0777;
  LUT4 n16555_s13 (
    .F(n16555_17),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[47]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[47]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16555_s13.INIT=16'h0777;
  LUT4 n16555_s14 (
    .F(n16555_18),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[47]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[47]),
    .I3(n16563_17) 
);
defparam n16555_s14.INIT=16'h0777;
  LUT4 n16557_s11 (
    .F(n16557_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[46]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[46]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16557_s11.INIT=16'h0777;
  LUT4 n16557_s12 (
    .F(n16557_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[14]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[46]),
    .I3(n16563_17) 
);
defparam n16557_s12.INIT=16'h0777;
  LUT4 n16557_s13 (
    .F(n16557_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[46]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[14]),
    .I3(n16543_15) 
);
defparam n16557_s13.INIT=16'h0777;
  LUT4 n16557_s14 (
    .F(n16557_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[14]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[14]),
    .I3(n16577_28) 
);
defparam n16557_s14.INIT=16'h0777;
  LUT4 n16559_s11 (
    .F(n16559_15),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[45]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[45]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16559_s11.INIT=16'h0777;
  LUT4 n16559_s12 (
    .F(n16559_16),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[13]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[45]),
    .I3(n16563_17) 
);
defparam n16559_s12.INIT=16'h0777;
  LUT4 n16559_s13 (
    .F(n16559_17),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[45]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[13]),
    .I3(n16543_15) 
);
defparam n16559_s13.INIT=16'h0777;
  LUT4 n16559_s14 (
    .F(n16559_18),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[13]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[13]),
    .I3(n16577_28) 
);
defparam n16559_s14.INIT=16'h0777;
  LUT3 n16561_s14 (
    .F(n16561_18),
    .I0(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I1(soclinux_sdram_phaseinjector1_address_storage[12]),
    .I2(n16561_21) 
);
defparam n16561_s14.INIT=8'h70;
  LUT3 n16561_s15 (
    .F(n16561_19),
    .I0(n16561_22),
    .I1(n16561_23),
    .I2(n16561_24) 
);
defparam n16561_s15.INIT=8'h80;
  LUT3 n16563_s13 (
    .F(n16563_17),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(n16561_20) 
);
defparam n16563_s13.INIT=8'h40;
  LUT3 n16563_s14 (
    .F(n16563_18),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[11]),
    .I2(n16563_20) 
);
defparam n16563_s14.INIT=8'h70;
  LUT3 n16563_s15 (
    .F(n16563_19),
    .I0(n16563_21),
    .I1(n16563_22),
    .I2(n16563_23) 
);
defparam n16563_s15.INIT=8'h80;
  LUT3 n16565_s13 (
    .F(n16565_17),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[42]),
    .I2(n16565_19) 
);
defparam n16565_s13.INIT=8'h70;
  LUT3 n16565_s14 (
    .F(n16565_18),
    .I0(n16565_20),
    .I1(n16565_21),
    .I2(n16565_22) 
);
defparam n16565_s14.INIT=8'h80;
  LUT3 n16567_s13 (
    .F(n16567_17),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[41]),
    .I2(n16567_19) 
);
defparam n16567_s13.INIT=8'h70;
  LUT3 n16567_s14 (
    .F(n16567_18),
    .I0(n16567_20),
    .I1(n16567_21),
    .I2(n16567_22) 
);
defparam n16567_s14.INIT=8'h80;
  LUT3 n16569_s13 (
    .F(n16569_17),
    .I0(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I1(soclinux_sdram_phaseinjector1_address_storage[8]),
    .I2(n16569_19) 
);
defparam n16569_s13.INIT=8'h70;
  LUT3 n16569_s14 (
    .F(n16569_18),
    .I0(n16569_20),
    .I1(n16569_21),
    .I2(n16569_22) 
);
defparam n16569_s14.INIT=8'h80;
  LUT3 n16571_s15 (
    .F(n16571_19),
    .I0(n16577_28),
    .I1(soclinux_sdram_phaseinjector0_wrdata_storage[7]),
    .I2(n16571_21) 
);
defparam n16571_s15.INIT=8'h70;
  LUT4 n16571_s16 (
    .F(n16571_20),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_sdram_phaseinjector0_command_storage[7]),
    .I2(n16571_22),
    .I3(n16571_23) 
);
defparam n16571_s16.INIT=16'h7000;
  LUT3 n16573_s15 (
    .F(n16573_19),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[38]),
    .I2(n16573_21) 
);
defparam n16573_s15.INIT=8'h70;
  LUT4 n16573_s16 (
    .F(n16573_20),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_sdram_phaseinjector0_command_storage[6]),
    .I2(n16573_22),
    .I3(n16573_23) 
);
defparam n16573_s16.INIT=16'h7000;
  LUT3 n16575_s15 (
    .F(n16575_19),
    .I0(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I1(soclinux_sdram_phaseinjector1_address_storage[5]),
    .I2(n16575_21) 
);
defparam n16575_s15.INIT=8'h70;
  LUT4 n16575_s16 (
    .F(n16575_20),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_sdram_phaseinjector0_command_storage[5]),
    .I2(n16575_22),
    .I3(n16575_23) 
);
defparam n16575_s16.INIT=16'h7000;
  LUT3 n16577_s16 (
    .F(n16577_20),
    .I0(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I1(soclinux_sdram_phaseinjector1_command_storage[4]),
    .I2(n16577_22) 
);
defparam n16577_s16.INIT=8'h70;
  LUT4 n16577_s17 (
    .F(n16577_21),
    .I0(gw2ddrphy_burstdet_seen_status_1_10),
    .I1(soclinux_sdram_phaseinjector0_wrdata_storage[36]),
    .I2(n16577_23),
    .I3(n16577_24) 
);
defparam n16577_s17.INIT=16'h7000;
  LUT2 n16579_s16 (
    .F(n16579_20),
    .I0(soclinux_sdram_phaseinjector0_wrdata_storage[3]),
    .I1(n16577_28) 
);
defparam n16579_s16.INIT=4'h8;
  LUT4 n16579_s17 (
    .F(n16579_21),
    .I0(n16579_22),
    .I1(n16579_23),
    .I2(n16579_24),
    .I3(n16579_25) 
);
defparam n16579_s17.INIT=16'h8000;
  LUT4 n16581_s18 (
    .F(n16581_22),
    .I0(n14045_10),
    .I1(soclinux_sdram_phaseinjector0_baddress_storage[2]),
    .I2(n16581_26),
    .I3(n16581_27) 
);
defparam n16581_s18.INIT=16'h7000;
  LUT4 n16581_s19 (
    .F(n16581_23),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_sdram_phaseinjector0_command_storage[2]),
    .I2(soclinux_sdram_phaseinjector0_rddata_status[34]),
    .I3(builder_csr_bankarray_csrbank6_ev_enable0_re_8) 
);
defparam n16581_s19.INIT=16'h0777;
  LUT4 n16581_s20 (
    .F(n16581_24),
    .I0(soclinux_sdram_phaseinjector1_command_storage[2]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[34]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16581_s20.INIT=16'h0777;
  LUT4 n16581_s21 (
    .F(n16581_25),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[2]),
    .I2(n16581_28),
    .I3(n16581_29) 
);
defparam n16581_s21.INIT=16'h7000;
  LUT4 n16583_s18 (
    .F(n16583_22),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_sdram_storage[1]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[33]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16583_s18.INIT=16'h0777;
  LUT4 n16583_s19 (
    .F(n16583_23),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[1]),
    .I1(n16523_20),
    .I2(n16583_26),
    .I3(n14045_12) 
);
defparam n16583_s19.INIT=16'h0777;
  LUT4 n16583_s20 (
    .F(n16583_24),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[1]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[1]),
    .I3(n16543_15) 
);
defparam n16583_s20.INIT=16'h0777;
  LUT4 n16583_s21 (
    .F(n16583_25),
    .I0(n16583_27),
    .I1(n16583_28),
    .I2(n16583_29),
    .I3(n16583_30) 
);
defparam n16583_s21.INIT=16'h8000;
  LUT4 n16585_s18 (
    .F(n16585_22),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[0]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[0]),
    .I3(n16577_28) 
);
defparam n16585_s18.INIT=16'h0777;
  LUT4 n16585_s19 (
    .F(n16585_23),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[0]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[32]),
    .I3(n16561_26) 
);
defparam n16585_s19.INIT=16'h0777;
  LUT4 n16585_s20 (
    .F(n16585_24),
    .I0(n16585_26),
    .I1(n16585_27),
    .I2(n16585_28),
    .I3(n16585_29) 
);
defparam n16585_s20.INIT=16'h8000;
  LUT4 n16585_s21 (
    .F(n16585_25),
    .I0(soclinux_sdram_phaseinjector1_command_storage[0]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector1_address_storage[0]),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam n16585_s21.INIT=16'h0777;
  LUT4 n16817_s6 (
    .F(n16817_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[15]),
    .I2(soclinux_storage[15]),
    .I3(n16577_28) 
);
defparam n16817_s6.INIT=16'h0777;
  LUT4 n16819_s6 (
    .F(n16819_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[14]),
    .I2(soclinux_storage[14]),
    .I3(n16577_28) 
);
defparam n16819_s6.INIT=16'h0777;
  LUT4 n16821_s6 (
    .F(n16821_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[13]),
    .I2(soclinux_storage[13]),
    .I3(n16577_28) 
);
defparam n16821_s6.INIT=16'h0777;
  LUT4 n16823_s6 (
    .F(n16823_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[12]),
    .I2(soclinux_storage[12]),
    .I3(n16577_28) 
);
defparam n16823_s6.INIT=16'h0777;
  LUT4 n16825_s6 (
    .F(n16825_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[11]),
    .I2(soclinux_storage[11]),
    .I3(n16577_28) 
);
defparam n16825_s6.INIT=16'h0777;
  LUT4 n16827_s6 (
    .F(n16827_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[10]),
    .I2(soclinux_storage[10]),
    .I3(n16577_28) 
);
defparam n16827_s6.INIT=16'h0777;
  LUT4 n16829_s6 (
    .F(n16829_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[9]),
    .I2(soclinux_storage[9]),
    .I3(n16577_28) 
);
defparam n16829_s6.INIT=16'h0777;
  LUT4 n16831_s6 (
    .F(n16831_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[8]),
    .I2(soclinux_storage[8]),
    .I3(n16577_28) 
);
defparam n16831_s6.INIT=16'h0777;
  LUT4 n16833_s8 (
    .F(n16833_12),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[7]),
    .I2(soclinux_mosi_storage[7]),
    .I3(n16299_13) 
);
defparam n16833_s8.INIT=16'h0777;
  LUT4 n16833_s9 (
    .F(n16833_13),
    .I0(n26396_7),
    .I1(soclinux_miso[7]),
    .I2(soclinux_storage[7]),
    .I3(n16577_28) 
);
defparam n16833_s9.INIT=16'h0777;
  LUT4 n16835_s8 (
    .F(n16835_12),
    .I0(n26396_7),
    .I1(soclinux_miso[6]),
    .I2(soclinux_storage[6]),
    .I3(n16577_28) 
);
defparam n16835_s8.INIT=16'h0777;
  LUT4 n16835_s9 (
    .F(n16835_13),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[6]),
    .I2(soclinux_mosi_storage[6]),
    .I3(n16299_13) 
);
defparam n16835_s9.INIT=16'h0777;
  LUT4 n16837_s8 (
    .F(n16837_12),
    .I0(n16299_13),
    .I1(soclinux_mosi_storage[5]),
    .I2(soclinux_storage[5]),
    .I3(n16577_28) 
);
defparam n16837_s8.INIT=16'h0777;
  LUT4 n16837_s9 (
    .F(n16837_13),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[5]),
    .I2(soclinux_miso[5]),
    .I3(n26396_7) 
);
defparam n16837_s9.INIT=16'h0777;
  LUT4 n16839_s8 (
    .F(n16839_12),
    .I0(n26396_7),
    .I1(soclinux_miso[4]),
    .I2(soclinux_storage[4]),
    .I3(n16577_28) 
);
defparam n16839_s8.INIT=16'h0777;
  LUT4 n16839_s9 (
    .F(n16839_13),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[4]),
    .I2(soclinux_mosi_storage[4]),
    .I3(n16299_13) 
);
defparam n16839_s9.INIT=16'h0777;
  LUT4 n16841_s8 (
    .F(n16841_12),
    .I0(n26396_7),
    .I1(soclinux_miso[3]),
    .I2(soclinux_storage[3]),
    .I3(n16577_28) 
);
defparam n16841_s8.INIT=16'h0777;
  LUT4 n16841_s9 (
    .F(n16841_13),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[3]),
    .I2(soclinux_mosi_storage[3]),
    .I3(n16299_13) 
);
defparam n16841_s9.INIT=16'h0777;
  LUT4 n16843_s8 (
    .F(n16843_12),
    .I0(n16299_13),
    .I1(soclinux_mosi_storage[2]),
    .I2(soclinux_storage[2]),
    .I3(n16577_28) 
);
defparam n16843_s8.INIT=16'h0777;
  LUT4 n16843_s9 (
    .F(n16843_13),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[2]),
    .I2(soclinux_miso[2]),
    .I3(n26396_7) 
);
defparam n16843_s9.INIT=16'h0777;
  LUT4 n16846_s10 (
    .F(n16846_14),
    .I0(soclinux_control_re),
    .I1(soclinux_control_storage[0]),
    .I2(n26355_5),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16846_s10.INIT=16'h7000;
  LUT4 n16846_s11 (
    .F(n16846_15),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[0]),
    .I2(soclinux_mosi_storage[0]),
    .I3(n16299_13) 
);
defparam n16846_s11.INIT=16'h0777;
  LUT4 n16846_s12 (
    .F(n16846_16),
    .I0(soclinux_miso[0]),
    .I1(n26396_7),
    .I2(soclinux_cs_storage[0]),
    .I3(n14045_10) 
);
defparam n16846_s12.INIT=16'h0777;
  LUT4 n16846_s13 (
    .F(n16846_17),
    .I0(soclinux_storage[0]),
    .I1(n16577_28),
    .I2(soclinux_loopback_storage),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16846_s13.INIT=16'h0777;
  LUT4 n16944_s6 (
    .F(n16944_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[31]),
    .I2(soclinux_timer_reload_storage[31]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16944_s6.INIT=16'h0777;
  LUT4 n16946_s6 (
    .F(n16946_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[30]),
    .I2(soclinux_timer_reload_storage[30]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16946_s6.INIT=16'h0777;
  LUT4 n16948_s6 (
    .F(n16948_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[29]),
    .I2(soclinux_timer_reload_storage[29]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16948_s6.INIT=16'h0777;
  LUT4 n16950_s6 (
    .F(n16950_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[28]),
    .I2(soclinux_timer_reload_storage[28]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16950_s6.INIT=16'h0777;
  LUT4 n16952_s6 (
    .F(n16952_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[27]),
    .I2(soclinux_timer_reload_storage[27]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16952_s6.INIT=16'h0777;
  LUT4 n16954_s6 (
    .F(n16954_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[26]),
    .I2(soclinux_timer_reload_storage[26]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16954_s6.INIT=16'h0777;
  LUT4 n16956_s6 (
    .F(n16956_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[25]),
    .I2(soclinux_timer_reload_storage[25]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16956_s6.INIT=16'h0777;
  LUT4 n16958_s6 (
    .F(n16958_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[24]),
    .I2(soclinux_timer_reload_storage[24]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16958_s6.INIT=16'h0777;
  LUT4 n16960_s6 (
    .F(n16960_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[23]),
    .I2(soclinux_timer_reload_storage[23]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16960_s6.INIT=16'h0777;
  LUT4 n16962_s6 (
    .F(n16962_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[22]),
    .I2(soclinux_timer_reload_storage[22]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16962_s6.INIT=16'h0777;
  LUT4 n16964_s6 (
    .F(n16964_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[21]),
    .I2(soclinux_timer_reload_storage[21]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16964_s6.INIT=16'h0777;
  LUT4 n16966_s6 (
    .F(n16966_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[20]),
    .I2(soclinux_timer_reload_storage[20]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16966_s6.INIT=16'h0777;
  LUT4 n16968_s6 (
    .F(n16968_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[19]),
    .I2(soclinux_timer_reload_storage[19]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16968_s6.INIT=16'h0777;
  LUT4 n16970_s6 (
    .F(n16970_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[18]),
    .I2(soclinux_timer_reload_storage[18]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16970_s6.INIT=16'h0777;
  LUT4 n16972_s6 (
    .F(n16972_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[17]),
    .I2(soclinux_timer_reload_storage[17]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16972_s6.INIT=16'h0777;
  LUT4 n16974_s6 (
    .F(n16974_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[16]),
    .I2(soclinux_timer_reload_storage[16]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16974_s6.INIT=16'h0777;
  LUT4 n16976_s6 (
    .F(n16976_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[15]),
    .I2(soclinux_timer_reload_storage[15]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16976_s6.INIT=16'h0777;
  LUT4 n16978_s6 (
    .F(n16978_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[14]),
    .I2(soclinux_timer_reload_storage[14]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16978_s6.INIT=16'h0777;
  LUT4 n16980_s6 (
    .F(n16980_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[13]),
    .I2(soclinux_timer_reload_storage[13]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16980_s6.INIT=16'h0777;
  LUT4 n16982_s6 (
    .F(n16982_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[12]),
    .I2(soclinux_timer_reload_storage[12]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16982_s6.INIT=16'h0777;
  LUT4 n16984_s6 (
    .F(n16984_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[11]),
    .I2(soclinux_timer_reload_storage[11]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16984_s6.INIT=16'h0777;
  LUT4 n16986_s6 (
    .F(n16986_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[10]),
    .I2(soclinux_timer_reload_storage[10]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16986_s6.INIT=16'h0777;
  LUT4 n16988_s6 (
    .F(n16988_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[9]),
    .I2(soclinux_timer_reload_storage[9]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16988_s6.INIT=16'h0777;
  LUT4 n16990_s6 (
    .F(n16990_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[8]),
    .I2(soclinux_timer_reload_storage[8]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16990_s6.INIT=16'h0777;
  LUT4 n16992_s6 (
    .F(n16992_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[7]),
    .I2(soclinux_timer_reload_storage[7]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16992_s6.INIT=16'h0777;
  LUT4 n16994_s6 (
    .F(n16994_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[6]),
    .I2(soclinux_timer_reload_storage[6]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16994_s6.INIT=16'h0777;
  LUT4 n16996_s6 (
    .F(n16996_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[5]),
    .I2(soclinux_timer_reload_storage[5]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16996_s6.INIT=16'h0777;
  LUT4 n16998_s6 (
    .F(n16998_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[4]),
    .I2(soclinux_timer_reload_storage[4]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16998_s6.INIT=16'h0777;
  LUT4 n17000_s6 (
    .F(n17000_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[3]),
    .I2(soclinux_timer_reload_storage[3]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n17000_s6.INIT=16'h0777;
  LUT4 n17002_s6 (
    .F(n17002_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[2]),
    .I2(soclinux_timer_reload_storage[2]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n17002_s6.INIT=16'h0777;
  LUT4 n17004_s6 (
    .F(n17004_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[1]),
    .I2(soclinux_timer_reload_storage[1]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n17004_s6.INIT=16'h0777;
  LUT4 n17005_s11 (
    .F(n17005_15),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_timer_load_storage[0]),
    .I2(soclinux_timer_zero_pending),
    .I3(n16577_28) 
);
defparam n17005_s11.INIT=16'h0777;
  LUT4 n17005_s12 (
    .F(n17005_16),
    .I0(n14045_10),
    .I1(soclinux_timer_value_status[0]),
    .I2(n17005_17),
    .I3(n17005_18) 
);
defparam n17005_s12.INIT=16'h7000;
  LUT3 n17134_s7 (
    .F(n17134_11),
    .I0(n26396_7),
    .I1(soclinux_uart_rx_fifo_readable),
    .I2(n17134_12) 
);
defparam n17134_s7.INIT=8'h70;
  LUT4 n17135_s14 (
    .F(n17135_18),
    .I0(soclinux_uart_enable_storage[0]),
    .I1(gw2ddrphy_burstdet_seen_status_1_10),
    .I2(soclinux_uart_tx_pending),
    .I3(n14045_10) 
);
defparam n17135_s14.INIT=16'h0777;
  LUT4 n17135_s15 (
    .F(n17135_19),
    .I0(soclinux_uart_rx_fifo_readable),
    .I1(n16299_13),
    .I2(soclinux_uart_tx_fifo_readable),
    .I3(n16577_28) 
);
defparam n17135_s15.INIT=16'hB0BB;
  LUT4 n17135_s16 (
    .F(n17135_20),
    .I0(soclinux_uart_rx_fifo_wrport_we_4),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(storage_1_dat1[0]),
    .I3(soclinux_uart_tx_fifo_wrport_we_10) 
);
defparam n17135_s16.INIT=16'h0777;
  LUT4 n16845_s10 (
    .F(n16845_14),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_control_storage[1]),
    .I2(soclinux_mosi_storage[1]),
    .I3(n16299_13) 
);
defparam n16845_s10.INIT=16'h0777;
  LUT4 n16845_s11 (
    .F(n16845_15),
    .I0(n26396_7),
    .I1(soclinux_miso[1]),
    .I2(soclinux_storage[1]),
    .I3(n16577_28) 
);
defparam n16845_s11.INIT=16'h0777;
  LUT4 tag_mem_s65 (
    .F(tag_mem_116),
    .I0(builder_soclinux_fullmemorywe_state_1_10),
    .I1(tag_mem_117),
    .I2(soclinux_tag_di_dirty),
    .I3(builder_soclinux_fullmemorywe_state[0]) 
);
defparam tag_mem_s65.INIT=16'h0305;
  LUT4 builder_soclinux_multiplexer_next_state_2_s44 (
    .F(builder_soclinux_multiplexer_next_state_2_58),
    .I0(builder_soclinux_multiplexer_next_state_2_61),
    .I1(builder_soclinux_multiplexer_next_state_2_62),
    .I2(builder_soclinux_bankmachine0_next_state_2_34),
    .I3(n26544_5) 
);
defparam builder_soclinux_multiplexer_next_state_2_s44.INIT=16'h008F;
  LUT3 builder_soclinux_multiplexer_next_state_2_s45 (
    .F(builder_soclinux_multiplexer_next_state_2_59),
    .I0(soclinux_sdram_time0[4]),
    .I1(soclinux_sdram_time0_4_9),
    .I2(builder_soclinux_multiplexer_next_state_2_63) 
);
defparam builder_soclinux_multiplexer_next_state_2_s45.INIT=8'h0B;
  LUT3 builder_soclinux_multiplexer_next_state_2_s46 (
    .F(builder_soclinux_multiplexer_next_state_2_60),
    .I0(builder_soclinux_multiplexer_next_state_2_64),
    .I1(builder_soclinux_multiplexer_state[1]),
    .I2(builder_soclinux_multiplexer_state[2]) 
);
defparam builder_soclinux_multiplexer_next_state_2_s46.INIT=8'h87;
  LUT4 builder_soclinux_multiplexer_state_3_s4 (
    .F(builder_soclinux_multiplexer_state_3_9),
    .I0(soclinux_sdram_twtrcon_ready),
    .I1(builder_soclinux_multiplexer_state_3_11),
    .I2(builder_soclinux_multiplexer_state[0]),
    .I3(builder_soclinux_multiplexer_state[1]) 
);
defparam builder_soclinux_multiplexer_state_3_s4.INIT=16'h5300;
  LUT4 builder_soclinux_multiplexer_state_3_s5 (
    .F(builder_soclinux_multiplexer_state_3_10),
    .I0(builder_soclinux_multiplexer_next_state_2_58),
    .I1(soclinux_sdram_time1_3_11),
    .I2(builder_soclinux_multiplexer_next_state_2_63),
    .I3(builder_soclinux_multiplexer_next_state_0_47) 
);
defparam builder_soclinux_multiplexer_state_3_s5.INIT=16'hF100;
  LUT2 builder_soclinux_fullmemorywe_state_1_s4 (
    .F(builder_soclinux_fullmemorywe_state_1_9),
    .I0(soclinux_pbus_cyc),
    .I1(builder_slave_sel[4]) 
);
defparam builder_soclinux_fullmemorywe_state_1_s4.INIT=4'h8;
  LUT3 builder_soclinux_fullmemorywe_state_1_s5 (
    .F(builder_soclinux_fullmemorywe_state_1_10),
    .I0(soclinux_aborted),
    .I1(builder_soclinux_fullmemorywe_state[1]),
    .I2(builder_soclinux_litedramwishbone2native_state_1_10) 
);
defparam builder_soclinux_fullmemorywe_state_1_s5.INIT=8'h40;
  LUT2 builder_soclinux_bankmachine0_state_2_s5 (
    .F(builder_soclinux_bankmachine0_state_2_10),
    .I0(builder_soclinux_bankmachine0_state[0]),
    .I1(builder_soclinux_bankmachine0_state[1]) 
);
defparam builder_soclinux_bankmachine0_state_2_s5.INIT=4'h1;
  LUT3 builder_soclinux_bankmachine0_state_2_s6 (
    .F(builder_soclinux_bankmachine0_state_2_11),
    .I0(n26525_5),
    .I1(builder_soclinux_bankmachine0_state[0]),
    .I2(builder_soclinux_bankmachine0_state_2_12) 
);
defparam builder_soclinux_bankmachine0_state_2_s6.INIT=8'h7C;
  LUT2 builder_soclinux_bankmachine1_state_2_s5 (
    .F(builder_soclinux_bankmachine1_state_2_10),
    .I0(builder_soclinux_bankmachine1_state[0]),
    .I1(builder_soclinux_bankmachine1_state[1]) 
);
defparam builder_soclinux_bankmachine1_state_2_s5.INIT=4'h1;
  LUT4 builder_soclinux_bankmachine1_state_2_s6 (
    .F(builder_soclinux_bankmachine1_state_2_11),
    .I0(builder_soclinux_bankmachine1_state[0]),
    .I1(builder_soclinux_bankmachine1_state_2_12),
    .I2(builder_soclinux_bankmachine1_state[2]),
    .I3(builder_soclinux_bankmachine1_state_2_13) 
);
defparam builder_soclinux_bankmachine1_state_2_s6.INIT=16'h000E;
  LUT2 builder_soclinux_bankmachine2_state_2_s5 (
    .F(builder_soclinux_bankmachine2_state_2_10),
    .I0(builder_soclinux_bankmachine2_state[0]),
    .I1(builder_soclinux_bankmachine2_state[1]) 
);
defparam builder_soclinux_bankmachine2_state_2_s5.INIT=4'h1;
  LUT4 builder_soclinux_bankmachine2_state_2_s6 (
    .F(builder_soclinux_bankmachine2_state_2_11),
    .I0(n26539_8),
    .I1(builder_soclinux_bankmachine2_state_2_12),
    .I2(builder_soclinux_bankmachine2_state[2]),
    .I3(builder_soclinux_bankmachine2_state_2_13) 
);
defparam builder_soclinux_bankmachine2_state_2_s6.INIT=16'h000B;
  LUT4 builder_soclinux_bankmachine3_state_2_s5 (
    .F(builder_soclinux_bankmachine3_state_2_10),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(soclinux_sdram_trrdcon_valid_7),
    .I3(builder_soclinux_bankmachine3_state_2_15) 
);
defparam builder_soclinux_bankmachine3_state_2_s5.INIT=16'h0100;
  LUT4 builder_soclinux_bankmachine3_state_2_s6 (
    .F(builder_soclinux_bankmachine3_state_2_11),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine3_state_2_13),
    .I2(builder_soclinux_bankmachine3_state[0]),
    .I3(builder_soclinux_bankmachine3_state[1]) 
);
defparam builder_soclinux_bankmachine3_state_2_s6.INIT=16'h030D;
  LUT2 builder_soclinux_bankmachine4_state_2_s5 (
    .F(builder_soclinux_bankmachine4_state_2_10),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_soclinux_bankmachine4_state_2_s5.INIT=4'h1;
  LUT4 builder_soclinux_bankmachine4_state_2_s6 (
    .F(builder_soclinux_bankmachine4_state_2_11),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine4_state[1]),
    .I2(builder_soclinux_bankmachine4_state[2]),
    .I3(builder_soclinux_bankmachine4_state_2_12) 
);
defparam builder_soclinux_bankmachine4_state_2_s6.INIT=16'hE3FC;
  LUT4 builder_soclinux_bankmachine5_state_2_s5 (
    .F(builder_soclinux_bankmachine5_state_2_10),
    .I0(builder_soclinux_bankmachine5_state_2_12),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine5_state[0]),
    .I3(builder_soclinux_bankmachine5_state[2]) 
);
defparam builder_soclinux_bankmachine5_state_2_s5.INIT=16'h00F4;
  LUT4 builder_soclinux_bankmachine5_state_2_s6 (
    .F(builder_soclinux_bankmachine5_state_2_11),
    .I0(builder_soclinux_bankmachine5_state[0]),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine0_next_state_2_34),
    .I3(builder_soclinux_bankmachine5_state[2]) 
);
defparam builder_soclinux_bankmachine5_state_2_s6.INIT=16'h0100;
  LUT2 builder_soclinux_bankmachine6_state_2_s5 (
    .F(builder_soclinux_bankmachine6_state_2_10),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_soclinux_bankmachine6_state_2_s5.INIT=4'h4;
  LUT4 builder_soclinux_bankmachine6_state_2_s6 (
    .F(builder_soclinux_bankmachine6_state_2_11),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine6_state_2_12),
    .I2(builder_soclinux_bankmachine6_state_2_13),
    .I3(builder_soclinux_bankmachine6_state[2]) 
);
defparam builder_soclinux_bankmachine6_state_2_s6.INIT=16'hBBF0;
  LUT2 builder_soclinux_bankmachine7_state_2_s5 (
    .F(builder_soclinux_bankmachine7_state_2_10),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_soclinux_bankmachine7_state_2_s5.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine7_state_2_s6 (
    .F(builder_soclinux_bankmachine7_state_2_11),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(builder_soclinux_bankmachine7_state[1]),
    .I2(builder_soclinux_bankmachine7_state[2]),
    .I3(builder_soclinux_bankmachine7_state_2_12) 
);
defparam builder_soclinux_bankmachine7_state_2_s6.INIT=16'hE3FC;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s10 (
    .F(soclinux_sdram_choose_cmd_grant_2_14),
    .I0(n17951_8),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(soclinux_sdram_trrdcon_valid_7),
    .I3(soclinux_sdram_trrdcon_valid_6) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s10.INIT=16'h000E;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s11 (
    .F(soclinux_sdram_choose_cmd_grant_2_15),
    .I0(soclinux_sdram_choose_cmd_grant_2_17),
    .I1(soclinux_sdram_choose_cmd_grant_2_26),
    .I2(n15789_66),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s11.INIT=16'hE000;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s12 (
    .F(soclinux_sdram_choose_cmd_grant_2_16),
    .I0(soclinux_sdram_choose_cmd_grant_2_19),
    .I1(soclinux_sdram_choose_cmd_grant_2_24),
    .I2(soclinux_sdram_choose_cmd_grant[2]),
    .I3(n15789_64) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s12.INIT=16'h0E00;
  LUT2 soclinux_sdram_choose_req_grant_2_s10 (
    .F(soclinux_sdram_choose_req_grant_2_14),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_tccdcon_ready) 
);
defparam soclinux_sdram_choose_req_grant_2_s10.INIT=4'h4;
  LUT4 soclinux_sdram_choose_req_grant_2_s11 (
    .F(soclinux_sdram_choose_req_grant_2_15),
    .I0(builder_sync_rhs_array_muxed13_11),
    .I1(builder_sync_rhs_array_muxed13_12),
    .I2(builder_sync_rhs_array_muxed13_13),
    .I3(soclinux_sdram_choose_req_grant_2_18) 
);
defparam soclinux_sdram_choose_req_grant_2_s11.INIT=16'h00F4;
  LUT4 soclinux_sdram_choose_req_grant_2_s12 (
    .F(soclinux_sdram_choose_req_grant_2_16),
    .I0(soclinux_sdram_choose_req_grant_2_19),
    .I1(soclinux_sdram_choose_req_grant_2_31),
    .I2(soclinux_sdram_choose_req_grant_2_29),
    .I3(n15963_63) 
);
defparam soclinux_sdram_choose_req_grant_2_s12.INIT=16'h1000;
  LUT4 soclinux_sdram_choose_req_grant_2_s13 (
    .F(soclinux_sdram_choose_req_grant_2_17),
    .I0(soclinux_sdram_choose_req_grant_2_22),
    .I1(soclinux_sdram_choose_req_grant_2_23),
    .I2(soclinux_sdram_choose_req_grant_2_24),
    .I3(soclinux_sdram_choose_req_grant_2_25) 
);
defparam soclinux_sdram_choose_req_grant_2_s13.INIT=16'hF400;
  LUT2 n16170_s2 (
    .F(n16170_6),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(builder_soclinux_spimaster_state[1]) 
);
defparam n16170_s2.INIT=4'h4;
  LUT4 n14491_s2 (
    .F(n14491_6),
    .I0(soclinux_sdram_zqcs_executer_counter[0]),
    .I1(soclinux_sdram_zqcs_executer_counter[1]),
    .I2(soclinux_sdram_zqcs_executer_counter[2]),
    .I3(soclinux_sdram_zqcs_executer_counter[3]) 
);
defparam n14491_s2.INIT=16'h8000;
  LUT4 n14385_s2 (
    .F(n14385_6),
    .I0(soclinux_sdram_sequencer_counter[0]),
    .I1(soclinux_sdram_sequencer_counter[1]),
    .I2(soclinux_sdram_sequencer_counter[2]),
    .I3(soclinux_sdram_sequencer_counter[3]) 
);
defparam n14385_s2.INIT=16'h8000;
  LUT2 n13994_s2 (
    .F(n13994_6),
    .I0(gw2ddrphy_rdly1[1]),
    .I1(gw2ddrphy_rdly1[0]) 
);
defparam n13994_s2.INIT=4'h8;
  LUT2 n13942_s2 (
    .F(n13942_6),
    .I0(gw2ddrphy_rdly0[1]),
    .I1(gw2ddrphy_rdly0[0]) 
);
defparam n13942_s2.INIT=4'h8;
  LUT4 n13299_s2 (
    .F(n13299_6),
    .I0(gw2ddrphy_counter[0]),
    .I1(gw2ddrphy_counter[1]),
    .I2(gw2ddrphy_counter[2]),
    .I3(gw2ddrphy_counter[3]) 
);
defparam n13299_s2.INIT=16'h8000;
  LUT4 builder_sync_rhs_array_muxed13_s6 (
    .F(builder_sync_rhs_array_muxed13_11),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I1(soclinux_sdram_choose_req_grant[1]),
    .I2(soclinux_sdram_bankmachine5_do_read_5),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed13_s6.INIT=16'h0700;
  LUT4 builder_sync_rhs_array_muxed13_s7 (
    .F(builder_sync_rhs_array_muxed13_12),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(n15877_8),
    .I2(soclinux_sdram_choose_req_grant[2]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed13_s7.INIT=16'hF0B0;
  LUT4 builder_sync_rhs_array_muxed13_s8 (
    .F(builder_sync_rhs_array_muxed13_13),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(builder_sync_rhs_array_muxed13_15),
    .I3(builder_sync_rhs_array_muxed13_16) 
);
defparam builder_sync_rhs_array_muxed13_s8.INIT=16'h0D00;
  LUT4 builder_sync_rhs_array_muxed13_s9 (
    .F(builder_sync_rhs_array_muxed13_14),
    .I0(builder_sync_rhs_array_muxed13_17),
    .I1(builder_sync_rhs_array_muxed13_18),
    .I2(n17951_5),
    .I3(soclinux_sdram_choose_req_grant_2_14) 
);
defparam builder_sync_rhs_array_muxed13_s9.INIT=16'hD000;
  LUT4 builder_sync_rhs_array_muxed8_0_s6 (
    .F(builder_sync_rhs_array_muxed8_0_11),
    .I0(builder_sync_rhs_array_muxed8_0_30),
    .I1(builder_sync_rhs_array_muxed8_0_14),
    .I2(builder_sync_rhs_array_muxed8_0_15),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_0_s6.INIT=16'hF0EE;
  LUT4 builder_sync_rhs_array_muxed8_0_s7 (
    .F(builder_sync_rhs_array_muxed8_0_12),
    .I0(builder_sync_rhs_array_muxed8_0_32),
    .I1(builder_sync_rhs_array_muxed8_0_17),
    .I2(builder_sync_rhs_array_muxed8_0_18),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_0_s7.INIT=16'hF0EE;
  LUT4 builder_sync_rhs_array_muxed8_1_s6 (
    .F(builder_sync_rhs_array_muxed8_1_11),
    .I0(builder_sync_rhs_array_muxed8_1_30),
    .I1(builder_sync_rhs_array_muxed8_1_14),
    .I2(builder_sync_rhs_array_muxed8_1_15),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_1_s6.INIT=16'hF0BB;
  LUT4 builder_sync_rhs_array_muxed8_1_s7 (
    .F(builder_sync_rhs_array_muxed8_1_12),
    .I0(builder_sync_rhs_array_muxed8_1_32),
    .I1(builder_sync_rhs_array_muxed8_1_17),
    .I2(builder_sync_rhs_array_muxed8_1_18),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_1_s7.INIT=16'hEE0F;
  LUT4 builder_sync_rhs_array_muxed8_2_s6 (
    .F(builder_sync_rhs_array_muxed8_2_11),
    .I0(builder_sync_rhs_array_muxed8_2_13),
    .I1(builder_sync_rhs_array_muxed8_2_30),
    .I2(builder_sync_rhs_array_muxed8_2_15),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_2_s6.INIT=16'h0FEE;
  LUT4 builder_sync_rhs_array_muxed8_2_s7 (
    .F(builder_sync_rhs_array_muxed8_2_12),
    .I0(builder_sync_rhs_array_muxed8_2_16),
    .I1(builder_sync_rhs_array_muxed8_2_32),
    .I2(builder_sync_rhs_array_muxed8_2_18),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_2_s7.INIT=16'hEE0F;
  LUT3 builder_sync_rhs_array_muxed8_3_s6 (
    .F(builder_sync_rhs_array_muxed8_3_11),
    .I0(builder_sync_rhs_array_muxed8_3_13),
    .I1(builder_sync_rhs_array_muxed8_3_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_3_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_3_s7 (
    .F(builder_sync_rhs_array_muxed8_3_12),
    .I0(builder_sync_rhs_array_muxed8_3_15),
    .I1(builder_sync_rhs_array_muxed8_3_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_3_s7.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_4_s6 (
    .F(builder_sync_rhs_array_muxed8_4_11),
    .I0(builder_sync_rhs_array_muxed8_4_13),
    .I1(builder_sync_rhs_array_muxed8_4_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_4_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_4_s7 (
    .F(builder_sync_rhs_array_muxed8_4_12),
    .I0(builder_sync_rhs_array_muxed8_4_15),
    .I1(builder_sync_rhs_array_muxed8_4_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_4_s7.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_5_s6 (
    .F(builder_sync_rhs_array_muxed8_5_11),
    .I0(builder_sync_rhs_array_muxed8_5_13),
    .I1(builder_sync_rhs_array_muxed8_5_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_5_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_5_s7 (
    .F(builder_sync_rhs_array_muxed8_5_12),
    .I0(builder_sync_rhs_array_muxed8_5_15),
    .I1(builder_sync_rhs_array_muxed8_5_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_5_s7.INIT=8'hC5;
  LUT3 builder_sync_rhs_array_muxed8_6_s6 (
    .F(builder_sync_rhs_array_muxed8_6_11),
    .I0(builder_sync_rhs_array_muxed8_6_13),
    .I1(builder_sync_rhs_array_muxed8_6_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_6_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_6_s7 (
    .F(builder_sync_rhs_array_muxed8_6_12),
    .I0(builder_sync_rhs_array_muxed8_6_15),
    .I1(builder_sync_rhs_array_muxed8_6_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_6_s7.INIT=8'hC5;
  LUT3 builder_sync_rhs_array_muxed8_7_s6 (
    .F(builder_sync_rhs_array_muxed8_7_11),
    .I0(builder_sync_rhs_array_muxed8_7_13),
    .I1(builder_sync_rhs_array_muxed8_7_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_7_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_7_s7 (
    .F(builder_sync_rhs_array_muxed8_7_12),
    .I0(builder_sync_rhs_array_muxed8_7_15),
    .I1(builder_sync_rhs_array_muxed8_7_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_7_s7.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_8_s6 (
    .F(builder_sync_rhs_array_muxed8_8_11),
    .I0(builder_sync_rhs_array_muxed8_8_13),
    .I1(builder_sync_rhs_array_muxed8_8_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_8_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_8_s7 (
    .F(builder_sync_rhs_array_muxed8_8_12),
    .I0(builder_sync_rhs_array_muxed8_8_15),
    .I1(builder_sync_rhs_array_muxed8_8_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_8_s7.INIT=8'hC5;
  LUT3 builder_sync_rhs_array_muxed8_9_s6 (
    .F(builder_sync_rhs_array_muxed8_9_11),
    .I0(builder_sync_rhs_array_muxed8_9_13),
    .I1(builder_sync_rhs_array_muxed8_9_14),
    .I2(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_9_s6.INIT=8'hC5;
  LUT3 builder_sync_rhs_array_muxed8_9_s7 (
    .F(builder_sync_rhs_array_muxed8_9_12),
    .I0(builder_sync_rhs_array_muxed8_9_15),
    .I1(builder_sync_rhs_array_muxed8_9_16),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_9_s7.INIT=8'hC5;
  LUT4 builder_sync_rhs_array_muxed8_11_s6 (
    .F(builder_sync_rhs_array_muxed8_11_11),
    .I0(builder_sync_rhs_array_muxed8_11_30),
    .I1(builder_sync_rhs_array_muxed8_11_14),
    .I2(builder_sync_rhs_array_muxed8_11_15),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_11_s6.INIT=16'h0FBB;
  LUT4 builder_sync_rhs_array_muxed8_11_s7 (
    .F(builder_sync_rhs_array_muxed8_11_12),
    .I0(builder_sync_rhs_array_muxed8_11_32),
    .I1(builder_sync_rhs_array_muxed8_11_17),
    .I2(builder_sync_rhs_array_muxed8_11_18),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_11_s7.INIT=16'h0FBB;
  LUT4 builder_sync_rhs_array_muxed8_12_s6 (
    .F(builder_sync_rhs_array_muxed8_12_11),
    .I0(builder_sync_rhs_array_muxed8_12_30),
    .I1(builder_sync_rhs_array_muxed8_12_14),
    .I2(builder_sync_rhs_array_muxed8_12_15),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_12_s6.INIT=16'h0FEE;
  LUT4 builder_sync_rhs_array_muxed8_12_s7 (
    .F(builder_sync_rhs_array_muxed8_12_12),
    .I0(builder_sync_rhs_array_muxed8_12_32),
    .I1(builder_sync_rhs_array_muxed8_12_17),
    .I2(builder_sync_rhs_array_muxed8_12_18),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed8_12_s7.INIT=16'hEE0F;
  LUT4 builder_soclinux_we_wishbone2csr_next_value2_s3 (
    .F(builder_soclinux_we_wishbone2csr_next_value2_7),
    .I0(io_input_cmd_rData_fragment_mask[0]),
    .I1(io_input_cmd_rData_fragment_mask[1]),
    .I2(io_input_cmd_rData_fragment_mask[2]),
    .I3(io_input_cmd_rData_fragment_mask[3]) 
);
defparam builder_soclinux_we_wishbone2csr_next_value2_s3.INIT=16'h0001;
  LUT2 soclinux_count_spimaster_next_value_2_s7 (
    .F(soclinux_count_spimaster_next_value_2_13),
    .I0(soclinux_count[1]),
    .I1(soclinux_count[0]) 
);
defparam soclinux_count_spimaster_next_value_2_s7.INIT=4'h8;
  LUT3 n1489_s2 (
    .F(n1489_6),
    .I0(soclinux_tx_count[0]),
    .I1(soclinux_tx_count[1]),
    .I2(soclinux_tx_count[2]) 
);
defparam n1489_s2.INIT=8'h80;
  LUT3 n1556_s2 (
    .F(n1556_6),
    .I0(soclinux_rx_count[0]),
    .I1(soclinux_rx_count[1]),
    .I2(soclinux_rx_count[2]) 
);
defparam n1556_s2.INIT=8'h80;
  LUT3 builder_csr_bankarray_csrbank4_dfii_control0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_control0_re_6),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7) 
);
defparam builder_csr_bankarray_csrbank4_dfii_control0_re_s2.INIT=8'h80;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_6),
    .I0(builder_soclinux_adr[8]),
    .I1(builder_soclinux_adr[3]),
    .I2(soclinux_uart_tx_fifo_wrport_we_6),
    .I3(builder_csr_bankarray_csrbank4_dfii_control0_re_6) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_s2.INIT=16'h4000;
  LUT2 builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_6),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_s2.INIT=4'h8;
  LUT3 n15639_s4 (
    .F(n15639_8),
    .I0(n15639_10),
    .I1(builder_soclinux_bankmachine1_state[2]),
    .I2(builder_soclinux_bankmachine1_state[0]) 
);
defparam n15639_s4.INIT=8'h10;
  LUT4 n15662_s4 (
    .F(n15662_8),
    .I0(builder_soclinux_bankmachine5_state_2_12),
    .I1(soclinux_sdram_bankmachine5_trccon_ready),
    .I2(builder_soclinux_bankmachine5_state[1]),
    .I3(n15662_10) 
);
defparam n15662_s4.INIT=16'hCA00;
  LUT4 n15662_s5 (
    .F(n15662_9),
    .I0(n15662_8),
    .I1(n15789_63),
    .I2(n15745_7),
    .I3(n15788_9) 
);
defparam n15662_s5.INIT=16'hEF00;
  LUT3 n15703_s4 (
    .F(n15703_8),
    .I0(n15703_9),
    .I1(builder_soclinux_bankmachine4_state[2]),
    .I2(builder_soclinux_bankmachine4_state[0]) 
);
defparam n15703_s4.INIT=8'h10;
  LUT3 n15704_s5 (
    .F(n15704_9),
    .I0(n15789_65),
    .I1(n15724_7),
    .I2(n15745_7) 
);
defparam n15704_s5.INIT=8'h0B;
  LUT4 n15724_s3 (
    .F(n15724_7),
    .I0(n15724_9),
    .I1(soclinux_sdram_bankmachine0_trccon_ready),
    .I2(builder_soclinux_bankmachine0_state[1]),
    .I3(n15724_10) 
);
defparam n15724_s3.INIT=16'hCA00;
  LUT3 n15746_s4 (
    .F(n15746_8),
    .I0(n15746_9),
    .I1(builder_soclinux_bankmachine2_state[2]),
    .I2(builder_soclinux_bankmachine2_state[0]) 
);
defparam n15746_s4.INIT=8'h10;
  LUT3 n15788_s5 (
    .F(n15788_9),
    .I0(n15703_8),
    .I1(n15789_63),
    .I2(n15746_8) 
);
defparam n15788_s5.INIT=8'h0D;
  LUT2 n15836_s4 (
    .F(n15836_8),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I1(n15898_8) 
);
defparam n15836_s4.INIT=4'h4;
  LUT3 n15836_s5 (
    .F(n15836_9),
    .I0(n15920_10),
    .I1(n15898_8),
    .I2(n15877_8) 
);
defparam n15836_s5.INIT=8'hB0;
  LUT4 n15877_s4 (
    .F(n15877_8),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(n15877_9),
    .I2(n15877_10),
    .I3(n15877_11) 
);
defparam n15877_s4.INIT=16'h0FFB;
  LUT2 n15898_s3 (
    .F(n15898_7),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I1(n15920_10) 
);
defparam n15898_s3.INIT=4'h4;
  LUT4 n15898_s4 (
    .F(n15898_8),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(n15898_9),
    .I2(n15662_8),
    .I3(builder_sync_rhs_array_muxed8_10_10) 
);
defparam n15898_s4.INIT=16'h0FBB;
  LUT3 n15920_s5 (
    .F(n15920_9),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5) 
);
defparam n15920_s5.INIT=8'hB0;
  LUT4 n15920_s6 (
    .F(n15920_10),
    .I0(builder_soclinux_bankmachine0_next_state_2_34),
    .I1(n15920_11),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(n15920_12) 
);
defparam n15920_s6.INIT=16'hF70F;
  LUT4 builder_soclinux_fullmemorywe_next_state_0_s10 (
    .F(builder_soclinux_fullmemorywe_next_state_0_16),
    .I0(tag_mem_87),
    .I1(tag_mem_111),
    .I2(sram_adr0[6]),
    .I3(n9488_3) 
);
defparam builder_soclinux_fullmemorywe_next_state_0_s10.INIT=16'h3500;
  LUT3 n15613_s3 (
    .F(n15613_7),
    .I0(soclinux_sdram_time1[0]),
    .I1(soclinux_sdram_time1[1]),
    .I2(soclinux_sdram_time1[2]) 
);
defparam n15613_s3.INIT=8'h01;
  LUT3 n15597_s3 (
    .F(n15597_7),
    .I0(soclinux_sdram_time0[0]),
    .I1(soclinux_sdram_time0[1]),
    .I2(soclinux_sdram_time0[2]) 
);
defparam n15597_s3.INIT=8'h01;
  LUT2 n15582_s2 (
    .F(n15582_6),
    .I0(soclinux_sdram_bankmachine7_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine7_trascon_count[1]) 
);
defparam n15582_s2.INIT=4'h9;
  LUT2 n15569_s2 (
    .F(n15569_6),
    .I0(soclinux_sdram_bankmachine7_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine7_trccon_count[1]) 
);
defparam n15569_s2.INIT=4'h9;
  LUT2 n15447_s2 (
    .F(n15447_6),
    .I0(soclinux_sdram_bankmachine6_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine6_trascon_count[1]) 
);
defparam n15447_s2.INIT=4'h9;
  LUT2 n15434_s2 (
    .F(n15434_6),
    .I0(soclinux_sdram_bankmachine6_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine6_trccon_count[1]) 
);
defparam n15434_s2.INIT=4'h9;
  LUT2 n15312_s2 (
    .F(n15312_6),
    .I0(soclinux_sdram_bankmachine5_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine5_trascon_count[1]) 
);
defparam n15312_s2.INIT=4'h9;
  LUT2 n15299_s2 (
    .F(n15299_6),
    .I0(soclinux_sdram_bankmachine5_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine5_trccon_count[1]) 
);
defparam n15299_s2.INIT=4'h9;
  LUT2 n15177_s2 (
    .F(n15177_6),
    .I0(soclinux_sdram_bankmachine4_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine4_trascon_count[1]) 
);
defparam n15177_s2.INIT=4'h9;
  LUT2 n15164_s2 (
    .F(n15164_6),
    .I0(soclinux_sdram_bankmachine4_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine4_trccon_count[1]) 
);
defparam n15164_s2.INIT=4'h9;
  LUT3 n15745_s3 (
    .F(n15745_7),
    .I0(n15745_8),
    .I1(builder_soclinux_bankmachine6_state[2]),
    .I2(builder_soclinux_bankmachine6_state[0]) 
);
defparam n15745_s3.INIT=8'h10;
  LUT3 builder_soclinux_bankmachine4_state_0_s6 (
    .F(builder_soclinux_bankmachine4_state_0_11),
    .I0(builder_soclinux_bankmachine4_state[1]),
    .I1(builder_soclinux_bankmachine4_state[2]),
    .I2(builder_soclinux_bankmachine4_state_2_12) 
);
defparam builder_soclinux_bankmachine4_state_0_s6.INIT=8'h65;
  LUT2 builder_soclinux_bankmachine5_state_0_s6 (
    .F(builder_soclinux_bankmachine5_state_0_11),
    .I0(builder_soclinux_bankmachine5_state[1]),
    .I1(builder_soclinux_bankmachine5_state[2]) 
);
defparam builder_soclinux_bankmachine5_state_0_s6.INIT=4'h4;
  LUT3 builder_soclinux_bankmachine6_state_0_s6 (
    .F(builder_soclinux_bankmachine6_state_0_11),
    .I0(builder_soclinux_bankmachine6_state_2_13),
    .I1(builder_soclinux_bankmachine6_state[1]),
    .I2(builder_soclinux_bankmachine6_state[2]) 
);
defparam builder_soclinux_bankmachine6_state_0_s6.INIT=8'h35;
  LUT3 builder_soclinux_bankmachine7_state_0_s6 (
    .F(builder_soclinux_bankmachine7_state_0_11),
    .I0(builder_soclinux_bankmachine7_state[1]),
    .I1(builder_soclinux_bankmachine7_state[2]),
    .I2(builder_soclinux_bankmachine7_state_2_12) 
);
defparam builder_soclinux_bankmachine7_state_0_s6.INIT=8'h65;
  LUT4 n14571_s1 (
    .F(n14571_5),
    .I0(soclinux_sdram_bankmachine0_level[0]),
    .I1(soclinux_sdram_bankmachine0_level[1]),
    .I2(soclinux_sdram_bankmachine0_level[2]),
    .I3(soclinux_sdram_bankmachine0_wrport_we) 
);
defparam n14571_s1.INIT=16'h7FFE;
  LUT4 n14706_s1 (
    .F(n14706_5),
    .I0(soclinux_sdram_bankmachine1_level[0]),
    .I1(soclinux_sdram_bankmachine1_level[1]),
    .I2(soclinux_sdram_bankmachine1_level[2]),
    .I3(soclinux_sdram_bankmachine1_level_3_9) 
);
defparam n14706_s1.INIT=16'h7FFE;
  LUT4 n14841_s1 (
    .F(n14841_5),
    .I0(soclinux_sdram_bankmachine2_level[0]),
    .I1(soclinux_sdram_bankmachine2_level[1]),
    .I2(soclinux_sdram_bankmachine2_level[2]),
    .I3(soclinux_sdram_bankmachine2_wrport_we) 
);
defparam n14841_s1.INIT=16'h7FFE;
  LUT4 n14976_s1 (
    .F(n14976_5),
    .I0(soclinux_sdram_bankmachine3_level[0]),
    .I1(soclinux_sdram_bankmachine3_level[1]),
    .I2(soclinux_sdram_bankmachine3_level[2]),
    .I3(soclinux_sdram_bankmachine3_wrport_we) 
);
defparam n14976_s1.INIT=16'h7FFE;
  LUT4 n15111_s1 (
    .F(n15111_5),
    .I0(soclinux_sdram_bankmachine4_level[0]),
    .I1(soclinux_sdram_bankmachine4_level[1]),
    .I2(soclinux_sdram_bankmachine4_level[2]),
    .I3(soclinux_sdram_bankmachine4_wrport_we) 
);
defparam n15111_s1.INIT=16'h7FFE;
  LUT4 n15246_s1 (
    .F(n15246_5),
    .I0(soclinux_sdram_bankmachine5_level[0]),
    .I1(soclinux_sdram_bankmachine5_level[1]),
    .I2(soclinux_sdram_bankmachine5_level[2]),
    .I3(soclinux_sdram_bankmachine5_wrport_we) 
);
defparam n15246_s1.INIT=16'h7FFE;
  LUT4 n15381_s1 (
    .F(n15381_5),
    .I0(soclinux_sdram_bankmachine6_level[0]),
    .I1(soclinux_sdram_bankmachine6_level[1]),
    .I2(soclinux_sdram_bankmachine6_level[2]),
    .I3(soclinux_sdram_bankmachine6_wrport_we) 
);
defparam n15381_s1.INIT=16'h7FFE;
  LUT4 n15516_s1 (
    .F(n15516_5),
    .I0(soclinux_sdram_bankmachine7_level[0]),
    .I1(soclinux_sdram_bankmachine7_level[1]),
    .I2(soclinux_sdram_bankmachine7_level[2]),
    .I3(soclinux_sdram_bankmachine7_wrport_we) 
);
defparam n15516_s1.INIT=16'h7FFE;
  LUT2 builder_slave_sel_0_s7 (
    .F(builder_slave_sel_0_11),
    .I0(soclinux_pbus_adr[28]),
    .I1(soclinux_pbus_adr[29]) 
);
defparam builder_slave_sel_0_s7.INIT=4'h8;
  LUT2 builder_slave_sel_1_s6 (
    .F(builder_slave_sel_1_9),
    .I0(soclinux_pbus_adr[19]),
    .I1(builder_slave_sel_1_10) 
);
defparam builder_slave_sel_1_s6.INIT=4'h4;
  LUT4 n1245_s4 (
    .F(n1245_7),
    .I0(n1245_12),
    .I1(mem_adr0[2]),
    .I2(n1245_13),
    .I3(mem_adr0[3]) 
);
defparam n1245_s4.INIT=16'hC3A2;
  LUT4 n1245_s5 (
    .F(n1245_8),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[0]),
    .I3(n1245_14) 
);
defparam n1245_s5.INIT=16'h0100;
  LUT4 n1245_s6 (
    .F(n1245_9),
    .I0(n13962_5),
    .I1(soclinux_sdram_master_p1_wrdata_32_4),
    .I2(soclinux_adr_offset_r[0]),
    .I3(n1245_15) 
);
defparam n1245_s6.INIT=16'h5F30;
  LUT4 n1245_s7 (
    .F(n1245_10),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[0]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[0]) 
);
defparam n1245_s7.INIT=16'h0777;
  LUT4 n1245_s8 (
    .F(n1245_11),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[0]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[0]) 
);
defparam n1245_s8.INIT=16'h0777;
  LUT4 n1246_s3 (
    .F(n1246_6),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[1]),
    .I2(n1246_13),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1246_s3.INIT=16'hD000;
  LUT4 n1246_s4 (
    .F(n1246_7),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[3]) 
);
defparam n1246_s4.INIT=16'h2BFC;
  LUT4 n1246_s5 (
    .F(n1246_8),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[1]) 
);
defparam n1246_s5.INIT=16'h0001;
  LUT4 n1246_s6 (
    .F(n1246_9),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface3_bank_bus_dat_r[1]) 
);
defparam n1246_s6.INIT=16'h0001;
  LUT4 n1246_s7 (
    .F(n1246_10),
    .I0(soclinux_sdram_master_p1_wrdata_1_4),
    .I1(soclinux_sdram_master_p1_wrdata_33_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1246_14) 
);
defparam n1246_s7.INIT=16'hC0AF;
  LUT4 n1246_s8 (
    .F(n1246_11),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[1]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[1]) 
);
defparam n1246_s8.INIT=16'h0777;
  LUT4 n1246_s9 (
    .F(n1246_12),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[1]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[1]) 
);
defparam n1246_s9.INIT=16'h0777;
  LUT4 n1247_s5 (
    .F(n1247_8),
    .I0(n1247_11),
    .I1(mem_adr0[2]),
    .I2(n1247_12),
    .I3(mem_adr0[4]) 
);
defparam n1247_s5.INIT=16'h3C54;
  LUT4 n1247_s6 (
    .F(n1247_9),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .I3(n1247_13) 
);
defparam n1247_s6.INIT=16'h0100;
  LUT4 n1247_s7 (
    .F(n1247_10),
    .I0(soclinux_sdram_master_p1_wrdata_34_4),
    .I1(soclinux_sdram_master_p1_wrdata_2_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1247_14) 
);
defparam n1247_s7.INIT=16'hC0AF;
  LUT4 n1248_s4 (
    .F(n1248_7),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[3]),
    .I2(n1248_12),
    .I3(mem_adr0[1]) 
);
defparam n1248_s4.INIT=16'hB5CF;
  LUT4 n1248_s5 (
    .F(n1248_8),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[3]) 
);
defparam n1248_s5.INIT=16'h0001;
  LUT4 n1248_s6 (
    .F(n1248_9),
    .I0(soclinux_sdram_master_p1_wrdata_3_4),
    .I1(soclinux_sdram_master_p1_wrdata_35_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1248_13) 
);
defparam n1248_s6.INIT=16'hC0AF;
  LUT4 n1248_s7 (
    .F(n1248_10),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[3]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[3]) 
);
defparam n1248_s7.INIT=16'h0777;
  LUT4 n1248_s8 (
    .F(n1248_11),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[3]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[3]) 
);
defparam n1248_s8.INIT=16'h0777;
  LUT4 n1249_s4 (
    .F(n1249_7),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[3]) 
);
defparam n1249_s4.INIT=16'hED3F;
  LUT4 n1249_s5 (
    .F(n1249_8),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam n1249_s5.INIT=16'h0A32;
  LUT4 n1249_s6 (
    .F(n1249_9),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[4]) 
);
defparam n1249_s6.INIT=16'h0001;
  LUT4 n1249_s7 (
    .F(n1249_10),
    .I0(soclinux_sdram_master_p1_wrdata_36_4),
    .I1(soclinux_sdram_master_p1_wrdata_4_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1249_13) 
);
defparam n1249_s7.INIT=16'hC0AF;
  LUT4 n1249_s8 (
    .F(n1249_11),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[4]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[4]) 
);
defparam n1249_s8.INIT=16'h0777;
  LUT4 n1249_s9 (
    .F(n1249_12),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[4]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[4]) 
);
defparam n1249_s9.INIT=16'h0777;
  LUT4 n1250_s3 (
    .F(n1250_6),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[0]) 
);
defparam n1250_s3.INIT=16'h475F;
  LUT3 n1250_s4 (
    .F(n1250_7),
    .I0(mem_adr0[0]),
    .I1(n1250_12),
    .I2(builder_csr_bankarray_sel_r) 
);
defparam n1250_s4.INIT=8'hE0;
  LUT4 n1250_s5 (
    .F(n1250_8),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .I3(n1250_13) 
);
defparam n1250_s5.INIT=16'h0100;
  LUT4 n1250_s6 (
    .F(n1250_9),
    .I0(soclinux_sdram_master_p1_wrdata_5_4),
    .I1(soclinux_sdram_master_p1_wrdata_37_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1250_14) 
);
defparam n1250_s6.INIT=16'h305F;
  LUT4 n1250_s7 (
    .F(n1250_10),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[5]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[5]) 
);
defparam n1250_s7.INIT=16'h0777;
  LUT4 n1250_s8 (
    .F(n1250_11),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[5]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[5]) 
);
defparam n1250_s8.INIT=16'h0777;
  LUT4 n1251_s3 (
    .F(n1251_6),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[0]) 
);
defparam n1251_s3.INIT=16'h3A23;
  LUT4 n1251_s4 (
    .F(n1251_7),
    .I0(mem_adr0[1]),
    .I1(n1251_12),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1251_s4.INIT=16'hEF00;
  LUT4 n1251_s5 (
    .F(n1251_8),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[6]) 
);
defparam n1251_s5.INIT=16'h0001;
  LUT4 n1251_s6 (
    .F(n1251_9),
    .I0(soclinux_sdram_master_p1_wrdata_6_4),
    .I1(soclinux_sdram_master_p1_wrdata_38_4),
    .I2(soclinux_adr_offset_r[1]),
    .I3(n1251_13) 
);
defparam n1251_s6.INIT=16'h305F;
  LUT4 n1251_s7 (
    .F(n1251_10),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[6]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[6]) 
);
defparam n1251_s7.INIT=16'h0777;
  LUT4 n1251_s8 (
    .F(n1251_11),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[6]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[6]) 
);
defparam n1251_s8.INIT=16'h0777;
  LUT4 n1252_s4 (
    .F(n1252_7),
    .I0(n13990_5),
    .I1(n13992_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1252_s4.INIT=16'hFA0C;
  LUT4 n1252_s5 (
    .F(n1252_8),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[7]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[7]) 
);
defparam n1252_s5.INIT=16'h0001;
  LUT4 n1252_s6 (
    .F(n1252_9),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[7]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[7]) 
);
defparam n1252_s6.INIT=16'h0777;
  LUT4 n1253_s3 (
    .F(n1253_6),
    .I0(n14016_5),
    .I1(n14014_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1253_s3.INIT=16'h0CFA;
  LUT4 n1253_s4 (
    .F(n1253_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[8]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[8]) 
);
defparam n1253_s4.INIT=16'h0001;
  LUT4 n1253_s5 (
    .F(n1253_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[8]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[8]) 
);
defparam n1253_s5.INIT=16'h0777;
  LUT4 n1253_s6 (
    .F(n1253_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[8]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[8]) 
);
defparam n1253_s6.INIT=16'h0777;
  LUT4 n1254_s3 (
    .F(n1254_6),
    .I0(n14020_5),
    .I1(n14018_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1254_s3.INIT=16'h0CFA;
  LUT4 n1254_s4 (
    .F(n1254_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[9]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[9]) 
);
defparam n1254_s4.INIT=16'h0001;
  LUT4 n1254_s5 (
    .F(n1254_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[9]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[9]) 
);
defparam n1254_s5.INIT=16'h0777;
  LUT4 n1254_s6 (
    .F(n1254_9),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[9]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[9]) 
);
defparam n1254_s6.INIT=16'h0777;
  LUT4 n1255_s3 (
    .F(n1255_6),
    .I0(n14024_5),
    .I1(n14022_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1255_s3.INIT=16'h0CFA;
  LUT4 n1255_s4 (
    .F(n1255_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[10]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[10]) 
);
defparam n1255_s4.INIT=16'h0001;
  LUT4 n1255_s5 (
    .F(n1255_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[10]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[10]) 
);
defparam n1255_s5.INIT=16'h0777;
  LUT4 n1255_s6 (
    .F(n1255_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[10]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[10]) 
);
defparam n1255_s6.INIT=16'h0777;
  LUT4 n1256_s3 (
    .F(n1256_6),
    .I0(n14028_5),
    .I1(n14026_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1256_s3.INIT=16'h0CFA;
  LUT4 n1256_s4 (
    .F(n1256_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[11]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[11]) 
);
defparam n1256_s4.INIT=16'h0001;
  LUT4 n1256_s5 (
    .F(n1256_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[11]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[11]) 
);
defparam n1256_s5.INIT=16'h0777;
  LUT4 n1256_s6 (
    .F(n1256_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[11]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[11]) 
);
defparam n1256_s6.INIT=16'h0777;
  LUT4 n1257_s3 (
    .F(n1257_6),
    .I0(n14032_5),
    .I1(n14030_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1257_s3.INIT=16'h0CFA;
  LUT4 n1257_s4 (
    .F(n1257_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[12]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[12]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[12]) 
);
defparam n1257_s4.INIT=16'h0001;
  LUT4 n1257_s5 (
    .F(n1257_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[12]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[12]) 
);
defparam n1257_s5.INIT=16'h0777;
  LUT4 n1257_s6 (
    .F(n1257_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[12]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[12]) 
);
defparam n1257_s6.INIT=16'h0777;
  LUT4 n1258_s3 (
    .F(n1258_6),
    .I0(n14034_5),
    .I1(n14036_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1258_s3.INIT=16'hF503;
  LUT4 n1258_s4 (
    .F(n1258_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[13]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[13]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[13]) 
);
defparam n1258_s4.INIT=16'h0001;
  LUT4 n1258_s5 (
    .F(n1258_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[13]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[13]) 
);
defparam n1258_s5.INIT=16'h0777;
  LUT4 n1258_s6 (
    .F(n1258_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[13]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[13]) 
);
defparam n1258_s6.INIT=16'h0777;
  LUT4 n1259_s3 (
    .F(n1259_6),
    .I0(n14038_5),
    .I1(n14040_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1259_s3.INIT=16'hF503;
  LUT4 n1259_s4 (
    .F(n1259_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[14]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[14]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[14]) 
);
defparam n1259_s4.INIT=16'h0001;
  LUT4 n1259_s5 (
    .F(n1259_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[14]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[14]) 
);
defparam n1259_s5.INIT=16'h0777;
  LUT4 n1259_s6 (
    .F(n1259_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[14]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[14]) 
);
defparam n1259_s6.INIT=16'h0777;
  LUT4 n1260_s3 (
    .F(n1260_6),
    .I0(n14042_5),
    .I1(n14044_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1260_s3.INIT=16'hF503;
  LUT4 n1260_s4 (
    .F(n1260_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[15]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[15]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[15]) 
);
defparam n1260_s4.INIT=16'h0001;
  LUT4 n1260_s5 (
    .F(n1260_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[15]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[15]) 
);
defparam n1260_s5.INIT=16'h0777;
  LUT4 n1260_s6 (
    .F(n1260_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[15]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[15]) 
);
defparam n1260_s6.INIT=16'h0777;
  LUT4 n1261_s3 (
    .F(n1261_6),
    .I0(n13961_5),
    .I1(n13963_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1261_s3.INIT=16'hF503;
  LUT4 n1261_s4 (
    .F(n1261_7),
    .I0(builder_csr_bankarray_interface1_bank_bus_dat_r[16]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[16]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[16]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[16]) 
);
defparam n1261_s4.INIT=16'h0001;
  LUT4 n1261_s5 (
    .F(n1261_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[16]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[16]) 
);
defparam n1261_s5.INIT=16'h0777;
  LUT4 n1261_s6 (
    .F(n1261_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[16]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[16]) 
);
defparam n1261_s6.INIT=16'h0777;
  LUT4 n1262_s4 (
    .F(n1262_7),
    .I0(n13967_5),
    .I1(n13965_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1262_s4.INIT=16'h0CFA;
  LUT2 n1262_s5 (
    .F(n1262_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[17]) 
);
defparam n1262_s5.INIT=4'h8;
  LUT4 n1262_s6 (
    .F(n1262_9),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[17]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[17]) 
);
defparam n1262_s6.INIT=16'h0777;
  LUT4 n1263_s4 (
    .F(n1263_7),
    .I0(n13971_5),
    .I1(n13969_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1263_s4.INIT=16'h0CFA;
  LUT2 n1263_s5 (
    .F(n1263_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[18]) 
);
defparam n1263_s5.INIT=4'h8;
  LUT4 n1263_s6 (
    .F(n1263_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[18]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[18]) 
);
defparam n1263_s6.INIT=16'h0777;
  LUT4 n1264_s4 (
    .F(n1264_7),
    .I0(n13973_5),
    .I1(n13975_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1264_s4.INIT=16'hF503;
  LUT2 n1264_s5 (
    .F(n1264_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[19]) 
);
defparam n1264_s5.INIT=4'h8;
  LUT4 n1264_s6 (
    .F(n1264_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[19]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[19]) 
);
defparam n1264_s6.INIT=16'h0777;
  LUT4 n1265_s4 (
    .F(n1265_7),
    .I0(n13979_5),
    .I1(n13977_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1265_s4.INIT=16'h0CFA;
  LUT2 n1265_s5 (
    .F(n1265_8),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[20]) 
);
defparam n1265_s5.INIT=4'h8;
  LUT4 n1265_s6 (
    .F(n1265_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[20]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[20]) 
);
defparam n1265_s6.INIT=16'h0777;
  LUT4 n1266_s4 (
    .F(n1266_7),
    .I0(n13981_5),
    .I1(n13983_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1266_s4.INIT=16'hF503;
  LUT2 n1266_s5 (
    .F(n1266_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[21]) 
);
defparam n1266_s5.INIT=4'h8;
  LUT4 n1266_s6 (
    .F(n1266_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[21]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[21]) 
);
defparam n1266_s6.INIT=16'h0777;
  LUT4 n1267_s4 (
    .F(n1267_7),
    .I0(n13985_5),
    .I1(n13987_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1267_s4.INIT=16'hF503;
  LUT2 n1267_s5 (
    .F(n1267_8),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[22]) 
);
defparam n1267_s5.INIT=4'h8;
  LUT4 n1267_s6 (
    .F(n1267_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[22]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[22]) 
);
defparam n1267_s6.INIT=16'h0777;
  LUT4 n1268_s4 (
    .F(n1268_7),
    .I0(n13991_5),
    .I1(n13989_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1268_s4.INIT=16'h0CFA;
  LUT2 n1268_s5 (
    .F(n1268_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[23]) 
);
defparam n1268_s5.INIT=4'h8;
  LUT4 n1268_s6 (
    .F(n1268_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[23]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[23]) 
);
defparam n1268_s6.INIT=16'h0777;
  LUT4 n1269_s4 (
    .F(n1269_7),
    .I0(n14015_5),
    .I1(n14013_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1269_s4.INIT=16'h0CFA;
  LUT2 n1269_s5 (
    .F(n1269_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[24]) 
);
defparam n1269_s5.INIT=4'h8;
  LUT4 n1269_s6 (
    .F(n1269_9),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[24]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[24]) 
);
defparam n1269_s6.INIT=16'h0777;
  LUT4 n1270_s4 (
    .F(n1270_7),
    .I0(n14019_5),
    .I1(n14017_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1270_s4.INIT=16'h0CFA;
  LUT2 n1270_s5 (
    .F(n1270_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[25]) 
);
defparam n1270_s5.INIT=4'h8;
  LUT4 n1270_s6 (
    .F(n1270_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[25]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[25]) 
);
defparam n1270_s6.INIT=16'h0777;
  LUT4 n1271_s4 (
    .F(n1271_7),
    .I0(n14023_5),
    .I1(n14021_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1271_s4.INIT=16'h0CFA;
  LUT2 n1271_s5 (
    .F(n1271_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[26]) 
);
defparam n1271_s5.INIT=4'h8;
  LUT4 n1271_s6 (
    .F(n1271_9),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[26]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[26]) 
);
defparam n1271_s6.INIT=16'h0777;
  LUT4 n1272_s4 (
    .F(n1272_7),
    .I0(n14027_5),
    .I1(n14025_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1272_s4.INIT=16'h0CFA;
  LUT2 n1272_s5 (
    .F(n1272_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[27]) 
);
defparam n1272_s5.INIT=4'h8;
  LUT4 n1272_s6 (
    .F(n1272_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[27]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[27]) 
);
defparam n1272_s6.INIT=16'h0777;
  LUT4 n1273_s4 (
    .F(n1273_7),
    .I0(n14029_5),
    .I1(n14031_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1273_s4.INIT=16'hF503;
  LUT2 n1273_s5 (
    .F(n1273_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[28]) 
);
defparam n1273_s5.INIT=4'h8;
  LUT4 n1273_s6 (
    .F(n1273_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[28]),
    .I2(builder_slave_sel_r[1]),
    .I3(soclinux_clintbus_dat_r[28]) 
);
defparam n1273_s6.INIT=16'h0777;
  LUT4 n1274_s4 (
    .F(n1274_7),
    .I0(n14035_5),
    .I1(n14033_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1274_s4.INIT=16'h0CFA;
  LUT2 n1274_s5 (
    .F(n1274_8),
    .I0(builder_slave_sel_r[1]),
    .I1(soclinux_clintbus_dat_r[29]) 
);
defparam n1274_s5.INIT=4'h8;
  LUT4 n1274_s6 (
    .F(n1274_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[29]),
    .I2(builder_slave_sel_r[2]),
    .I3(rom_dat0[29]) 
);
defparam n1274_s6.INIT=16'h0777;
  LUT4 n1275_s4 (
    .F(n1275_7),
    .I0(n14037_5),
    .I1(n14039_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1275_s4.INIT=16'hF503;
  LUT2 n1275_s5 (
    .F(n1275_8),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[30]) 
);
defparam n1275_s5.INIT=4'h8;
  LUT4 n1275_s6 (
    .F(n1275_9),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[30]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[30]) 
);
defparam n1275_s6.INIT=16'h0777;
  LUT4 n1276_s4 (
    .F(n1276_7),
    .I0(n14041_5),
    .I1(n14043_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1276_s4.INIT=16'hF503;
  LUT2 n1276_s5 (
    .F(n1276_8),
    .I0(builder_slave_sel_r[3]),
    .I1(soclinux_ram_dat_r[31]) 
);
defparam n1276_s5.INIT=4'h8;
  LUT4 n1276_s6 (
    .F(n1276_9),
    .I0(builder_slave_sel_r[2]),
    .I1(rom_dat0[31]),
    .I2(builder_slave_sel_r[0]),
    .I3(soclinux_plicbus_dat_r[31]) 
);
defparam n1276_s6.INIT=16'h0777;
  LUT4 builder_done_s3 (
    .F(builder_done_6),
    .I0(builder_count[4]),
    .I1(builder_count[5]),
    .I2(builder_count[6]),
    .I3(builder_count[7]) 
);
defparam builder_done_s3.INIT=16'h0001;
  LUT4 builder_done_s4 (
    .F(builder_done_7),
    .I0(builder_count[0]),
    .I1(builder_count[1]),
    .I2(builder_count[2]),
    .I3(builder_count[3]) 
);
defparam builder_done_s4.INIT=16'h0001;
  LUT4 builder_done_s5 (
    .F(builder_done_8),
    .I0(builder_count[16]),
    .I1(builder_count[17]),
    .I2(builder_count[18]),
    .I3(builder_count[19]) 
);
defparam builder_done_s5.INIT=16'h0001;
  LUT4 builder_done_s6 (
    .F(builder_done_9),
    .I0(builder_count[8]),
    .I1(builder_count[11]),
    .I2(builder_count[13]),
    .I3(builder_count[14]) 
);
defparam builder_done_s6.INIT=16'h0001;
  LUT3 n1504_s2 (
    .F(n1504_5),
    .I0(soclinux_tx_count[3]),
    .I1(builder_soclinux_rs232phytx_state),
    .I2(soclinux_tx_tick) 
);
defparam n1504_s2.INIT=8'h80;
  LUT2 n1579_s2 (
    .F(n1579_5),
    .I0(soclinux_rx_count[2]),
    .I1(soclinux_rx_count[3]) 
);
defparam n1579_s2.INIT=4'h4;
  LUT2 soclinux_uart_tx_fifo_wrport_we_s2 (
    .F(soclinux_uart_tx_fifo_wrport_we_5),
    .I0(builder_soclinux_adr[3]),
    .I1(builder_soclinux_adr[8]) 
);
defparam soclinux_uart_tx_fifo_wrport_we_s2.INIT=4'h1;
  LUT2 soclinux_uart_tx_fifo_wrport_we_s3 (
    .F(soclinux_uart_tx_fifo_wrport_we_6),
    .I0(builder_soclinux_adr[0]),
    .I1(soclinux_uart_tx_fifo_wrport_we_8) 
);
defparam soclinux_uart_tx_fifo_wrport_we_s3.INIT=4'h4;
  LUT2 soclinux_uart_tx_fifo_wrport_we_s4 (
    .F(soclinux_uart_tx_fifo_wrport_we_7),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]) 
);
defparam soclinux_uart_tx_fifo_wrport_we_s4.INIT=4'h1;
  LUT4 soclinux_timer_zero_trigger_s2 (
    .F(soclinux_timer_zero_trigger_5),
    .I0(soclinux_timer_value[7]),
    .I1(soclinux_timer_value[8]),
    .I2(soclinux_timer_zero_trigger_7),
    .I3(n13897_5) 
);
defparam soclinux_timer_zero_trigger_s2.INIT=16'h1000;
  LUT4 soclinux_timer_zero_trigger_s3 (
    .F(soclinux_timer_zero_trigger_6),
    .I0(soclinux_timer_value[22]),
    .I1(soclinux_timer_value[26]),
    .I2(soclinux_timer_zero_trigger_8),
    .I3(soclinux_timer_zero_trigger_9) 
);
defparam soclinux_timer_zero_trigger_s3.INIT=16'h1000;
  LUT3 soclinux_sdram_bankmachine0_wrport_we_s4 (
    .F(soclinux_sdram_bankmachine0_wrport_we_7),
    .I0(soclinux_sdram_bankmachine0_wrport_we_8),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine1_syncfifo1_readable) 
);
defparam soclinux_sdram_bankmachine0_wrport_we_s4.INIT=8'h01;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s6 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_11),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_12),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s6.INIT=16'h1000;
  LUT3 soclinux_sdram_bankmachine1_wrport_we_s4 (
    .F(soclinux_sdram_bankmachine1_wrport_we_7),
    .I0(soclinux_sdram_bankmachine1_wrport_we_8),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine0_syncfifo0_readable) 
);
defparam soclinux_sdram_bankmachine1_wrport_we_s4.INIT=8'h01;
  LUT4 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s4 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_7),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_10),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_11) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s4.INIT=16'h5F28;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s5 (
    .F(soclinux_sdram_bankmachine2_wrport_we_8),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I3(soclinux_sdram_bankmachine6_syncfifo6_readable) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s5.INIT=16'h0001;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s7 (
    .F(soclinux_sdram_bankmachine2_wrport_we_10),
    .I0(soclinux_sdram_bankmachine2_level[0]),
    .I1(soclinux_sdram_bankmachine2_level[1]),
    .I2(soclinux_sdram_bankmachine2_level[2]),
    .I3(soclinux_sdram_bankmachine2_level[3]) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s7.INIT=16'h0100;
  LUT4 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s4 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(n17951_5),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I3(n15877_9) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s4.INIT=16'h9000;
  LUT2 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s6 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_9),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_choose_req_grant[1]) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s6.INIT=4'h4;
  LUT4 soclinux_sdram_bankmachine3_wrport_we_s4 (
    .F(soclinux_sdram_bankmachine3_wrport_we_7),
    .I0(soclinux_sdram_bankmachine3_level[0]),
    .I1(soclinux_sdram_bankmachine3_level[1]),
    .I2(soclinux_sdram_bankmachine3_level[2]),
    .I3(soclinux_sdram_bankmachine3_level[3]) 
);
defparam soclinux_sdram_bankmachine3_wrport_we_s4.INIT=16'h0100;
  LUT3 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s4 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_7),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_9),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_10) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s4.INIT=8'h08;
  LUT3 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s5 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_8),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_11),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_12) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s5.INIT=8'hCA;
  LUT4 soclinux_sdram_bankmachine5_do_read_s2 (
    .F(soclinux_sdram_bankmachine5_do_read_5),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(n15898_9),
    .I2(soclinux_sdram_bankmachine5_do_read_6),
    .I3(soclinux_sdram_bankmachine5_do_read_10) 
);
defparam soclinux_sdram_bankmachine5_do_read_s2.INIT=16'hF400;
  LUT3 soclinux_sdram_bankmachine6_wrport_we_s4 (
    .F(soclinux_sdram_bankmachine6_wrport_we_7),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I2(soclinux_sdram_bankmachine6_wrport_we_8) 
);
defparam soclinux_sdram_bankmachine6_wrport_we_s4.INIT=8'h01;
  LUT4 soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s5 (
    .F(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_8),
    .I0(builder_sync_rhs_array_muxed8_10_13),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I2(builder_soclinux_bankmachine0_next_state_2_34),
    .I3(n15920_11) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s5.INIT=16'hB000;
  LUT4 soclinux_sdram_bankmachine7_wrport_we_s2 (
    .F(soclinux_sdram_bankmachine7_wrport_we_5),
    .I0(soclinux_sdram_bankmachine7_level[0]),
    .I1(soclinux_sdram_bankmachine7_level[1]),
    .I2(soclinux_sdram_bankmachine7_level[2]),
    .I3(soclinux_sdram_bankmachine7_level[3]) 
);
defparam soclinux_sdram_bankmachine7_wrport_we_s2.INIT=16'h0100;
  LUT3 soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s4 (
    .F(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_7),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_11) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s4.INIT=8'h80;
  LUT4 soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s5 (
    .F(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_8),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(n15789_65),
    .I2(builder_sync_rhs_array_muxed8_10_13),
    .I3(n26572_8) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s5.INIT=16'h0F32;
  LUT2 soclinux_sdram_trrdcon_valid_s3 (
    .F(soclinux_sdram_trrdcon_valid_6),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(soclinux_sdram_trrdcon_valid_9) 
);
defparam soclinux_sdram_trrdcon_valid_s3.INIT=4'h2;
  LUT4 soclinux_sdram_trrdcon_valid_s4 (
    .F(soclinux_sdram_trrdcon_valid_7),
    .I0(soclinux_sdram_trrdcon_valid_10),
    .I1(soclinux_sdram_trrdcon_valid_11),
    .I2(soclinux_sdram_choose_cmd_grant[2]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam soclinux_sdram_trrdcon_valid_s4.INIT=16'h0C0A;
  LUT2 soclinux_sdram_trrdcon_valid_s5 (
    .F(soclinux_sdram_trrdcon_valid_8),
    .I0(soclinux_sdram_trrdcon_ready),
    .I1(soclinux_sdram_tfawcon_ready) 
);
defparam soclinux_sdram_trrdcon_valid_s5.INIT=4'h8;
  LUT4 leds_done_s3 (
    .F(leds_done_6),
    .I0(leds_count[6]),
    .I1(leds_count[7]),
    .I2(leds_count[8]),
    .I3(leds_count[9]) 
);
defparam leds_done_s3.INIT=16'h0001;
  LUT4 leds_done_s4 (
    .F(leds_done_7),
    .I0(leds_count[2]),
    .I1(leds_count[3]),
    .I2(leds_count[4]),
    .I3(leds_count[5]) 
);
defparam leds_done_s4.INIT=16'h0001;
  LUT4 leds_done_s5 (
    .F(leds_done_8),
    .I0(leds_count[16]),
    .I1(leds_count[17]),
    .I2(leds_count[20]),
    .I3(leds_count[21]) 
);
defparam leds_done_s5.INIT=16'h0001;
  LUT4 leds_done_s6 (
    .F(leds_done_9),
    .I0(leds_count[10]),
    .I1(leds_count[11]),
    .I2(leds_count[12]),
    .I3(leds_count[13]) 
);
defparam leds_done_s6.INIT=16'h0001;
  LUT2 soclinux_clk_rise_s5 (
    .F(soclinux_clk_rise_8),
    .I0(soclinux_clk_divider1[11]),
    .I1(soclinux_storage[12]) 
);
defparam soclinux_clk_rise_s5.INIT=4'h9;
  LUT3 soclinux_clk_rise_s6 (
    .F(soclinux_clk_rise_9),
    .I0(soclinux_storage[10]),
    .I1(soclinux_storage[9]),
    .I2(soclinux_clk_rise_20) 
);
defparam soclinux_clk_rise_s6.INIT=8'h10;
  LUT4 soclinux_clk_rise_s7 (
    .F(soclinux_clk_rise_10),
    .I0(soclinux_clk_rise_21),
    .I1(soclinux_clk_divider1[2]),
    .I2(soclinux_storage[3]),
    .I3(soclinux_clk_rise_22) 
);
defparam soclinux_clk_rise_s7.INIT=16'hDB7D;
  LUT4 soclinux_clk_rise_s8 (
    .F(soclinux_clk_rise_11),
    .I0(soclinux_clk_divider1[6]),
    .I1(soclinux_storage[7]),
    .I2(soclinux_clk_rise_23),
    .I3(soclinux_clk_rise_24) 
);
defparam soclinux_clk_rise_s8.INIT=16'h4FDD;
  LUT3 soclinux_clk_rise_s9 (
    .F(soclinux_clk_rise_12),
    .I0(soclinux_clk_rise_25),
    .I1(soclinux_clk_rise_26),
    .I2(soclinux_clk_rise_27) 
);
defparam soclinux_clk_rise_s9.INIT=8'h01;
  LUT4 soclinux_clk_rise_s10 (
    .F(soclinux_clk_rise_13),
    .I0(soclinux_storage[8]),
    .I1(soclinux_clk_rise_28),
    .I2(soclinux_clk_rise_29),
    .I3(soclinux_clk_rise_30) 
);
defparam soclinux_clk_rise_s10.INIT=16'h4000;
  LUT4 soclinux_clk_rise_s11 (
    .F(soclinux_clk_rise_14),
    .I0(soclinux_storage[5]),
    .I1(soclinux_clk_rise_31),
    .I2(soclinux_clk_divider1[4]),
    .I3(soclinux_clk_rise_29) 
);
defparam soclinux_clk_rise_s11.INIT=16'hBDDE;
  LUT4 soclinux_clk_rise_s12 (
    .F(soclinux_clk_rise_15),
    .I0(soclinux_clk_rise_24),
    .I1(soclinux_clk_rise_23),
    .I2(soclinux_clk_divider1[6]),
    .I3(soclinux_storage[7]) 
);
defparam soclinux_clk_rise_s12.INIT=16'hC8FC;
  LUT4 soclinux_clk_rise_s13 (
    .F(soclinux_clk_rise_16),
    .I0(soclinux_clk_rise_32),
    .I1(soclinux_clk_divider1[8]),
    .I2(soclinux_storage[9]),
    .I3(soclinux_clk_rise_20) 
);
defparam soclinux_clk_rise_s13.INIT=16'hDB7D;
  LUT4 soclinux_clk_rise_s14 (
    .F(soclinux_clk_rise_17),
    .I0(soclinux_clk_divider1[13]),
    .I1(soclinux_storage[14]),
    .I2(soclinux_clk_rise_33),
    .I3(soclinux_clk_rise_13) 
);
defparam soclinux_clk_rise_s14.INIT=16'h9000;
  LUT4 soclinux_clk_rise_s15 (
    .F(soclinux_clk_rise_18),
    .I0(soclinux_storage[12]),
    .I1(soclinux_clk_rise_13),
    .I2(soclinux_clk_divider1[12]),
    .I3(soclinux_storage[13]) 
);
defparam soclinux_clk_rise_s15.INIT=16'h0BB0;
  LUT4 soclinux_clk_rise_s16 (
    .F(soclinux_clk_rise_19),
    .I0(soclinux_clk_divider1[15]),
    .I1(soclinux_clk_divider1[14]),
    .I2(soclinux_storage[15]),
    .I3(soclinux_clk_rise_34) 
);
defparam soclinux_clk_rise_s16.INIT=16'h453C;
  LUT3 n10150_s2 (
    .F(n10150_5),
    .I0(n10150_8),
    .I1(n10150_9),
    .I2(n10150_10) 
);
defparam n10150_s2.INIT=8'h40;
  LUT4 n10150_s3 (
    .F(n10150_6),
    .I0(n10150_11),
    .I1(n10150_12),
    .I2(n10150_13),
    .I3(n10150_14) 
);
defparam n10150_s3.INIT=16'h1000;
  LUT4 n10150_s4 (
    .F(n10150_7),
    .I0(builder_soclinux_spimaster_state[1]),
    .I1(builder_soclinux_spimaster_state[0]),
    .I2(n10150_15),
    .I3(n26355_7) 
);
defparam n10150_s4.INIT=16'h00F4;
  LUT4 n26355_s4 (
    .F(n26355_7),
    .I0(n26355_8),
    .I1(soclinux_clk_divider1[13]),
    .I2(n26355_9),
    .I3(soclinux_storage[13]) 
);
defparam n26355_s4.INIT=16'hD7BD;
  LUT2 n13252_s3 (
    .F(n13252_6),
    .I0(gw2ddrphy_counter[0]),
    .I1(gw2ddrphy_counter[1]) 
);
defparam n13252_s3.INIT=4'h1;
  LUT4 n25926_s3 (
    .F(n25926_6),
    .I0(soclinux_bus_errors[20]),
    .I1(soclinux_bus_errors[21]),
    .I2(soclinux_bus_errors[22]),
    .I3(soclinux_bus_errors[23]) 
);
defparam n25926_s3.INIT=16'h8000;
  LUT4 n25926_s4 (
    .F(n25926_7),
    .I0(soclinux_bus_errors[16]),
    .I1(soclinux_bus_errors[17]),
    .I2(soclinux_bus_errors[18]),
    .I3(soclinux_bus_errors[19]) 
);
defparam n25926_s4.INIT=16'h8000;
  LUT4 n25926_s5 (
    .F(n25926_8),
    .I0(soclinux_bus_errors[28]),
    .I1(soclinux_bus_errors[29]),
    .I2(soclinux_bus_errors[30]),
    .I3(soclinux_bus_errors[31]) 
);
defparam n25926_s5.INIT=16'h8000;
  LUT4 n25926_s6 (
    .F(n25926_9),
    .I0(soclinux_bus_errors[24]),
    .I1(soclinux_bus_errors[25]),
    .I2(soclinux_bus_errors[26]),
    .I3(soclinux_bus_errors[27]) 
);
defparam n25926_s6.INIT=16'h8000;
  LUT4 n25926_s7 (
    .F(n25926_10),
    .I0(soclinux_bus_errors[4]),
    .I1(soclinux_bus_errors[5]),
    .I2(soclinux_bus_errors[6]),
    .I3(soclinux_bus_errors[7]) 
);
defparam n25926_s7.INIT=16'h8000;
  LUT4 n25926_s8 (
    .F(n25926_11),
    .I0(soclinux_bus_errors[0]),
    .I1(soclinux_bus_errors[1]),
    .I2(soclinux_bus_errors[2]),
    .I3(soclinux_bus_errors[3]) 
);
defparam n25926_s8.INIT=16'h8000;
  LUT4 n25926_s9 (
    .F(n25926_12),
    .I0(soclinux_bus_errors[12]),
    .I1(soclinux_bus_errors[13]),
    .I2(soclinux_bus_errors[14]),
    .I3(soclinux_bus_errors[15]) 
);
defparam n25926_s9.INIT=16'h8000;
  LUT4 n25926_s10 (
    .F(n25926_13),
    .I0(soclinux_bus_errors[8]),
    .I1(soclinux_bus_errors[9]),
    .I2(soclinux_bus_errors[10]),
    .I3(soclinux_bus_errors[11]) 
);
defparam n25926_s10.INIT=16'h8000;
  LUT3 n13875_s3 (
    .F(n13875_6),
    .I0(soclinux_timer_value[27]),
    .I1(soclinux_timer_value[28]),
    .I2(soclinux_timer_zero_trigger_5) 
);
defparam n13875_s3.INIT=8'h10;
  LUT4 n13876_s2 (
    .F(n13876_5),
    .I0(soclinux_timer_value[26]),
    .I1(soclinux_timer_value[27]),
    .I2(soclinux_timer_zero_trigger_5),
    .I3(n13875_11) 
);
defparam n13876_s2.INIT=16'h1000;
  LUT3 n13877_s2 (
    .F(n13877_5),
    .I0(soclinux_timer_value[26]),
    .I1(soclinux_timer_zero_trigger_5),
    .I2(n13875_11) 
);
defparam n13877_s2.INIT=8'h40;
  LUT2 n13878_s2 (
    .F(n13878_5),
    .I0(soclinux_timer_zero_trigger_5),
    .I1(n13875_11) 
);
defparam n13878_s2.INIT=4'h8;
  LUT4 n13879_s2 (
    .F(n13879_5),
    .I0(soclinux_timer_value[23]),
    .I1(soclinux_timer_value[24]),
    .I2(soclinux_timer_zero_trigger_5),
    .I3(n13875_9) 
);
defparam n13879_s2.INIT=16'h1000;
  LUT2 n13882_s2 (
    .F(n13882_5),
    .I0(soclinux_timer_zero_trigger_5),
    .I1(soclinux_timer_zero_trigger_9) 
);
defparam n13882_s2.INIT=4'h8;
  LUT3 n13883_s2 (
    .F(n13883_5),
    .I0(soclinux_timer_value[19]),
    .I1(soclinux_timer_value[20]),
    .I2(n13885_5) 
);
defparam n13883_s2.INIT=8'h10;
  LUT3 n13885_s2 (
    .F(n13885_5),
    .I0(soclinux_timer_value[18]),
    .I1(soclinux_timer_zero_trigger_5),
    .I2(n13885_6) 
);
defparam n13885_s2.INIT=8'h40;
  LUT2 n13886_s2 (
    .F(n13886_5),
    .I0(soclinux_timer_zero_trigger_5),
    .I1(n13885_6) 
);
defparam n13886_s2.INIT=4'h8;
  LUT3 n13888_s2 (
    .F(n13888_5),
    .I0(soclinux_timer_value[14]),
    .I1(soclinux_timer_value[15]),
    .I2(soclinux_timer_zero_trigger_5) 
);
defparam n13888_s2.INIT=8'h10;
  LUT2 n13889_s2 (
    .F(n13889_5),
    .I0(soclinux_timer_value[14]),
    .I1(soclinux_timer_zero_trigger_5) 
);
defparam n13889_s2.INIT=4'h4;
  LUT3 n13892_s2 (
    .F(n13892_5),
    .I0(soclinux_timer_value[10]),
    .I1(soclinux_timer_value[11]),
    .I2(n13894_5) 
);
defparam n13892_s2.INIT=8'h10;
  LUT2 n13893_s2 (
    .F(n13893_5),
    .I0(soclinux_timer_value[10]),
    .I1(n13894_5) 
);
defparam n13893_s2.INIT=4'h4;
  LUT4 n13894_s2 (
    .F(n13894_5),
    .I0(soclinux_timer_value[7]),
    .I1(soclinux_timer_value[8]),
    .I2(soclinux_timer_value[9]),
    .I3(n13897_5) 
);
defparam n13894_s2.INIT=16'h0100;
  LUT3 n13895_s2 (
    .F(n13895_5),
    .I0(soclinux_timer_value[7]),
    .I1(soclinux_timer_value[8]),
    .I2(n13897_5) 
);
defparam n13895_s2.INIT=8'h10;
  LUT2 n13896_s2 (
    .F(n13896_5),
    .I0(soclinux_timer_value[7]),
    .I1(n13897_5) 
);
defparam n13896_s2.INIT=4'h4;
  LUT4 n13897_s2 (
    .F(n13897_5),
    .I0(soclinux_timer_value[4]),
    .I1(soclinux_timer_value[5]),
    .I2(soclinux_timer_value[6]),
    .I3(n13900_5) 
);
defparam n13897_s2.INIT=16'h0100;
  LUT3 n13898_s2 (
    .F(n13898_5),
    .I0(soclinux_timer_value[4]),
    .I1(soclinux_timer_value[5]),
    .I2(n13900_5) 
);
defparam n13898_s2.INIT=8'h10;
  LUT2 n13899_s2 (
    .F(n13899_5),
    .I0(soclinux_timer_value[4]),
    .I1(n13900_5) 
);
defparam n13899_s2.INIT=4'h4;
  LUT4 n13900_s2 (
    .F(n13900_5),
    .I0(soclinux_timer_value[0]),
    .I1(soclinux_timer_value[1]),
    .I2(soclinux_timer_value[2]),
    .I3(soclinux_timer_value[3]) 
);
defparam n13900_s2.INIT=16'h0001;
  LUT3 n13901_s2 (
    .F(n13901_5),
    .I0(soclinux_timer_value[0]),
    .I1(soclinux_timer_value[1]),
    .I2(soclinux_timer_value[2]) 
);
defparam n13901_s2.INIT=8'h01;
  LUT3 n13961_s2 (
    .F(n13961_5),
    .I0(data_mem_grain6_30),
    .I1(data_mem_grain6_22),
    .I2(sram_adr0[6]) 
);
defparam n13961_s2.INIT=8'h53;
  LUT3 n13962_s2 (
    .F(n13962_5),
    .I0(data_mem_grain4_30),
    .I1(data_mem_grain4_22),
    .I2(sram_adr0[6]) 
);
defparam n13962_s2.INIT=8'h53;
  LUT3 n13963_s2 (
    .F(n13963_5),
    .I0(data_mem_grain2_30),
    .I1(data_mem_grain2_22),
    .I2(sram_adr0[6]) 
);
defparam n13963_s2.INIT=8'h53;
  LUT3 n13964_s2 (
    .F(n13964_5),
    .I0(data_mem_grain0_30),
    .I1(data_mem_grain0_22),
    .I2(sram_adr0[6]) 
);
defparam n13964_s2.INIT=8'h53;
  LUT3 n13965_s2 (
    .F(n13965_5),
    .I0(data_mem_grain6_23),
    .I1(data_mem_grain6_31),
    .I2(sram_adr0[6]) 
);
defparam n13965_s2.INIT=8'h35;
  LUT3 n13966_s2 (
    .F(n13966_5),
    .I0(data_mem_grain4_23),
    .I1(data_mem_grain4_31),
    .I2(sram_adr0[6]) 
);
defparam n13966_s2.INIT=8'h35;
  LUT3 n13967_s2 (
    .F(n13967_5),
    .I0(data_mem_grain2_23),
    .I1(data_mem_grain2_31),
    .I2(sram_adr0[6]) 
);
defparam n13967_s2.INIT=8'h35;
  LUT3 n13968_s2 (
    .F(n13968_5),
    .I0(data_mem_grain0_23),
    .I1(data_mem_grain0_31),
    .I2(sram_adr0[6]) 
);
defparam n13968_s2.INIT=8'h35;
  LUT3 n13969_s2 (
    .F(n13969_5),
    .I0(data_mem_grain6_24),
    .I1(data_mem_grain6_32),
    .I2(sram_adr0[6]) 
);
defparam n13969_s2.INIT=8'h35;
  LUT3 n13970_s2 (
    .F(n13970_5),
    .I0(data_mem_grain4_24),
    .I1(data_mem_grain4_32),
    .I2(sram_adr0[6]) 
);
defparam n13970_s2.INIT=8'h35;
  LUT3 n13971_s2 (
    .F(n13971_5),
    .I0(data_mem_grain2_24),
    .I1(data_mem_grain2_32),
    .I2(sram_adr0[6]) 
);
defparam n13971_s2.INIT=8'h35;
  LUT3 n13972_s2 (
    .F(n13972_5),
    .I0(data_mem_grain0_24),
    .I1(data_mem_grain0_32),
    .I2(sram_adr0[6]) 
);
defparam n13972_s2.INIT=8'h35;
  LUT3 n13973_s2 (
    .F(n13973_5),
    .I0(data_mem_grain6_25),
    .I1(data_mem_grain6_33),
    .I2(sram_adr0[6]) 
);
defparam n13973_s2.INIT=8'h35;
  LUT3 n13974_s2 (
    .F(n13974_5),
    .I0(data_mem_grain4_25),
    .I1(data_mem_grain4_33),
    .I2(sram_adr0[6]) 
);
defparam n13974_s2.INIT=8'h35;
  LUT3 n13975_s2 (
    .F(n13975_5),
    .I0(data_mem_grain2_25),
    .I1(data_mem_grain2_33),
    .I2(sram_adr0[6]) 
);
defparam n13975_s2.INIT=8'h35;
  LUT3 n13976_s2 (
    .F(n13976_5),
    .I0(data_mem_grain0_25),
    .I1(data_mem_grain0_33),
    .I2(sram_adr0[6]) 
);
defparam n13976_s2.INIT=8'h35;
  LUT3 n13977_s2 (
    .F(n13977_5),
    .I0(data_mem_grain6_26),
    .I1(data_mem_grain6_34),
    .I2(sram_adr0[6]) 
);
defparam n13977_s2.INIT=8'h35;
  LUT3 n13978_s2 (
    .F(n13978_5),
    .I0(data_mem_grain4_26),
    .I1(data_mem_grain4_34),
    .I2(sram_adr0[6]) 
);
defparam n13978_s2.INIT=8'h35;
  LUT3 n13979_s2 (
    .F(n13979_5),
    .I0(data_mem_grain2_26),
    .I1(data_mem_grain2_34),
    .I2(sram_adr0[6]) 
);
defparam n13979_s2.INIT=8'h35;
  LUT3 n13980_s2 (
    .F(n13980_5),
    .I0(data_mem_grain0_26),
    .I1(data_mem_grain0_34),
    .I2(sram_adr0[6]) 
);
defparam n13980_s2.INIT=8'h35;
  LUT3 n13981_s2 (
    .F(n13981_5),
    .I0(data_mem_grain6_27),
    .I1(data_mem_grain6_35),
    .I2(sram_adr0[6]) 
);
defparam n13981_s2.INIT=8'h35;
  LUT3 n13982_s2 (
    .F(n13982_5),
    .I0(data_mem_grain4_27),
    .I1(data_mem_grain4_35),
    .I2(sram_adr0[6]) 
);
defparam n13982_s2.INIT=8'h35;
  LUT3 n13983_s2 (
    .F(n13983_5),
    .I0(data_mem_grain2_27),
    .I1(data_mem_grain2_35),
    .I2(sram_adr0[6]) 
);
defparam n13983_s2.INIT=8'h35;
  LUT3 n13984_s2 (
    .F(n13984_5),
    .I0(data_mem_grain0_27),
    .I1(data_mem_grain0_35),
    .I2(sram_adr0[6]) 
);
defparam n13984_s2.INIT=8'h35;
  LUT3 n13985_s2 (
    .F(n13985_5),
    .I0(data_mem_grain6_28),
    .I1(data_mem_grain6_36),
    .I2(sram_adr0[6]) 
);
defparam n13985_s2.INIT=8'h35;
  LUT3 n13986_s2 (
    .F(n13986_5),
    .I0(data_mem_grain4_28),
    .I1(data_mem_grain4_36),
    .I2(sram_adr0[6]) 
);
defparam n13986_s2.INIT=8'h35;
  LUT3 n13987_s2 (
    .F(n13987_5),
    .I0(data_mem_grain2_28),
    .I1(data_mem_grain2_36),
    .I2(sram_adr0[6]) 
);
defparam n13987_s2.INIT=8'h35;
  LUT3 n13988_s2 (
    .F(n13988_5),
    .I0(data_mem_grain0_28),
    .I1(data_mem_grain0_36),
    .I2(sram_adr0[6]) 
);
defparam n13988_s2.INIT=8'h35;
  LUT3 n13989_s2 (
    .F(n13989_5),
    .I0(data_mem_grain6_29),
    .I1(data_mem_grain6_37),
    .I2(sram_adr0[6]) 
);
defparam n13989_s2.INIT=8'h35;
  LUT3 n13990_s2 (
    .F(n13990_5),
    .I0(data_mem_grain4_29),
    .I1(data_mem_grain4_37),
    .I2(sram_adr0[6]) 
);
defparam n13990_s2.INIT=8'h35;
  LUT3 n13991_s2 (
    .F(n13991_5),
    .I0(data_mem_grain2_29),
    .I1(data_mem_grain2_37),
    .I2(sram_adr0[6]) 
);
defparam n13991_s2.INIT=8'h35;
  LUT3 n13992_s2 (
    .F(n13992_5),
    .I0(data_mem_grain0_29),
    .I1(data_mem_grain0_37),
    .I2(sram_adr0[6]) 
);
defparam n13992_s2.INIT=8'h35;
  LUT3 n14013_s2 (
    .F(n14013_5),
    .I0(data_mem_grain7_30),
    .I1(data_mem_grain7_22),
    .I2(sram_adr0[6]) 
);
defparam n14013_s2.INIT=8'h53;
  LUT3 n14014_s2 (
    .F(n14014_5),
    .I0(data_mem_grain5_30),
    .I1(data_mem_grain5_22),
    .I2(sram_adr0[6]) 
);
defparam n14014_s2.INIT=8'h53;
  LUT3 n14015_s2 (
    .F(n14015_5),
    .I0(data_mem_grain3_30),
    .I1(data_mem_grain3_22),
    .I2(sram_adr0[6]) 
);
defparam n14015_s2.INIT=8'h53;
  LUT3 n14016_s2 (
    .F(n14016_5),
    .I0(data_mem_grain1_30),
    .I1(data_mem_grain1_22),
    .I2(sram_adr0[6]) 
);
defparam n14016_s2.INIT=8'h53;
  LUT3 n14017_s2 (
    .F(n14017_5),
    .I0(data_mem_grain7_23),
    .I1(data_mem_grain7_31),
    .I2(sram_adr0[6]) 
);
defparam n14017_s2.INIT=8'h35;
  LUT3 n14018_s2 (
    .F(n14018_5),
    .I0(data_mem_grain5_23),
    .I1(data_mem_grain5_31),
    .I2(sram_adr0[6]) 
);
defparam n14018_s2.INIT=8'h35;
  LUT3 n14019_s2 (
    .F(n14019_5),
    .I0(data_mem_grain3_23),
    .I1(data_mem_grain3_31),
    .I2(sram_adr0[6]) 
);
defparam n14019_s2.INIT=8'h35;
  LUT3 n14020_s2 (
    .F(n14020_5),
    .I0(data_mem_grain1_23),
    .I1(data_mem_grain1_31),
    .I2(sram_adr0[6]) 
);
defparam n14020_s2.INIT=8'h35;
  LUT3 n14021_s2 (
    .F(n14021_5),
    .I0(data_mem_grain7_24),
    .I1(data_mem_grain7_32),
    .I2(sram_adr0[6]) 
);
defparam n14021_s2.INIT=8'h35;
  LUT3 n14022_s2 (
    .F(n14022_5),
    .I0(data_mem_grain5_24),
    .I1(data_mem_grain5_32),
    .I2(sram_adr0[6]) 
);
defparam n14022_s2.INIT=8'h35;
  LUT3 n14023_s2 (
    .F(n14023_5),
    .I0(data_mem_grain3_24),
    .I1(data_mem_grain3_32),
    .I2(sram_adr0[6]) 
);
defparam n14023_s2.INIT=8'h35;
  LUT3 n14024_s2 (
    .F(n14024_5),
    .I0(data_mem_grain1_24),
    .I1(data_mem_grain1_32),
    .I2(sram_adr0[6]) 
);
defparam n14024_s2.INIT=8'h35;
  LUT3 n14025_s2 (
    .F(n14025_5),
    .I0(data_mem_grain7_25),
    .I1(data_mem_grain7_33),
    .I2(sram_adr0[6]) 
);
defparam n14025_s2.INIT=8'h35;
  LUT3 n14026_s2 (
    .F(n14026_5),
    .I0(data_mem_grain5_25),
    .I1(data_mem_grain5_33),
    .I2(sram_adr0[6]) 
);
defparam n14026_s2.INIT=8'h35;
  LUT3 n14027_s2 (
    .F(n14027_5),
    .I0(data_mem_grain3_25),
    .I1(data_mem_grain3_33),
    .I2(sram_adr0[6]) 
);
defparam n14027_s2.INIT=8'h35;
  LUT3 n14028_s2 (
    .F(n14028_5),
    .I0(data_mem_grain1_25),
    .I1(data_mem_grain1_33),
    .I2(sram_adr0[6]) 
);
defparam n14028_s2.INIT=8'h35;
  LUT3 n14029_s2 (
    .F(n14029_5),
    .I0(data_mem_grain7_26),
    .I1(data_mem_grain7_34),
    .I2(sram_adr0[6]) 
);
defparam n14029_s2.INIT=8'h35;
  LUT3 n14030_s2 (
    .F(n14030_5),
    .I0(data_mem_grain5_26),
    .I1(data_mem_grain5_34),
    .I2(sram_adr0[6]) 
);
defparam n14030_s2.INIT=8'h35;
  LUT3 n14031_s2 (
    .F(n14031_5),
    .I0(data_mem_grain3_26),
    .I1(data_mem_grain3_34),
    .I2(sram_adr0[6]) 
);
defparam n14031_s2.INIT=8'h35;
  LUT3 n14032_s2 (
    .F(n14032_5),
    .I0(data_mem_grain1_26),
    .I1(data_mem_grain1_34),
    .I2(sram_adr0[6]) 
);
defparam n14032_s2.INIT=8'h35;
  LUT3 n14033_s2 (
    .F(n14033_5),
    .I0(data_mem_grain7_27),
    .I1(data_mem_grain7_35),
    .I2(sram_adr0[6]) 
);
defparam n14033_s2.INIT=8'h35;
  LUT3 n14034_s2 (
    .F(n14034_5),
    .I0(data_mem_grain5_27),
    .I1(data_mem_grain5_35),
    .I2(sram_adr0[6]) 
);
defparam n14034_s2.INIT=8'h35;
  LUT3 n14035_s2 (
    .F(n14035_5),
    .I0(data_mem_grain3_27),
    .I1(data_mem_grain3_35),
    .I2(sram_adr0[6]) 
);
defparam n14035_s2.INIT=8'h35;
  LUT3 n14036_s2 (
    .F(n14036_5),
    .I0(data_mem_grain1_27),
    .I1(data_mem_grain1_35),
    .I2(sram_adr0[6]) 
);
defparam n14036_s2.INIT=8'h35;
  LUT3 n14037_s2 (
    .F(n14037_5),
    .I0(data_mem_grain7_28),
    .I1(data_mem_grain7_36),
    .I2(sram_adr0[6]) 
);
defparam n14037_s2.INIT=8'h35;
  LUT3 n14038_s2 (
    .F(n14038_5),
    .I0(data_mem_grain5_28),
    .I1(data_mem_grain5_36),
    .I2(sram_adr0[6]) 
);
defparam n14038_s2.INIT=8'h35;
  LUT3 n14039_s2 (
    .F(n14039_5),
    .I0(data_mem_grain3_28),
    .I1(data_mem_grain3_36),
    .I2(sram_adr0[6]) 
);
defparam n14039_s2.INIT=8'h35;
  LUT3 n14040_s2 (
    .F(n14040_5),
    .I0(data_mem_grain1_28),
    .I1(data_mem_grain1_36),
    .I2(sram_adr0[6]) 
);
defparam n14040_s2.INIT=8'h35;
  LUT3 n14041_s2 (
    .F(n14041_5),
    .I0(data_mem_grain7_29),
    .I1(data_mem_grain7_37),
    .I2(sram_adr0[6]) 
);
defparam n14041_s2.INIT=8'h35;
  LUT3 n14042_s2 (
    .F(n14042_5),
    .I0(data_mem_grain5_29),
    .I1(data_mem_grain5_37),
    .I2(sram_adr0[6]) 
);
defparam n14042_s2.INIT=8'h35;
  LUT3 n14043_s2 (
    .F(n14043_5),
    .I0(data_mem_grain3_29),
    .I1(data_mem_grain3_37),
    .I2(sram_adr0[6]) 
);
defparam n14043_s2.INIT=8'h35;
  LUT3 n14044_s2 (
    .F(n14044_5),
    .I0(data_mem_grain1_29),
    .I1(data_mem_grain1_37),
    .I2(sram_adr0[6]) 
);
defparam n14044_s2.INIT=8'h35;
  LUT2 n14358_s3 (
    .F(n14358_6),
    .I0(soclinux_sdram_sequencer_counter[4]),
    .I1(soclinux_sdram_sequencer_counter[5]) 
);
defparam n14358_s3.INIT=4'h1;
  LUT4 n16036_s5 (
    .F(n16036_8),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I3(builder_soclinux_bankmachine1_state_2_13) 
);
defparam n16036_s5.INIT=16'h00BF;
  LUT4 n26525_s2 (
    .F(n26525_5),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_choose_cmd_grant[1]),
    .I2(n26539_8),
    .I3(n26525_6) 
);
defparam n26525_s2.INIT=16'h0100;
  LUT2 n26544_s2 (
    .F(n26544_5),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_12) 
);
defparam n26544_s2.INIT=4'h4;
  LUT4 n26553_s3 (
    .F(n26553_6),
    .I0(builder_soclinux_bankmachine7_state[1]),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(n26553_7) 
);
defparam n26553_s3.INIT=16'hC0AF;
  LUT2 n26560_s2 (
    .F(n26560_5),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam n26560_s2.INIT=4'h4;
  LUT3 n26565_s2 (
    .F(n26565_5),
    .I0(builder_soclinux_bankmachine6_state[0]),
    .I1(builder_soclinux_bankmachine6_state[2]),
    .I2(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we) 
);
defparam n26565_s2.INIT=8'h90;
  LUT4 builder_soclinux_refresher_next_state_1_s9 (
    .F(builder_soclinux_refresher_next_state_1_15),
    .I0(soclinux_sdram_zqcs_timer_count1[22]),
    .I1(soclinux_sdram_zqcs_timer_count1[23]),
    .I2(soclinux_sdram_zqcs_timer_count1[24]),
    .I3(soclinux_sdram_zqcs_timer_count1[25]) 
);
defparam builder_soclinux_refresher_next_state_1_s9.INIT=16'h0001;
  LUT4 builder_soclinux_refresher_next_state_1_s10 (
    .F(builder_soclinux_refresher_next_state_1_16),
    .I0(soclinux_sdram_zqcs_timer_count1[14]),
    .I1(soclinux_sdram_zqcs_timer_count1[15]),
    .I2(soclinux_sdram_zqcs_timer_count1[16]),
    .I3(soclinux_sdram_zqcs_timer_count1[17]) 
);
defparam builder_soclinux_refresher_next_state_1_s10.INIT=16'h0001;
  LUT4 builder_soclinux_refresher_next_state_1_s11 (
    .F(builder_soclinux_refresher_next_state_1_17),
    .I0(soclinux_sdram_zqcs_timer_count1[18]),
    .I1(soclinux_sdram_zqcs_timer_count1[19]),
    .I2(soclinux_sdram_zqcs_timer_count1[20]),
    .I3(soclinux_sdram_zqcs_timer_count1[21]) 
);
defparam builder_soclinux_refresher_next_state_1_s11.INIT=16'h0001;
  LUT4 builder_soclinux_refresher_next_state_1_s12 (
    .F(builder_soclinux_refresher_next_state_1_18),
    .I0(soclinux_sdram_zqcs_timer_count1[10]),
    .I1(soclinux_sdram_zqcs_timer_count1[11]),
    .I2(soclinux_sdram_zqcs_timer_count1[12]),
    .I3(soclinux_sdram_zqcs_timer_count1[13]) 
);
defparam builder_soclinux_refresher_next_state_1_s12.INIT=16'h0001;
  LUT4 builder_soclinux_refresher_next_state_1_s13 (
    .F(builder_soclinux_refresher_next_state_1_19),
    .I0(soclinux_sdram_zqcs_timer_count1[2]),
    .I1(soclinux_sdram_zqcs_timer_count1[3]),
    .I2(soclinux_sdram_zqcs_timer_count1[4]),
    .I3(soclinux_sdram_zqcs_timer_count1[5]) 
);
defparam builder_soclinux_refresher_next_state_1_s13.INIT=16'h0001;
  LUT4 builder_soclinux_refresher_next_state_1_s14 (
    .F(builder_soclinux_refresher_next_state_1_20),
    .I0(soclinux_sdram_zqcs_timer_count1[6]),
    .I1(soclinux_sdram_zqcs_timer_count1[7]),
    .I2(soclinux_sdram_zqcs_timer_count1[8]),
    .I3(soclinux_sdram_zqcs_timer_count1[9]) 
);
defparam builder_soclinux_refresher_next_state_1_s14.INIT=16'h0001;
  LUT2 builder_soclinux_refresher_next_state_1_s15 (
    .F(builder_soclinux_refresher_next_state_1_21),
    .I0(soclinux_sdram_zqcs_timer_count1[0]),
    .I1(soclinux_sdram_zqcs_timer_count1[1]) 
);
defparam builder_soclinux_refresher_next_state_1_s15.INIT=4'h1;
  LUT4 builder_soclinux_bankmachine0_next_state_2_s28 (
    .F(builder_soclinux_bankmachine0_next_state_2_36),
    .I0(builder_soclinux_bankmachine0_next_state_2_40),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(n4190_2),
    .I3(soclinux_sdram_bankmachine0_syncfifo0_readable) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s28.INIT=16'h8000;
  LUT2 builder_soclinux_bankmachine0_next_state_2_s29 (
    .F(builder_soclinux_bankmachine0_next_state_2_37),
    .I0(builder_soclinux_refresher_state[0]),
    .I1(builder_soclinux_refresher_state[1]) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s29.INIT=4'h4;
  LUT4 builder_soclinux_bankmachine0_next_state_2_s31 (
    .F(builder_soclinux_bankmachine0_next_state_2_39),
    .I0(n4152_3),
    .I1(soclinux_sdram_bankmachine0_row_opened),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s31.INIT=16'hB000;
  LUT4 builder_soclinux_bankmachine0_next_state_1_s25 (
    .F(builder_soclinux_bankmachine0_next_state_1_33),
    .I0(builder_soclinux_bankmachine0_state[0]),
    .I1(builder_soclinux_bankmachine0_state[1]),
    .I2(builder_soclinux_bankmachine0_state[2]),
    .I3(builder_soclinux_bankmachine0_next_state_1_34) 
);
defparam builder_soclinux_bankmachine0_next_state_1_s25.INIT=16'h8100;
  LUT4 builder_soclinux_bankmachine1_next_state_1_s26 (
    .F(builder_soclinux_bankmachine1_next_state_1_34),
    .I0(builder_soclinux_bankmachine1_next_state_1_37),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(n4595_2),
    .I3(soclinux_sdram_bankmachine1_syncfifo1_readable) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s26.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine1_next_state_1_s27 (
    .F(builder_soclinux_bankmachine1_next_state_1_35),
    .I0(n4557_3),
    .I1(soclinux_sdram_bankmachine1_row_opened),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s27.INIT=16'hB000;
  LUT4 builder_soclinux_bankmachine1_next_state_1_s28 (
    .F(builder_soclinux_bankmachine1_next_state_1_36),
    .I0(soclinux_sdram_bankmachine1_row_opened),
    .I1(n4557_3),
    .I2(builder_soclinux_bankmachine1_state[0]),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s28.INIT=16'h77F0;
  LUT4 builder_soclinux_bankmachine2_next_state_2_s28 (
    .F(builder_soclinux_bankmachine2_next_state_2_36),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(n17951_5),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I3(builder_soclinux_bankmachine2_next_state_2_37) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s28.INIT=16'h9000;
  LUT4 builder_soclinux_bankmachine2_next_state_1_s24 (
    .F(builder_soclinux_bankmachine2_next_state_1_32),
    .I0(builder_soclinux_bankmachine2_state[1]),
    .I1(builder_soclinux_bankmachine2_next_state_2_34),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(n4962_3) 
);
defparam builder_soclinux_bankmachine2_next_state_1_s24.INIT=16'h0EEE;
  LUT4 builder_soclinux_bankmachine2_next_state_1_s25 (
    .F(builder_soclinux_bankmachine2_next_state_1_33),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(builder_soclinux_bankmachine2_state[0]),
    .I2(builder_soclinux_bankmachine2_state[1]),
    .I3(builder_soclinux_bankmachine2_state[2]) 
);
defparam builder_soclinux_bankmachine2_next_state_1_s25.INIT=16'h3FFD;
  LUT4 builder_soclinux_bankmachine3_next_state_2_s28 (
    .F(builder_soclinux_bankmachine3_next_state_2_36),
    .I0(builder_soclinux_bankmachine3_next_state_2_37),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(n5405_2),
    .I3(soclinux_sdram_bankmachine3_syncfifo3_readable) 
);
defparam builder_soclinux_bankmachine3_next_state_2_s28.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine3_next_state_1_s25 (
    .F(builder_soclinux_bankmachine3_next_state_1_33),
    .I0(builder_soclinux_bankmachine3_state[0]),
    .I1(builder_soclinux_bankmachine3_state[1]),
    .I2(builder_soclinux_bankmachine3_state[2]),
    .I3(builder_soclinux_bankmachine3_next_state_1_34) 
);
defparam builder_soclinux_bankmachine3_next_state_1_s25.INIT=16'h8100;
  LUT4 builder_soclinux_bankmachine4_next_state_2_s27 (
    .F(builder_soclinux_bankmachine4_next_state_2_35),
    .I0(builder_soclinux_bankmachine4_next_state_2_37),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .I2(n5810_2),
    .I3(soclinux_sdram_bankmachine4_syncfifo4_readable) 
);
defparam builder_soclinux_bankmachine4_next_state_2_s27.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine4_next_state_2_s28 (
    .F(builder_soclinux_bankmachine4_next_state_2_36),
    .I0(n5772_3),
    .I1(soclinux_sdram_bankmachine4_row_opened),
    .I2(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine4_next_state_2_s28.INIT=16'hB000;
  LUT4 builder_soclinux_bankmachine4_next_state_1_s25 (
    .F(builder_soclinux_bankmachine4_next_state_1_33),
    .I0(builder_soclinux_bankmachine4_state[0]),
    .I1(builder_soclinux_bankmachine4_state[1]),
    .I2(builder_soclinux_bankmachine4_state[2]),
    .I3(builder_soclinux_bankmachine4_next_state_1_34) 
);
defparam builder_soclinux_bankmachine4_next_state_1_s25.INIT=16'h8100;
  LUT4 builder_soclinux_bankmachine5_next_state_2_s27 (
    .F(builder_soclinux_bankmachine5_next_state_2_35),
    .I0(builder_soclinux_bankmachine5_next_state_2_37),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(n6215_2),
    .I3(soclinux_sdram_bankmachine5_syncfifo5_readable) 
);
defparam builder_soclinux_bankmachine5_next_state_2_s27.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine5_next_state_2_s28 (
    .F(builder_soclinux_bankmachine5_next_state_2_36),
    .I0(n6177_3),
    .I1(soclinux_sdram_bankmachine5_row_opened),
    .I2(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_bankmachine5_next_state_2_s28.INIT=16'hB000;
  LUT3 builder_soclinux_bankmachine5_next_state_1_s24 (
    .F(builder_soclinux_bankmachine5_next_state_1_32),
    .I0(builder_soclinux_bankmachine5_state[0]),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine5_next_state_1_33) 
);
defparam builder_soclinux_bankmachine5_next_state_1_s24.INIT=8'h90;
  LUT4 builder_soclinux_bankmachine6_next_state_2_s28 (
    .F(builder_soclinux_bankmachine6_next_state_2_36),
    .I0(builder_soclinux_bankmachine6_next_state_2_37),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_valid),
    .I2(n6620_2),
    .I3(soclinux_sdram_bankmachine6_syncfifo6_readable) 
);
defparam builder_soclinux_bankmachine6_next_state_2_s28.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine6_next_state_1_s25 (
    .F(builder_soclinux_bankmachine6_next_state_1_33),
    .I0(builder_soclinux_bankmachine6_state[0]),
    .I1(builder_soclinux_bankmachine6_state[1]),
    .I2(builder_soclinux_bankmachine6_state[2]),
    .I3(builder_soclinux_bankmachine6_next_state_1_34) 
);
defparam builder_soclinux_bankmachine6_next_state_1_s25.INIT=16'h8100;
  LUT2 builder_soclinux_bankmachine7_next_state_2_s28 (
    .F(builder_soclinux_bankmachine7_next_state_2_36),
    .I0(n6987_3),
    .I1(soclinux_sdram_bankmachine7_row_opened) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s28.INIT=4'h4;
  LUT4 builder_soclinux_bankmachine7_next_state_2_s29 (
    .F(builder_soclinux_bankmachine7_next_state_2_37),
    .I0(builder_soclinux_bankmachine7_next_state_2_38),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I2(n7025_2),
    .I3(soclinux_sdram_bankmachine7_syncfifo7_readable) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s29.INIT=16'h8000;
  LUT4 builder_soclinux_bankmachine7_next_state_1_s25 (
    .F(builder_soclinux_bankmachine7_next_state_1_33),
    .I0(builder_soclinux_bankmachine7_state[0]),
    .I1(builder_soclinux_bankmachine7_state[1]),
    .I2(builder_soclinux_bankmachine7_state[2]),
    .I3(builder_soclinux_bankmachine7_next_state_1_34) 
);
defparam builder_soclinux_bankmachine7_next_state_1_s25.INIT=16'h8100;
  LUT2 builder_soclinux_multiplexer_next_state_3_s38 (
    .F(builder_soclinux_multiplexer_next_state_3_49),
    .I0(builder_soclinux_multiplexer_next_state_1_49),
    .I1(builder_soclinux_multiplexer_state[1]) 
);
defparam builder_soclinux_multiplexer_next_state_3_s38.INIT=4'h4;
  LUT3 builder_soclinux_multiplexer_next_state_1_s36 (
    .F(builder_soclinux_multiplexer_next_state_1_48),
    .I0(builder_soclinux_multiplexer_state[1]),
    .I1(builder_soclinux_multiplexer_state[3]),
    .I2(builder_soclinux_multiplexer_state[0]) 
);
defparam builder_soclinux_multiplexer_next_state_1_s36.INIT=8'h3D;
  LUT4 builder_soclinux_multiplexer_next_state_1_s37 (
    .F(builder_soclinux_multiplexer_next_state_1_49),
    .I0(builder_soclinux_bankmachine4_state[0]),
    .I1(builder_soclinux_multiplexer_next_state_1_50),
    .I2(builder_soclinux_multiplexer_next_state_1_51),
    .I3(builder_soclinux_multiplexer_next_state_1_52) 
);
defparam builder_soclinux_multiplexer_next_state_1_s37.INIT=16'h4000;
  LUT3 builder_soclinux_multiplexer_next_state_0_s36 (
    .F(builder_soclinux_multiplexer_next_state_0_47),
    .I0(builder_soclinux_multiplexer_state[1]),
    .I1(builder_soclinux_multiplexer_next_state_1_49),
    .I2(builder_soclinux_multiplexer_state[0]) 
);
defparam builder_soclinux_multiplexer_next_state_0_s36.INIT=8'h10;
  LUT4 builder_sync_rhs_array_muxed8_10_s9 (
    .F(builder_sync_rhs_array_muxed8_10_14),
    .I0(builder_sync_rhs_array_muxed8_10_20),
    .I1(builder_sync_rhs_array_muxed8_10_21),
    .I2(builder_sync_rhs_array_muxed8_10_22),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_10_s9.INIT=16'h030A;
  LUT4 builder_sync_rhs_array_muxed8_10_s10 (
    .F(builder_sync_rhs_array_muxed8_10_15),
    .I0(builder_sync_rhs_array_muxed8_10_23),
    .I1(builder_sync_rhs_array_muxed8_10_24),
    .I2(builder_sync_rhs_array_muxed8_10_25),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_10_s10.INIT=16'h030A;
  LUT4 builder_sync_rhs_array_muxed8_10_s11 (
    .F(builder_sync_rhs_array_muxed8_10_16),
    .I0(builder_sync_rhs_array_muxed8_10_26),
    .I1(builder_sync_rhs_array_muxed8_10_27),
    .I2(soclinux_sdram_choose_cmd_grant[2]),
    .I3(n26560_5) 
);
defparam builder_sync_rhs_array_muxed8_10_s11.INIT=16'hCA00;
  LUT4 builder_sync_rhs_array_muxed8_10_s12 (
    .F(builder_sync_rhs_array_muxed8_10_17),
    .I0(builder_sync_rhs_array_muxed8_10_28),
    .I1(builder_sync_rhs_array_muxed8_10_29),
    .I2(builder_sync_rhs_array_muxed8_10_30),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_10_s12.INIT=16'h030A;
  LUT4 builder_sync_rhs_array_muxed8_10_s13 (
    .F(builder_sync_rhs_array_muxed8_10_18),
    .I0(builder_sync_rhs_array_muxed8_10_31),
    .I1(builder_sync_rhs_array_muxed8_10_32),
    .I2(builder_sync_rhs_array_muxed8_10_33),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_10_s13.INIT=16'h030A;
  LUT4 builder_sync_rhs_array_muxed8_10_s14 (
    .F(builder_sync_rhs_array_muxed8_10_19),
    .I0(builder_sync_rhs_array_muxed8_10_26),
    .I1(builder_sync_rhs_array_muxed8_10_27),
    .I2(soclinux_sdram_choose_req_grant[2]),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6) 
);
defparam builder_sync_rhs_array_muxed8_10_s14.INIT=16'hCA00;
  LUT4 n15789_s57 (
    .F(n15789_67),
    .I0(soclinux_sdram_bankmachine3_trascon_ready),
    .I1(soclinux_sdram_bankmachine3_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine3_trccon_ready),
    .I3(builder_soclinux_bankmachine3_state[1]) 
);
defparam n15789_s57.INIT=16'h0F77;
  LUT4 n15789_s58 (
    .F(n15789_68),
    .I0(soclinux_sdram_bankmachine7_trascon_ready),
    .I1(soclinux_sdram_bankmachine7_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine7_trccon_ready),
    .I3(builder_soclinux_bankmachine7_state[1]) 
);
defparam n15789_s58.INIT=16'h0F77;
  LUT4 n15963_s56 (
    .F(n15963_66),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_11),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_12) 
);
defparam n15963_s56.INIT=16'h0C0A;
  LUT3 n17959_s3 (
    .F(n17959_6),
    .I0(soclinux_sdram_timer_count1[2]),
    .I1(soclinux_sdram_timer_count1[3]),
    .I2(soclinux_sdram_timer_count1[4]) 
);
defparam n17959_s3.INIT=8'h01;
  LUT4 n17959_s4 (
    .F(n17959_7),
    .I0(soclinux_sdram_timer_count1[5]),
    .I1(soclinux_sdram_timer_count1[6]),
    .I2(soclinux_sdram_timer_count1[7]),
    .I3(soclinux_sdram_timer_count1[8]) 
);
defparam n17959_s4.INIT=16'h0001;
  LUT4 n17930_s4 (
    .F(n17930_7),
    .I0(builder_soclinux_bankmachine1_state[1]),
    .I1(builder_soclinux_bankmachine3_state[1]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(n17930_8) 
);
defparam n17930_s4.INIT=16'h305F;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s6 (
    .F(builder_soclinux_litedramwishbone2native_state_1_11),
    .I0(builder_soclinux_litedramwishbone2native_state_1_15),
    .I1(soclinux_sdram_bankmachine3_wrport_we_4),
    .I2(soclinux_sdram_bankmachine0_wrport_we_5),
    .I3(builder_soclinux_litedramwishbone2native_state_1_16) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s6.INIT=16'h0007;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s7 (
    .F(builder_soclinux_litedramwishbone2native_state_1_12),
    .I0(builder_soclinux_litedramwishbone2native_state_1_17),
    .I1(\tag_mem_DOL_3_G[0]_2 ),
    .I2(soclinux_sdram_bankmachine4_wrport_we_4),
    .I3(soclinux_sdram_bankmachine4_wrport_we_6) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s7.INIT=16'h1000;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s8 (
    .F(builder_soclinux_litedramwishbone2native_state_1_13),
    .I0(soclinux_sdram_bankmachine2_wrport_we_14),
    .I1(builder_soclinux_litedramwishbone2native_state_1_18),
    .I2(builder_soclinux_litedramwishbone2native_state_1_19),
    .I3(soclinux_sdram_bankmachine6_wrport_we_12) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s8.INIT=16'hF800;
  LUT3 builder_soclinux_litedramwishbone2native_state_1_s9 (
    .F(builder_soclinux_litedramwishbone2native_state_1_14),
    .I0(builder_soclinux_new_master_rdata_valid12),
    .I1(builder_soclinux_litedramwishbone2native_state[0]),
    .I2(builder_soclinux_litedramwishbone2native_state[1]) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s9.INIT=8'hD3;
  LUT4 n16523_s15 (
    .F(n16523_19),
    .I0(builder_soclinux_adr[8]),
    .I1(builder_soclinux_adr[3]),
    .I2(soclinux_uart_tx_fifo_wrport_we_6),
    .I3(soclinux_uart_tx_fifo_wrport_we_7) 
);
defparam n16523_s15.INIT=16'h4000;
  LUT4 n16523_s16 (
    .F(n16523_20),
    .I0(builder_soclinux_adr[0]),
    .I1(n16523_21),
    .I2(soclinux_uart_tx_fifo_wrport_we_5),
    .I3(soclinux_uart_tx_fifo_wrport_we_7) 
);
defparam n16523_s16.INIT=16'h4000;
  LUT4 n16543_s14 (
    .F(n16543_18),
    .I0(soclinux_sdram_phaseinjector0_wrdata_storage[21]),
    .I1(n16577_28),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[53]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16543_s14.INIT=16'h0777;
  LUT4 n16543_s15 (
    .F(n16543_19),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[53]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[21]),
    .I3(n16523_20) 
);
defparam n16543_s15.INIT=16'h0777;
  LUT4 n16547_s13 (
    .F(n16547_17),
    .I0(soclinux_sdram_phaseinjector0_wrdata_storage[19]),
    .I1(n16577_28),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[51]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16547_s13.INIT=16'h0777;
  LUT4 n16547_s14 (
    .F(n16547_18),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[51]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[19]),
    .I3(n16523_20) 
);
defparam n16547_s14.INIT=16'h0777;
  LUT4 n16561_s16 (
    .F(n16561_20),
    .I0(builder_soclinux_adr[8]),
    .I1(builder_soclinux_adr[3]),
    .I2(builder_soclinux_adr[0]),
    .I3(soclinux_uart_tx_fifo_wrport_we_8) 
);
defparam n16561_s16.INIT=16'h4000;
  LUT4 n16561_s17 (
    .F(n16561_21),
    .I0(n16543_15),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[12]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[12]),
    .I3(n16577_28) 
);
defparam n16561_s17.INIT=16'h0777;
  LUT4 n16561_s18 (
    .F(n16561_22),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[12]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[44]),
    .I3(n16563_17) 
);
defparam n16561_s18.INIT=16'h0777;
  LUT4 n16561_s19 (
    .F(n16561_23),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[12]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[44]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16561_s19.INIT=16'h0777;
  LUT4 n16561_s20 (
    .F(n16561_24),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[44]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_address_storage[12]),
    .I3(n26396_7) 
);
defparam n16561_s20.INIT=16'h0777;
  LUT4 n16563_s16 (
    .F(n16563_20),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[11]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[11]),
    .I3(n16577_28) 
);
defparam n16563_s16.INIT=16'h0777;
  LUT4 n16563_s17 (
    .F(n16563_21),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[43]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[43]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16563_s17.INIT=16'h0777;
  LUT4 n16563_s18 (
    .F(n16563_22),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[11]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_address_storage[11]),
    .I3(n26396_7) 
);
defparam n16563_s18.INIT=16'h0777;
  LUT4 n16563_s19 (
    .F(n16563_23),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[43]),
    .I2(soclinux_sdram_phaseinjector1_address_storage[11]),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam n16563_s19.INIT=16'h0777;
  LUT4 n16565_s15 (
    .F(n16565_19),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[10]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[10]),
    .I3(n16543_15) 
);
defparam n16565_s15.INIT=16'h0777;
  LUT4 n16565_s16 (
    .F(n16565_20),
    .I0(soclinux_sdram_phaseinjector1_address_storage[10]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[10]),
    .I3(n16577_28) 
);
defparam n16565_s16.INIT=16'h0777;
  LUT4 n16565_s17 (
    .F(n16565_21),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[10]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_address_storage[10]),
    .I3(n26396_7) 
);
defparam n16565_s17.INIT=16'h0777;
  LUT4 n16565_s18 (
    .F(n16565_22),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[42]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[42]),
    .I3(n16563_17) 
);
defparam n16565_s18.INIT=16'h0777;
  LUT4 n16567_s15 (
    .F(n16567_19),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[9]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[9]),
    .I3(n16543_15) 
);
defparam n16567_s15.INIT=16'h0777;
  LUT4 n16567_s16 (
    .F(n16567_20),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[41]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[9]),
    .I3(n16577_28) 
);
defparam n16567_s16.INIT=16'h0777;
  LUT4 n16567_s17 (
    .F(n16567_21),
    .I0(n16563_17),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[41]),
    .I2(soclinux_sdram_phaseinjector1_address_storage[9]),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam n16567_s17.INIT=16'h0777;
  LUT4 n16567_s18 (
    .F(n16567_22),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[9]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[41]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16567_s18.INIT=16'h0777;
  LUT4 n16569_s15 (
    .F(n16569_19),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[8]),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[40]),
    .I3(n16563_17) 
);
defparam n16569_s15.INIT=16'h0777;
  LUT4 n16569_s16 (
    .F(n16569_20),
    .I0(n16523_20),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[8]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[8]),
    .I3(n16577_28) 
);
defparam n16569_s16.INIT=16'h0777;
  LUT4 n16569_s17 (
    .F(n16569_21),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[40]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[40]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16569_s17.INIT=16'h0777;
  LUT4 n16569_s18 (
    .F(n16569_22),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[40]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_address_storage[8]),
    .I3(n26396_7) 
);
defparam n16569_s18.INIT=16'h0777;
  LUT4 n16571_s17 (
    .F(n16571_21),
    .I0(soclinux_sdram_phaseinjector1_command_storage[7]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector1_address_storage[7]),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam n16571_s17.INIT=16'h0777;
  LUT4 n16571_s18 (
    .F(n16571_22),
    .I0(soclinux_sdram_phaseinjector0_wrdata_storage[39]),
    .I1(gw2ddrphy_burstdet_seen_status_1_10),
    .I2(soclinux_sdram_phaseinjector0_address_storage[7]),
    .I3(n26396_7) 
);
defparam n16571_s18.INIT=16'h0777;
  LUT4 n16571_s19 (
    .F(n16571_23),
    .I0(n16563_17),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[39]),
    .I2(n16571_24),
    .I3(n16571_25) 
);
defparam n16571_s19.INIT=16'h7000;
  LUT4 n16573_s17 (
    .F(n16573_21),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[6]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[6]),
    .I3(n16577_28) 
);
defparam n16573_s17.INIT=16'h0777;
  LUT4 n16573_s18 (
    .F(n16573_22),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[38]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_address_storage[6]),
    .I3(n26396_7) 
);
defparam n16573_s18.INIT=16'h0777;
  LUT4 n16573_s19 (
    .F(n16573_23),
    .I0(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I1(soclinux_sdram_phaseinjector1_address_storage[6]),
    .I2(n16573_24),
    .I3(n16573_25) 
);
defparam n16573_s19.INIT=16'h7000;
  LUT4 n16575_s17 (
    .F(n16575_21),
    .I0(soclinux_sdram_phaseinjector1_command_storage[5]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[5]),
    .I3(n16543_15) 
);
defparam n16575_s17.INIT=16'h0777;
  LUT4 n16575_s18 (
    .F(n16575_22),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[37]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_address_storage[5]),
    .I3(n26396_7) 
);
defparam n16575_s18.INIT=16'h0777;
  LUT4 n16575_s19 (
    .F(n16575_23),
    .I0(n16563_17),
    .I1(soclinux_sdram_phaseinjector1_wrdata_storage[37]),
    .I2(n16575_24),
    .I3(n16575_25) 
);
defparam n16575_s19.INIT=16'h7000;
  LUT4 n16577_s18 (
    .F(n16577_22),
    .I0(soclinux_sdram_phaseinjector1_wrdata_storage[4]),
    .I1(n16543_15),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[36]),
    .I3(n16563_17) 
);
defparam n16577_s18.INIT=16'h0777;
  LUT4 n16577_s19 (
    .F(n16577_23),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[36]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_address_storage[4]),
    .I3(n26396_7) 
);
defparam n16577_s19.INIT=16'h0777;
  LUT4 n16577_s20 (
    .F(n16577_24),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[36]),
    .I2(n16577_25),
    .I3(n16577_26) 
);
defparam n16577_s20.INIT=16'h7000;
  LUT4 n16579_s18 (
    .F(n16579_22),
    .I0(soclinux_sdram_phaseinjector1_command_storage[3]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[35]),
    .I3(n16563_17) 
);
defparam n16579_s18.INIT=16'h0777;
  LUT4 n16579_s19 (
    .F(n16579_23),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[35]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector0_address_storage[3]),
    .I3(n26396_7) 
);
defparam n16579_s19.INIT=16'h0777;
  LUT4 n16579_s20 (
    .F(n16579_24),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[3]),
    .I2(soclinux_sdram_phaseinjector1_address_storage[3]),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam n16579_s20.INIT=16'h0777;
  LUT4 n16579_s21 (
    .F(n16579_25),
    .I0(gw2ddrphy_burstdet_seen_status_1_10),
    .I1(soclinux_sdram_phaseinjector0_wrdata_storage[35]),
    .I2(n16579_26),
    .I3(n16579_27) 
);
defparam n16579_s21.INIT=16'h7000;
  LUT4 n16581_s22 (
    .F(n16581_26),
    .I0(soclinux_sdram_phaseinjector1_address_storage[2]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I2(n16581_30),
    .I3(soclinux_uart_tx_fifo_wrport_we_8) 
);
defparam n16581_s22.INIT=16'h0777;
  LUT4 n16581_s23 (
    .F(n16581_27),
    .I0(n16561_26),
    .I1(soclinux_sdram_phaseinjector1_rddata_status[34]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[2]),
    .I3(n16577_28) 
);
defparam n16581_s23.INIT=16'h0777;
  LUT4 n16581_s24 (
    .F(n16581_28),
    .I0(soclinux_sdram_phaseinjector1_wrdata_storage[2]),
    .I1(n16543_15),
    .I2(soclinux_sdram_phaseinjector0_address_storage[2]),
    .I3(n26396_7) 
);
defparam n16581_s24.INIT=16'h0777;
  LUT4 n16581_s25 (
    .F(n16581_29),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_sdram_storage[2]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[2]),
    .I3(n16523_20) 
);
defparam n16581_s25.INIT=16'h0777;
  LUT4 n16583_s22 (
    .F(n16583_26),
    .I0(soclinux_sdram_phaseinjector1_baddress_storage[1]),
    .I1(soclinux_sdram_phaseinjector0_baddress_storage[1]),
    .I2(builder_soclinux_adr[8]),
    .I3(builder_soclinux_adr[3]) 
);
defparam n16583_s22.INIT=16'h0A0C;
  LUT4 n16583_s23 (
    .F(n16583_27),
    .I0(soclinux_sdram_phaseinjector1_address_storage[1]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[1]),
    .I3(n16577_28) 
);
defparam n16583_s23.INIT=16'h0777;
  LUT4 n16583_s24 (
    .F(n16583_28),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[33]),
    .I1(n16561_26),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[33]),
    .I3(n16563_17) 
);
defparam n16583_s24.INIT=16'h0777;
  LUT4 n16583_s25 (
    .F(n16583_29),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_sdram_phaseinjector0_command_storage[1]),
    .I2(soclinux_sdram_phaseinjector0_rddata_status[33]),
    .I3(builder_csr_bankarray_csrbank6_ev_enable0_re_8) 
);
defparam n16583_s25.INIT=16'h0777;
  LUT4 n16583_s26 (
    .F(n16583_30),
    .I0(soclinux_sdram_phaseinjector1_command_storage[1]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector0_address_storage[1]),
    .I3(n26396_7) 
);
defparam n16583_s26.INIT=16'h0777;
  LUT4 n16585_s22 (
    .F(n16585_26),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[32]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[32]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16585_s22.INIT=16'h0777;
  LUT4 n16585_s23 (
    .F(n16585_27),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[0]),
    .I1(n16523_20),
    .I2(soclinux_sdram_storage[0]),
    .I3(soclinux_uart_tx_fifo_wrport_we_10) 
);
defparam n16585_s23.INIT=16'h0777;
  LUT4 n16585_s24 (
    .F(n16585_28),
    .I0(soclinux_sdram_phaseinjector1_wrdata_storage[32]),
    .I1(n16563_17),
    .I2(n16585_30),
    .I3(n14045_12) 
);
defparam n16585_s24.INIT=16'h0777;
  LUT4 n16585_s25 (
    .F(n16585_29),
    .I0(soclinux_sdram_phaseinjector0_command_storage[0]),
    .I1(gw2ddrphy_rdly0_2_14),
    .I2(soclinux_sdram_phaseinjector0_address_storage[0]),
    .I3(n26396_7) 
);
defparam n16585_s25.INIT=16'h0777;
  LUT4 n17005_s13 (
    .F(n17005_17),
    .I0(soclinux_timer_update_value_storage),
    .I1(n26396_7),
    .I2(soclinux_timer_en_storage),
    .I3(n16299_13) 
);
defparam n17005_s13.INIT=16'h0777;
  LUT4 n17005_s14 (
    .F(n17005_18),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_timer_reload_storage[0]),
    .I2(soclinux_timer_enable_storage),
    .I3(builder_csr_bankarray_csrbank6_ev_enable0_re_8) 
);
defparam n17005_s14.INIT=16'h0777;
  LUT4 n17134_s8 (
    .F(n17134_12),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(storage_1_dat1[1]),
    .I2(soclinux_uart_enable_storage[1]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n17134_s8.INIT=16'h0777;
  LUT2 tag_mem_s66 (
    .F(tag_mem_117),
    .I0(builder_soclinux_fullmemorywe_state[1]),
    .I1(builder_soclinux_fullmemorywe_next_state_0_16) 
);
defparam tag_mem_s66.INIT=4'h4;
  LUT4 builder_soclinux_multiplexer_next_state_2_s47 (
    .F(builder_soclinux_multiplexer_next_state_2_61),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(builder_soclinux_multiplexer_next_state_2_65),
    .I3(builder_soclinux_multiplexer_next_state_2_66) 
);
defparam builder_soclinux_multiplexer_next_state_2_s47.INIT=16'h0700;
  LUT4 builder_soclinux_multiplexer_next_state_2_s48 (
    .F(builder_soclinux_multiplexer_next_state_2_62),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_we),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_11),
    .I3(builder_soclinux_multiplexer_next_state_2_67) 
);
defparam builder_soclinux_multiplexer_next_state_2_s48.INIT=16'h7F00;
  LUT4 builder_soclinux_multiplexer_next_state_2_s49 (
    .F(builder_soclinux_multiplexer_next_state_2_63),
    .I0(builder_soclinux_multiplexer_next_state_2_76),
    .I1(builder_soclinux_multiplexer_next_state_2_69),
    .I2(builder_soclinux_refresher_next_state[1]),
    .I3(builder_soclinux_multiplexer_next_state_2_70) 
);
defparam builder_soclinux_multiplexer_next_state_2_s49.INIT=16'h00F1;
  LUT4 builder_soclinux_multiplexer_next_state_2_s50 (
    .F(builder_soclinux_multiplexer_next_state_2_64),
    .I0(builder_soclinux_multiplexer_next_state_1_49),
    .I1(builder_soclinux_multiplexer_state[2]),
    .I2(builder_soclinux_multiplexer_state[3]),
    .I3(builder_soclinux_multiplexer_state[0]) 
);
defparam builder_soclinux_multiplexer_next_state_2_s50.INIT=16'hBCC0;
  LUT2 builder_soclinux_multiplexer_state_3_s6 (
    .F(builder_soclinux_multiplexer_state_3_11),
    .I0(builder_soclinux_refresher_state[1]),
    .I1(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_multiplexer_state_3_s6.INIT=4'h8;
  LUT4 builder_soclinux_bankmachine0_state_2_s7 (
    .F(builder_soclinux_bankmachine0_state_2_12),
    .I0(soclinux_sdram_bankmachine0_trccon_ready),
    .I1(builder_soclinux_bankmachine0_state[0]),
    .I2(builder_soclinux_bankmachine0_state[1]),
    .I3(n15724_9) 
);
defparam builder_soclinux_bankmachine0_state_2_s7.INIT=16'h8CB0;
  LUT3 builder_soclinux_bankmachine1_state_2_s7 (
    .F(builder_soclinux_bankmachine1_state_2_12),
    .I0(soclinux_sdram_bankmachine1_trascon_ready),
    .I1(soclinux_sdram_bankmachine1_twtpcon_ready),
    .I2(builder_soclinux_bankmachine1_state[1]) 
);
defparam builder_soclinux_bankmachine1_state_2_s7.INIT=8'h70;
  LUT4 builder_soclinux_bankmachine1_state_2_s8 (
    .F(builder_soclinux_bankmachine1_state_2_13),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(n26539_8),
    .I2(builder_soclinux_bankmachine1_state_2_14),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_soclinux_bankmachine1_state_2_s8.INIT=16'h1000;
  LUT4 builder_soclinux_bankmachine2_state_2_s7 (
    .F(builder_soclinux_bankmachine2_state_2_12),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(n15746_8),
    .I3(builder_soclinux_bankmachine6_state_2_10) 
);
defparam builder_soclinux_bankmachine2_state_2_s7.INIT=16'h1000;
  LUT4 builder_soclinux_bankmachine2_state_2_s8 (
    .F(builder_soclinux_bankmachine2_state_2_13),
    .I0(soclinux_sdram_bankmachine2_trascon_ready),
    .I1(soclinux_sdram_bankmachine2_twtpcon_ready),
    .I2(builder_soclinux_bankmachine2_state[1]),
    .I3(builder_soclinux_bankmachine2_state[0]) 
);
defparam builder_soclinux_bankmachine2_state_2_s8.INIT=16'h008F;
  LUT4 builder_soclinux_bankmachine3_state_2_s8 (
    .F(builder_soclinux_bankmachine3_state_2_13),
    .I0(soclinux_sdram_bankmachine3_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine3_trascon_ready),
    .I2(builder_soclinux_bankmachine3_state[2]),
    .I3(builder_soclinux_bankmachine3_state[1]) 
);
defparam builder_soclinux_bankmachine3_state_2_s8.INIT=16'hF70F;
  LUT4 builder_soclinux_bankmachine4_state_2_s7 (
    .F(builder_soclinux_bankmachine4_state_2_12),
    .I0(soclinux_sdram_bankmachine4_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine4_trascon_ready),
    .I2(builder_soclinux_bankmachine4_state[0]),
    .I3(builder_soclinux_bankmachine4_state[1]) 
);
defparam builder_soclinux_bankmachine4_state_2_s7.INIT=16'hF70F;
  LUT2 builder_soclinux_bankmachine5_state_2_s7 (
    .F(builder_soclinux_bankmachine5_state_2_12),
    .I0(soclinux_sdram_bankmachine5_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine5_trascon_ready) 
);
defparam builder_soclinux_bankmachine5_state_2_s7.INIT=4'h8;
  LUT2 builder_soclinux_bankmachine6_state_2_s7 (
    .F(builder_soclinux_bankmachine6_state_2_12),
    .I0(builder_soclinux_bankmachine6_state[0]),
    .I1(builder_soclinux_bankmachine6_state[1]) 
);
defparam builder_soclinux_bankmachine6_state_2_s7.INIT=4'h1;
  LUT4 builder_soclinux_bankmachine6_state_2_s8 (
    .F(builder_soclinux_bankmachine6_state_2_13),
    .I0(soclinux_sdram_bankmachine6_trascon_ready),
    .I1(soclinux_sdram_bankmachine6_twtpcon_ready),
    .I2(builder_soclinux_bankmachine6_state[1]),
    .I3(builder_soclinux_bankmachine6_state[0]) 
);
defparam builder_soclinux_bankmachine6_state_2_s8.INIT=16'h008F;
  LUT4 builder_soclinux_bankmachine7_state_2_s7 (
    .F(builder_soclinux_bankmachine7_state_2_12),
    .I0(soclinux_sdram_bankmachine7_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine7_trascon_ready),
    .I2(builder_soclinux_bankmachine7_state[0]),
    .I3(builder_soclinux_bankmachine7_state[1]) 
);
defparam builder_soclinux_bankmachine7_state_2_s7.INIT=16'hF70F;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s13 (
    .F(soclinux_sdram_choose_cmd_grant_2_17),
    .I0(n15703_8),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant_2_21),
    .I3(n15745_7) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s13.INIT=16'h0007;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s15 (
    .F(soclinux_sdram_choose_cmd_grant_2_19),
    .I0(n15746_8),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(n15724_7),
    .I3(soclinux_sdram_choose_cmd_grant_2_22) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s15.INIT=16'h0007;
  LUT4 soclinux_sdram_choose_req_grant_2_s14 (
    .F(soclinux_sdram_choose_req_grant_2_18),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(n15920_10),
    .I2(soclinux_sdram_choose_req_grant[2]),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_9) 
);
defparam soclinux_sdram_choose_req_grant_2_s14.INIT=16'hCA00;
  LUT4 soclinux_sdram_choose_req_grant_2_s15 (
    .F(soclinux_sdram_choose_req_grant_2_19),
    .I0(soclinux_sdram_choose_req_grant_2_26),
    .I1(n15963_64),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6) 
);
defparam soclinux_sdram_choose_req_grant_2_s15.INIT=16'h00EF;
  LUT4 soclinux_sdram_choose_req_grant_2_s18 (
    .F(soclinux_sdram_choose_req_grant_2_22),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I2(n15898_8),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam soclinux_sdram_choose_req_grant_2_s18.INIT=16'h4FDD;
  LUT3 soclinux_sdram_choose_req_grant_2_s19 (
    .F(soclinux_sdram_choose_req_grant_2_23),
    .I0(n15920_10),
    .I1(soclinux_sdram_choose_req_grant[0]),
    .I2(n15877_8) 
);
defparam soclinux_sdram_choose_req_grant_2_s19.INIT=8'hB0;
  LUT4 soclinux_sdram_choose_req_grant_2_s20 (
    .F(soclinux_sdram_choose_req_grant_2_24),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_6),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I2(n15898_8),
    .I3(n15920_10) 
);
defparam soclinux_sdram_choose_req_grant_2_s20.INIT=16'h4000;
  LUT4 soclinux_sdram_choose_req_grant_2_s21 (
    .F(soclinux_sdram_choose_req_grant_2_25),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_choose_req_grant_2_27) 
);
defparam soclinux_sdram_choose_req_grant_2_s21.INIT=16'h4000;
  LUT4 builder_sync_rhs_array_muxed13_s10 (
    .F(builder_sync_rhs_array_muxed13_15),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_7),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_13),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6) 
);
defparam builder_sync_rhs_array_muxed13_s10.INIT=16'hCB00;
  LUT4 builder_sync_rhs_array_muxed13_s11 (
    .F(builder_sync_rhs_array_muxed13_16),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_16),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I2(builder_sync_rhs_array_muxed13_22),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed13_s11.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed13_s12 (
    .F(builder_sync_rhs_array_muxed13_17),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(builder_soclinux_bankmachine0_next_state_2_34),
    .I2(builder_sync_rhs_array_muxed13_20),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_9) 
);
defparam builder_sync_rhs_array_muxed13_s12.INIT=16'h7F00;
  LUT3 builder_sync_rhs_array_muxed13_s13 (
    .F(builder_sync_rhs_array_muxed13_18),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I2(soclinux_sdram_choose_req_grant[2]) 
);
defparam builder_sync_rhs_array_muxed13_s13.INIT=8'h04;
  LUT4 builder_sync_rhs_array_muxed8_0_s9 (
    .F(builder_sync_rhs_array_muxed8_0_14),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_0_19) 
);
defparam builder_sync_rhs_array_muxed8_0_s9.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_0_s10 (
    .F(builder_sync_rhs_array_muxed8_0_15),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_0_20),
    .I3(builder_soclinux_bankmachine7_state_2_10) 
);
defparam builder_sync_rhs_array_muxed8_0_s10.INIT=16'h77F0;
  LUT4 builder_sync_rhs_array_muxed8_0_s12 (
    .F(builder_sync_rhs_array_muxed8_0_17),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_0_21) 
);
defparam builder_sync_rhs_array_muxed8_0_s12.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_0_s13 (
    .F(builder_sync_rhs_array_muxed8_0_18),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_0_22),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6) 
);
defparam builder_sync_rhs_array_muxed8_0_s13.INIT=16'h77F0;
  LUT4 builder_sync_rhs_array_muxed8_1_s9 (
    .F(builder_sync_rhs_array_muxed8_1_14),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(builder_sync_rhs_array_muxed8_1_19),
    .I2(builder_sync_rhs_array_muxed8_1_20),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_1_s9.INIT=16'h0FEE;
  LUT4 builder_sync_rhs_array_muxed8_1_s10 (
    .F(builder_sync_rhs_array_muxed8_1_15),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_1_21),
    .I3(builder_soclinux_bankmachine7_state_2_10) 
);
defparam builder_sync_rhs_array_muxed8_1_s10.INIT=16'h77F0;
  LUT4 builder_sync_rhs_array_muxed8_1_s12 (
    .F(builder_sync_rhs_array_muxed8_1_17),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_1_22) 
);
defparam builder_sync_rhs_array_muxed8_1_s12.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_1_s13 (
    .F(builder_sync_rhs_array_muxed8_1_18),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I3(builder_sync_rhs_array_muxed8_1_23) 
);
defparam builder_sync_rhs_array_muxed8_1_s13.INIT=16'h8F00;
  LUT4 builder_sync_rhs_array_muxed8_2_s8 (
    .F(builder_sync_rhs_array_muxed8_2_13),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_2_19) 
);
defparam builder_sync_rhs_array_muxed8_2_s8.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_2_s10 (
    .F(builder_sync_rhs_array_muxed8_2_15),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(builder_soclinux_bankmachine7_state_2_10),
    .I3(builder_sync_rhs_array_muxed8_2_20) 
);
defparam builder_sync_rhs_array_muxed8_2_s10.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed8_2_s11 (
    .F(builder_sync_rhs_array_muxed8_2_16),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_2_21) 
);
defparam builder_sync_rhs_array_muxed8_2_s11.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_2_s13 (
    .F(builder_sync_rhs_array_muxed8_2_18),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I3(builder_sync_rhs_array_muxed8_2_22) 
);
defparam builder_sync_rhs_array_muxed8_2_s13.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed8_3_s8 (
    .F(builder_sync_rhs_array_muxed8_3_13),
    .I0(builder_sync_rhs_array_muxed8_3_17),
    .I1(builder_sync_rhs_array_muxed8_3_18),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_3_19) 
);
defparam builder_sync_rhs_array_muxed8_3_s8.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_3_s9 (
    .F(builder_sync_rhs_array_muxed8_3_14),
    .I0(builder_sync_rhs_array_muxed8_3_20),
    .I1(builder_sync_rhs_array_muxed8_3_21),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_3_22) 
);
defparam builder_sync_rhs_array_muxed8_3_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_3_s10 (
    .F(builder_sync_rhs_array_muxed8_3_15),
    .I0(builder_sync_rhs_array_muxed8_3_18),
    .I1(builder_sync_rhs_array_muxed8_3_17),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_3_23) 
);
defparam builder_sync_rhs_array_muxed8_3_s10.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_3_s11 (
    .F(builder_sync_rhs_array_muxed8_3_16),
    .I0(builder_sync_rhs_array_muxed8_3_20),
    .I1(builder_sync_rhs_array_muxed8_3_21),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_3_24) 
);
defparam builder_sync_rhs_array_muxed8_3_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_4_s8 (
    .F(builder_sync_rhs_array_muxed8_4_13),
    .I0(builder_sync_rhs_array_muxed8_4_17),
    .I1(builder_sync_rhs_array_muxed8_4_18),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_4_19) 
);
defparam builder_sync_rhs_array_muxed8_4_s8.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_4_s9 (
    .F(builder_sync_rhs_array_muxed8_4_14),
    .I0(builder_sync_rhs_array_muxed8_4_20),
    .I1(builder_sync_rhs_array_muxed8_4_21),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_4_22) 
);
defparam builder_sync_rhs_array_muxed8_4_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_4_s10 (
    .F(builder_sync_rhs_array_muxed8_4_15),
    .I0(builder_sync_rhs_array_muxed8_4_17),
    .I1(builder_sync_rhs_array_muxed8_4_18),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_4_23) 
);
defparam builder_sync_rhs_array_muxed8_4_s10.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_4_s11 (
    .F(builder_sync_rhs_array_muxed8_4_16),
    .I0(builder_sync_rhs_array_muxed8_4_20),
    .I1(builder_sync_rhs_array_muxed8_4_21),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_4_24) 
);
defparam builder_sync_rhs_array_muxed8_4_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_5_s8 (
    .F(builder_sync_rhs_array_muxed8_5_13),
    .I0(builder_sync_rhs_array_muxed8_5_17),
    .I1(builder_sync_rhs_array_muxed8_5_18),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_5_19) 
);
defparam builder_sync_rhs_array_muxed8_5_s8.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_5_s9 (
    .F(builder_sync_rhs_array_muxed8_5_14),
    .I0(builder_sync_rhs_array_muxed8_5_20),
    .I1(builder_sync_rhs_array_muxed8_5_21),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_5_22) 
);
defparam builder_sync_rhs_array_muxed8_5_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_5_s10 (
    .F(builder_sync_rhs_array_muxed8_5_15),
    .I0(builder_sync_rhs_array_muxed8_5_18),
    .I1(builder_sync_rhs_array_muxed8_5_17),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_5_23) 
);
defparam builder_sync_rhs_array_muxed8_5_s10.INIT=16'h5F30;
  LUT4 builder_sync_rhs_array_muxed8_5_s11 (
    .F(builder_sync_rhs_array_muxed8_5_16),
    .I0(builder_sync_rhs_array_muxed8_5_20),
    .I1(builder_sync_rhs_array_muxed8_5_21),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_5_24) 
);
defparam builder_sync_rhs_array_muxed8_5_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_6_s8 (
    .F(builder_sync_rhs_array_muxed8_6_13),
    .I0(builder_sync_rhs_array_muxed8_6_17),
    .I1(builder_sync_rhs_array_muxed8_6_18),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_6_19) 
);
defparam builder_sync_rhs_array_muxed8_6_s8.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_6_s9 (
    .F(builder_sync_rhs_array_muxed8_6_14),
    .I0(builder_sync_rhs_array_muxed8_6_20),
    .I1(builder_sync_rhs_array_muxed8_6_21),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_6_22) 
);
defparam builder_sync_rhs_array_muxed8_6_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_6_s10 (
    .F(builder_sync_rhs_array_muxed8_6_15),
    .I0(builder_sync_rhs_array_muxed8_6_18),
    .I1(builder_sync_rhs_array_muxed8_6_17),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_6_23) 
);
defparam builder_sync_rhs_array_muxed8_6_s10.INIT=16'h5F30;
  LUT4 builder_sync_rhs_array_muxed8_6_s11 (
    .F(builder_sync_rhs_array_muxed8_6_16),
    .I0(builder_sync_rhs_array_muxed8_6_20),
    .I1(builder_sync_rhs_array_muxed8_6_21),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_6_24) 
);
defparam builder_sync_rhs_array_muxed8_6_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_7_s8 (
    .F(builder_sync_rhs_array_muxed8_7_13),
    .I0(builder_sync_rhs_array_muxed8_7_17),
    .I1(builder_sync_rhs_array_muxed8_7_18),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_7_19) 
);
defparam builder_sync_rhs_array_muxed8_7_s8.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_7_s9 (
    .F(builder_sync_rhs_array_muxed8_7_14),
    .I0(builder_sync_rhs_array_muxed8_7_20),
    .I1(builder_sync_rhs_array_muxed8_7_21),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_7_22) 
);
defparam builder_sync_rhs_array_muxed8_7_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_7_s10 (
    .F(builder_sync_rhs_array_muxed8_7_15),
    .I0(builder_sync_rhs_array_muxed8_7_17),
    .I1(builder_sync_rhs_array_muxed8_7_18),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_7_23) 
);
defparam builder_sync_rhs_array_muxed8_7_s10.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_7_s11 (
    .F(builder_sync_rhs_array_muxed8_7_16),
    .I0(builder_sync_rhs_array_muxed8_7_20),
    .I1(builder_sync_rhs_array_muxed8_7_21),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_7_24) 
);
defparam builder_sync_rhs_array_muxed8_7_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_8_s8 (
    .F(builder_sync_rhs_array_muxed8_8_13),
    .I0(builder_sync_rhs_array_muxed8_8_17),
    .I1(builder_sync_rhs_array_muxed8_8_18),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_8_19) 
);
defparam builder_sync_rhs_array_muxed8_8_s8.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_8_s9 (
    .F(builder_sync_rhs_array_muxed8_8_14),
    .I0(builder_sync_rhs_array_muxed8_8_20),
    .I1(builder_sync_rhs_array_muxed8_8_21),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_8_22) 
);
defparam builder_sync_rhs_array_muxed8_8_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_8_s10 (
    .F(builder_sync_rhs_array_muxed8_8_15),
    .I0(builder_sync_rhs_array_muxed8_8_18),
    .I1(builder_sync_rhs_array_muxed8_8_17),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_8_23) 
);
defparam builder_sync_rhs_array_muxed8_8_s10.INIT=16'h5F30;
  LUT4 builder_sync_rhs_array_muxed8_8_s11 (
    .F(builder_sync_rhs_array_muxed8_8_16),
    .I0(builder_sync_rhs_array_muxed8_8_20),
    .I1(builder_sync_rhs_array_muxed8_8_21),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_8_24) 
);
defparam builder_sync_rhs_array_muxed8_8_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_9_s8 (
    .F(builder_sync_rhs_array_muxed8_9_13),
    .I0(builder_sync_rhs_array_muxed8_9_17),
    .I1(builder_sync_rhs_array_muxed8_9_18),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_9_19) 
);
defparam builder_sync_rhs_array_muxed8_9_s8.INIT=16'h5F30;
  LUT4 builder_sync_rhs_array_muxed8_9_s9 (
    .F(builder_sync_rhs_array_muxed8_9_14),
    .I0(builder_sync_rhs_array_muxed8_9_20),
    .I1(builder_sync_rhs_array_muxed8_9_21),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_9_22) 
);
defparam builder_sync_rhs_array_muxed8_9_s9.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_9_s10 (
    .F(builder_sync_rhs_array_muxed8_9_15),
    .I0(builder_sync_rhs_array_muxed8_9_17),
    .I1(builder_sync_rhs_array_muxed8_9_18),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_9_23) 
);
defparam builder_sync_rhs_array_muxed8_9_s10.INIT=16'h5F30;
  LUT4 builder_sync_rhs_array_muxed8_9_s11 (
    .F(builder_sync_rhs_array_muxed8_9_16),
    .I0(builder_sync_rhs_array_muxed8_9_20),
    .I1(builder_sync_rhs_array_muxed8_9_21),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_9_24) 
);
defparam builder_sync_rhs_array_muxed8_9_s11.INIT=16'hC0AF;
  LUT4 builder_sync_rhs_array_muxed8_11_s9 (
    .F(builder_sync_rhs_array_muxed8_11_14),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(builder_sync_rhs_array_muxed8_11_19),
    .I2(builder_sync_rhs_array_muxed8_11_20),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_11_s9.INIT=16'h0FEE;
  LUT4 builder_sync_rhs_array_muxed8_11_s10 (
    .F(builder_sync_rhs_array_muxed8_11_15),
    .I0(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I2(builder_soclinux_bankmachine7_state_2_10),
    .I3(builder_sync_rhs_array_muxed8_11_21) 
);
defparam builder_sync_rhs_array_muxed8_11_s10.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed8_11_s12 (
    .F(builder_sync_rhs_array_muxed8_11_17),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(builder_sync_rhs_array_muxed8_11_19),
    .I2(builder_sync_rhs_array_muxed8_11_22),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_11_s12.INIT=16'h0FEE;
  LUT4 builder_sync_rhs_array_muxed8_11_s13 (
    .F(builder_sync_rhs_array_muxed8_11_18),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I3(builder_sync_rhs_array_muxed8_11_23) 
);
defparam builder_sync_rhs_array_muxed8_11_s13.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed8_12_s9 (
    .F(builder_sync_rhs_array_muxed8_12_14),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(builder_sync_rhs_array_muxed8_12_19) 
);
defparam builder_sync_rhs_array_muxed8_12_s9.INIT=16'hBF00;
  LUT4 builder_sync_rhs_array_muxed8_12_s10 (
    .F(builder_sync_rhs_array_muxed8_12_15),
    .I0(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I2(builder_soclinux_bankmachine7_state_2_10),
    .I3(builder_sync_rhs_array_muxed8_12_20) 
);
defparam builder_sync_rhs_array_muxed8_12_s10.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed8_12_s12 (
    .F(builder_sync_rhs_array_muxed8_12_17),
    .I0(builder_sync_rhs_array_muxed8_12_21),
    .I1(builder_sync_rhs_array_muxed8_12_22),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_12_23) 
);
defparam builder_sync_rhs_array_muxed8_12_s12.INIT=16'hF503;
  LUT4 builder_sync_rhs_array_muxed8_12_s13 (
    .F(builder_sync_rhs_array_muxed8_12_18),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I1(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I3(builder_sync_rhs_array_muxed8_12_24) 
);
defparam builder_sync_rhs_array_muxed8_12_s13.INIT=16'h008F;
  LUT4 n15639_s6 (
    .F(n15639_10),
    .I0(soclinux_sdram_bankmachine1_trascon_ready),
    .I1(soclinux_sdram_bankmachine1_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine1_trccon_ready),
    .I3(builder_soclinux_bankmachine1_state[1]) 
);
defparam n15639_s6.INIT=16'h0F77;
  LUT2 n15662_s6 (
    .F(n15662_10),
    .I0(builder_soclinux_bankmachine5_state[2]),
    .I1(builder_soclinux_bankmachine5_state[0]) 
);
defparam n15662_s6.INIT=4'h4;
  LUT4 n15703_s5 (
    .F(n15703_9),
    .I0(soclinux_sdram_bankmachine4_trascon_ready),
    .I1(soclinux_sdram_bankmachine4_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine4_trccon_ready),
    .I3(builder_soclinux_bankmachine4_state[1]) 
);
defparam n15703_s5.INIT=16'h0F77;
  LUT2 n15724_s5 (
    .F(n15724_9),
    .I0(soclinux_sdram_bankmachine0_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine0_trascon_ready) 
);
defparam n15724_s5.INIT=4'h8;
  LUT2 n15724_s6 (
    .F(n15724_10),
    .I0(builder_soclinux_bankmachine0_state[2]),
    .I1(builder_soclinux_bankmachine0_state[0]) 
);
defparam n15724_s6.INIT=4'h4;
  LUT4 n15746_s5 (
    .F(n15746_9),
    .I0(soclinux_sdram_bankmachine2_trascon_ready),
    .I1(soclinux_sdram_bankmachine2_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine2_trccon_ready),
    .I3(builder_soclinux_bankmachine2_state[1]) 
);
defparam n15746_s5.INIT=16'h0F77;
  LUT2 n15877_s5 (
    .F(n15877_9),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13) 
);
defparam n15877_s5.INIT=4'h4;
  LUT4 n15877_s6 (
    .F(n15877_10),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I1(n15877_12),
    .I2(n15877_11),
    .I3(n17951_5) 
);
defparam n15877_s6.INIT=16'hB74B;
  LUT4 n15877_s7 (
    .F(n15877_11),
    .I0(builder_soclinux_bankmachine4_state[2]),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(builder_soclinux_bankmachine4_state[0]),
    .I3(n15703_9) 
);
defparam n15877_s7.INIT=16'h0010;
  LUT4 n15898_s5 (
    .F(n15898_9),
    .I0(n15898_10),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine5_row_opened),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13) 
);
defparam n15898_s5.INIT=16'h8000;
  LUT4 n15920_s7 (
    .F(n15920_11),
    .I0(n15920_13),
    .I1(n6582_3),
    .I2(soclinux_sdram_bankmachine6_row_opened),
    .I3(soclinux_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam n15920_s7.INIT=16'h1000;
  LUT4 n15920_s8 (
    .F(n15920_12),
    .I0(n15745_7),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(n26565_5) 
);
defparam n15920_s8.INIT=16'h3C5B;
  LUT4 n14461_s3 (
    .F(n14461_7),
    .I0(soclinux_sdram_sequencer_counter[1]),
    .I1(soclinux_sdram_sequencer_counter[6]),
    .I2(n4075_8),
    .I3(n14358_5) 
);
defparam n14461_s3.INIT=16'h1000;
  LUT4 n15745_s4 (
    .F(n15745_8),
    .I0(soclinux_sdram_bankmachine6_trascon_ready),
    .I1(soclinux_sdram_bankmachine6_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine6_trccon_ready),
    .I3(builder_soclinux_bankmachine6_state[1]) 
);
defparam n15745_s4.INIT=16'h0F77;
  LUT4 builder_slave_sel_1_s7 (
    .F(builder_slave_sel_1_10),
    .I0(soclinux_pbus_adr[15]),
    .I1(soclinux_pbus_adr[16]),
    .I2(soclinux_pbus_adr[17]),
    .I3(soclinux_pbus_adr[18]) 
);
defparam builder_slave_sel_1_s7.INIT=16'h0001;
  LUT4 n1245_s9 (
    .F(n1245_12),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam n1245_s9.INIT=16'h8E35;
  LUT4 n1245_s10 (
    .F(n1245_13),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam n1245_s10.INIT=16'hFD83;
  LUT4 n1245_s11 (
    .F(n1245_14),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface3_bank_bus_dat_r[0]) 
);
defparam n1245_s11.INIT=16'h0001;
  LUT4 n1245_s12 (
    .F(n1245_15),
    .I0(n13964_5),
    .I1(soclinux_sdram_master_p1_wrdata_0_4),
    .I2(soclinux_adr_offset_r[0]),
    .I3(soclinux_adr_offset_r[1]) 
);
defparam n1245_s12.INIT=16'h03F5;
  LUT4 n1246_s10 (
    .F(n1246_13),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[0]) 
);
defparam n1246_s10.INIT=16'hF83F;
  LUT4 n1246_s11 (
    .F(n1246_14),
    .I0(n13966_5),
    .I1(n13968_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1246_s11.INIT=16'hF503;
  LUT4 n1247_s8 (
    .F(n1247_11),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[0]),
    .I3(mem_adr0[2]) 
);
defparam n1247_s8.INIT=16'hE0CC;
  LUT4 n1247_s9 (
    .F(n1247_12),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[0]) 
);
defparam n1247_s9.INIT=16'h5774;
  LUT4 n1247_s10 (
    .F(n1247_13),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface7_bank_bus_dat_r[2]) 
);
defparam n1247_s10.INIT=16'h0001;
  LUT4 n1247_s11 (
    .F(n1247_14),
    .I0(n13972_5),
    .I1(n13970_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1247_s11.INIT=16'h03F5;
  LUT4 n1248_s9 (
    .F(n1248_12),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam n1248_s9.INIT=16'hF83F;
  LUT4 n1248_s10 (
    .F(n1248_13),
    .I0(n13974_5),
    .I1(n13976_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1248_s10.INIT=16'hF503;
  LUT4 n1249_s10 (
    .F(n1249_13),
    .I0(n13980_5),
    .I1(n13978_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1249_s10.INIT=16'h03F5;
  LUT4 n1250_s9 (
    .F(n1250_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam n1250_s9.INIT=16'hFBAC;
  LUT3 n1250_s10 (
    .F(n1250_13),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[5]) 
);
defparam n1250_s10.INIT=8'h01;
  LUT4 n1250_s11 (
    .F(n1250_14),
    .I0(n13982_5),
    .I1(n13984_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1250_s11.INIT=16'hFA0C;
  LUT3 n1251_s9 (
    .F(n1251_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]) 
);
defparam n1251_s9.INIT=8'hE3;
  LUT4 n1251_s10 (
    .F(n1251_13),
    .I0(n13986_5),
    .I1(n13988_5),
    .I2(soclinux_adr_offset_r[1]),
    .I3(soclinux_adr_offset_r[0]) 
);
defparam n1251_s10.INIT=16'hFA0C;
  LUT4 soclinux_uart_tx_fifo_wrport_we_s5 (
    .F(soclinux_uart_tx_fifo_wrport_we_8),
    .I0(builder_soclinux_adr[4]),
    .I1(builder_soclinux_adr[5]),
    .I2(builder_soclinux_adr[6]),
    .I3(builder_soclinux_adr[7]) 
);
defparam soclinux_uart_tx_fifo_wrport_we_s5.INIT=16'h0001;
  LUT3 soclinux_timer_zero_trigger_s4 (
    .F(soclinux_timer_zero_trigger_7),
    .I0(soclinux_timer_value[9]),
    .I1(soclinux_timer_value[13]),
    .I2(n13891_6) 
);
defparam soclinux_timer_zero_trigger_s4.INIT=8'h10;
  LUT4 soclinux_timer_zero_trigger_s5 (
    .F(soclinux_timer_zero_trigger_8),
    .I0(soclinux_timer_value[27]),
    .I1(soclinux_timer_value[28]),
    .I2(soclinux_timer_value[29]),
    .I3(n13875_8) 
);
defparam soclinux_timer_zero_trigger_s5.INIT=16'h0100;
  LUT4 soclinux_timer_zero_trigger_s6 (
    .F(soclinux_timer_zero_trigger_9),
    .I0(soclinux_timer_value[18]),
    .I1(soclinux_timer_value[19]),
    .I2(soclinux_timer_zero_trigger_10),
    .I3(n13885_6) 
);
defparam soclinux_timer_zero_trigger_s6.INIT=16'h1000;
  LUT4 soclinux_sdram_bankmachine0_wrport_we_s5 (
    .F(soclinux_sdram_bankmachine0_wrport_we_8),
    .I0(soclinux_sdram_bankmachine0_level[0]),
    .I1(soclinux_sdram_bankmachine0_level[1]),
    .I2(soclinux_sdram_bankmachine0_level[2]),
    .I3(soclinux_sdram_bankmachine0_level[3]) 
);
defparam soclinux_sdram_bankmachine0_wrport_we_s5.INIT=16'h0100;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s7 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_10),
    .I0(builder_soclinux_bankmachine0_next_state_2_37),
    .I1(builder_soclinux_refresher_next_state_1_19),
    .I2(builder_soclinux_refresher_next_state_1_20),
    .I3(builder_soclinux_refresher_next_state_1_21) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s7.INIT=16'h8000;
  LUT2 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s8 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_11),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I1(builder_sync_rhs_array_muxed8_10_13) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s8.INIT=4'h6;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s9 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_12),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_14),
    .I1(n4152_3),
    .I2(soclinux_sdram_bankmachine0_row_opened),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s9.INIT=16'h1000;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s10 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13),
    .I0(soclinux_sdram_sequencer_done1),
    .I1(builder_soclinux_refresher_state[1]),
    .I2(soclinux_sdram_zqcs_executer_done),
    .I3(builder_soclinux_refresher_state[0]) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s10.INIT=16'hF0BB;
  LUT4 soclinux_sdram_bankmachine1_wrport_we_s5 (
    .F(soclinux_sdram_bankmachine1_wrport_we_8),
    .I0(soclinux_sdram_bankmachine1_level[0]),
    .I1(soclinux_sdram_bankmachine1_level[1]),
    .I2(soclinux_sdram_bankmachine1_level[2]),
    .I3(soclinux_sdram_bankmachine1_level[3]) 
);
defparam soclinux_sdram_bankmachine1_wrport_we_s5.INIT=16'h0100;
  LUT3 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s6 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I0(builder_soclinux_bankmachine1_next_state_2_34),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13),
    .I2(n16036_10) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s6.INIT=8'h40;
  LUT3 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s7 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_10),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I2(builder_sync_rhs_array_muxed8_10_13) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s7.INIT=8'h0D;
  LUT4 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s8 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_11),
    .I0(builder_soclinux_bankmachine1_state[2]),
    .I1(builder_soclinux_bankmachine1_state[0]),
    .I2(builder_sync_rhs_array_muxed8_10_13),
    .I3(n15639_10) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s8.INIT=16'h0040;
  LUT4 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s7 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I0(n4962_3),
    .I1(soclinux_sdram_bankmachine2_row_opened),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine2_next_state_1_33) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s7.INIT=16'h0040;
  LUT3 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s6 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_9),
    .I0(n5367_3),
    .I1(soclinux_sdram_bankmachine3_row_opened),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s6.INIT=8'h40;
  LUT3 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s7 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_10),
    .I0(builder_soclinux_bankmachine3_state[0]),
    .I1(builder_soclinux_bankmachine3_state[1]),
    .I2(builder_soclinux_bankmachine3_state[2]) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s7.INIT=8'h7E;
  LUT4 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s8 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_11),
    .I0(builder_soclinux_bankmachine3_state[2]),
    .I1(builder_soclinux_bankmachine3_state[0]),
    .I2(n15789_67),
    .I3(n17951_5) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s8.INIT=16'h04BF;
  LUT4 soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s9 (
    .F(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_12),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_10),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_9) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_sink_ready_s9.INIT=16'h4000;
  LUT4 soclinux_sdram_bankmachine4_wrport_we_s5 (
    .F(soclinux_sdram_bankmachine4_wrport_we_8),
    .I0(soclinux_sdram_bankmachine4_level[0]),
    .I1(soclinux_sdram_bankmachine4_level[1]),
    .I2(soclinux_sdram_bankmachine4_level[2]),
    .I3(soclinux_sdram_bankmachine4_level[3]) 
);
defparam soclinux_sdram_bankmachine4_wrport_we_s5.INIT=16'h0100;
  LUT2 soclinux_sdram_bankmachine5_do_read_s3 (
    .F(soclinux_sdram_bankmachine5_do_read_6),
    .I0(builder_sync_rhs_array_muxed8_10_13),
    .I1(n15662_8) 
);
defparam soclinux_sdram_bankmachine5_do_read_s3.INIT=4'h4;
  LUT4 soclinux_sdram_bankmachine6_wrport_we_s5 (
    .F(soclinux_sdram_bankmachine6_wrport_we_8),
    .I0(soclinux_sdram_bankmachine6_level[0]),
    .I1(soclinux_sdram_bankmachine6_level[1]),
    .I2(soclinux_sdram_bankmachine6_level[2]),
    .I3(soclinux_sdram_bankmachine6_level[3]) 
);
defparam soclinux_sdram_bankmachine6_wrport_we_s5.INIT=16'h0100;
  LUT4 soclinux_sdram_trrdcon_valid_s6 (
    .F(soclinux_sdram_trrdcon_valid_9),
    .I0(n15789_65),
    .I1(n15745_7),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_trrdcon_valid_12) 
);
defparam soclinux_sdram_trrdcon_valid_s6.INIT=16'hC0AF;
  LUT3 soclinux_sdram_trrdcon_valid_s7 (
    .F(soclinux_sdram_trrdcon_valid_10),
    .I0(n15724_7),
    .I1(n15639_8),
    .I2(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam soclinux_sdram_trrdcon_valid_s7.INIT=8'h35;
  LUT3 soclinux_sdram_trrdcon_valid_s8 (
    .F(soclinux_sdram_trrdcon_valid_11),
    .I0(n15746_8),
    .I1(n15789_63),
    .I2(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam soclinux_sdram_trrdcon_valid_s8.INIT=8'h35;
  LUT3 soclinux_clk_rise_s17 (
    .F(soclinux_clk_rise_20),
    .I0(soclinux_storage[8]),
    .I1(soclinux_storage[7]),
    .I2(soclinux_clk_rise_24) 
);
defparam soclinux_clk_rise_s17.INIT=8'h10;
  LUT2 soclinux_clk_rise_s18 (
    .F(soclinux_clk_rise_21),
    .I0(soclinux_clk_divider1[3]),
    .I1(soclinux_storage[4]) 
);
defparam soclinux_clk_rise_s18.INIT=4'h9;
  LUT2 soclinux_clk_rise_s19 (
    .F(soclinux_clk_rise_22),
    .I0(soclinux_storage[2]),
    .I1(soclinux_storage[1]) 
);
defparam soclinux_clk_rise_s19.INIT=4'h1;
  LUT2 soclinux_clk_rise_s20 (
    .F(soclinux_clk_rise_23),
    .I0(soclinux_clk_divider1[7]),
    .I1(soclinux_storage[8]) 
);
defparam soclinux_clk_rise_s20.INIT=4'h9;
  LUT3 soclinux_clk_rise_s21 (
    .F(soclinux_clk_rise_24),
    .I0(soclinux_storage[6]),
    .I1(soclinux_storage[5]),
    .I2(soclinux_clk_rise_29) 
);
defparam soclinux_clk_rise_s21.INIT=8'h10;
  LUT4 soclinux_clk_rise_s22 (
    .F(soclinux_clk_rise_25),
    .I0(soclinux_clk_divider1[1]),
    .I1(soclinux_storage[2]),
    .I2(soclinux_clk_divider1[0]),
    .I3(soclinux_storage[1]) 
);
defparam soclinux_clk_rise_s22.INIT=16'hF69F;
  LUT4 soclinux_clk_rise_s23 (
    .F(soclinux_clk_rise_26),
    .I0(soclinux_storage[13]),
    .I1(soclinux_clk_divider1[12]),
    .I2(soclinux_storage[14]),
    .I3(soclinux_clk_divider1[13]) 
);
defparam soclinux_clk_rise_s23.INIT=16'h0BB0;
  LUT3 soclinux_clk_rise_s24 (
    .F(soclinux_clk_rise_27),
    .I0(soclinux_storage[15]),
    .I1(soclinux_clk_divider1[14]),
    .I2(soclinux_clk_divider1[15]) 
);
defparam soclinux_clk_rise_s24.INIT=8'hB0;
  LUT3 soclinux_clk_rise_s25 (
    .F(soclinux_clk_rise_28),
    .I0(soclinux_storage[7]),
    .I1(soclinux_storage[6]),
    .I2(soclinux_storage[5]) 
);
defparam soclinux_clk_rise_s25.INIT=8'h01;
  LUT4 soclinux_clk_rise_s26 (
    .F(soclinux_clk_rise_29),
    .I0(soclinux_storage[4]),
    .I1(soclinux_storage[3]),
    .I2(soclinux_storage[2]),
    .I3(soclinux_storage[1]) 
);
defparam soclinux_clk_rise_s26.INIT=16'h0001;
  LUT3 soclinux_clk_rise_s27 (
    .F(soclinux_clk_rise_30),
    .I0(soclinux_storage[11]),
    .I1(soclinux_storage[10]),
    .I2(soclinux_storage[9]) 
);
defparam soclinux_clk_rise_s27.INIT=8'h01;
  LUT2 soclinux_clk_rise_s28 (
    .F(soclinux_clk_rise_31),
    .I0(soclinux_clk_divider1[5]),
    .I1(soclinux_storage[6]) 
);
defparam soclinux_clk_rise_s28.INIT=4'h6;
  LUT2 soclinux_clk_rise_s29 (
    .F(soclinux_clk_rise_32),
    .I0(soclinux_clk_divider1[9]),
    .I1(soclinux_storage[10]) 
);
defparam soclinux_clk_rise_s29.INIT=4'h9;
  LUT3 soclinux_clk_rise_s30 (
    .F(soclinux_clk_rise_33),
    .I0(soclinux_storage[13]),
    .I1(soclinux_clk_divider1[12]),
    .I2(soclinux_storage[12]) 
);
defparam soclinux_clk_rise_s30.INIT=8'h0D;
  LUT4 soclinux_clk_rise_s31 (
    .F(soclinux_clk_rise_34),
    .I0(soclinux_storage[14]),
    .I1(soclinux_storage[13]),
    .I2(soclinux_storage[12]),
    .I3(soclinux_clk_rise_13) 
);
defparam soclinux_clk_rise_s31.INIT=16'h0100;
  LUT4 n10150_s5 (
    .F(n10150_8),
    .I0(soclinux_clk_rise_13),
    .I1(n10150_16),
    .I2(soclinux_clk_divider1[15]),
    .I3(soclinux_storage[15]) 
);
defparam n10150_s5.INIT=16'h0770;
  LUT4 n10150_s6 (
    .F(n10150_9),
    .I0(soclinux_clk_divider1[10]),
    .I1(soclinux_storage[10]),
    .I2(n10150_17),
    .I3(n10150_18) 
);
defparam n10150_s6.INIT=16'h4FDD;
  LUT4 n10150_s7 (
    .F(n10150_10),
    .I0(n10150_19),
    .I1(n10150_20),
    .I2(n10150_21),
    .I3(n10150_22) 
);
defparam n10150_s7.INIT=16'h0001;
  LUT4 n10150_s8 (
    .F(n10150_11),
    .I0(n10150_23),
    .I1(soclinux_storage[0]),
    .I2(soclinux_clk_rise_13),
    .I3(n10150_24) 
);
defparam n10150_s8.INIT=16'hB0EF;
  LUT4 n10150_s9 (
    .F(n10150_12),
    .I0(soclinux_storage[8]),
    .I1(n10150_25),
    .I2(soclinux_clk_divider1[8]),
    .I3(n10150_26) 
);
defparam n10150_s9.INIT=16'hBDDE;
  LUT4 n10150_s10 (
    .F(n10150_13),
    .I0(soclinux_storage[0]),
    .I1(soclinux_clk_rise_29),
    .I2(soclinux_clk_divider1[5]),
    .I3(soclinux_storage[5]) 
);
defparam n10150_s10.INIT=16'hB44B;
  LUT4 n10150_s11 (
    .F(n10150_14),
    .I0(n10150_18),
    .I1(n10150_17),
    .I2(soclinux_clk_divider1[10]),
    .I3(soclinux_storage[10]) 
);
defparam n10150_s11.INIT=16'hC8FC;
  LUT4 n10150_s12 (
    .F(n10150_15),
    .I0(n10150_27),
    .I1(soclinux_count[0]),
    .I2(soclinux_control_storage[8]),
    .I3(n10150_28) 
);
defparam n10150_s12.INIT=16'h2400;
  LUT2 n26355_s5 (
    .F(n26355_8),
    .I0(soclinux_clk_divider1[14]),
    .I1(soclinux_storage[14]) 
);
defparam n26355_s5.INIT=4'h9;
  LUT3 n26355_s6 (
    .F(n26355_9),
    .I0(soclinux_storage[12]),
    .I1(soclinux_storage[0]),
    .I2(soclinux_clk_rise_13) 
);
defparam n26355_s6.INIT=8'h10;
  LUT3 n13875_s5 (
    .F(n13875_8),
    .I0(soclinux_timer_value[23]),
    .I1(soclinux_timer_value[24]),
    .I2(soclinux_timer_value[25]) 
);
defparam n13875_s5.INIT=8'h01;
  LUT2 n13875_s6 (
    .F(n13875_9),
    .I0(soclinux_timer_value[22]),
    .I1(soclinux_timer_zero_trigger_9) 
);
defparam n13875_s6.INIT=4'h4;
  LUT4 n13885_s3 (
    .F(n13885_6),
    .I0(soclinux_timer_value[14]),
    .I1(soclinux_timer_value[15]),
    .I2(soclinux_timer_value[16]),
    .I3(soclinux_timer_value[17]) 
);
defparam n13885_s3.INIT=16'h0001;
  LUT3 n13891_s3 (
    .F(n13891_6),
    .I0(soclinux_timer_value[10]),
    .I1(soclinux_timer_value[11]),
    .I2(soclinux_timer_value[12]) 
);
defparam n13891_s3.INIT=8'h01;
  LUT3 n16036_s7 (
    .F(n16036_10),
    .I0(n4557_3),
    .I1(soclinux_sdram_bankmachine1_row_opened),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam n16036_s7.INIT=8'h40;
  LUT2 n26525_s3 (
    .F(n26525_6),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10) 
);
defparam n26525_s3.INIT=4'h1;
  LUT4 n26553_s4 (
    .F(n26553_7),
    .I0(builder_soclinux_bankmachine4_state[1]),
    .I1(builder_soclinux_bankmachine6_state[1]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam n26553_s4.INIT=16'h03F5;
  LUT3 n26572_s3 (
    .F(n26572_6),
    .I0(builder_soclinux_bankmachine7_state[0]),
    .I1(builder_soclinux_bankmachine7_state[1]),
    .I2(builder_soclinux_bankmachine7_state[2]) 
);
defparam n26572_s3.INIT=8'h7E;
  LUT3 builder_soclinux_bankmachine0_next_state_2_s32 (
    .F(builder_soclinux_bankmachine0_next_state_2_40),
    .I0(builder_soclinux_bankmachine0_state[0]),
    .I1(builder_soclinux_bankmachine0_state[1]),
    .I2(builder_soclinux_bankmachine0_state[2]) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s32.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine0_next_state_1_s26 (
    .F(builder_soclinux_bankmachine0_next_state_1_34),
    .I0(soclinux_sdram_bankmachine0_row_opened),
    .I1(n4152_3),
    .I2(builder_soclinux_bankmachine0_state[0]),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine0_next_state_1_s26.INIT=16'h77F0;
  LUT3 builder_soclinux_bankmachine1_next_state_1_s29 (
    .F(builder_soclinux_bankmachine1_next_state_1_37),
    .I0(builder_soclinux_bankmachine1_state[0]),
    .I1(builder_soclinux_bankmachine1_state[1]),
    .I2(builder_soclinux_bankmachine1_state[2]) 
);
defparam builder_soclinux_bankmachine1_next_state_1_s29.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine2_next_state_2_s29 (
    .F(builder_soclinux_bankmachine2_next_state_2_37),
    .I0(builder_soclinux_bankmachine2_next_state_2_38),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(n5000_2),
    .I3(soclinux_sdram_bankmachine2_syncfifo2_readable) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s29.INIT=16'h8000;
  LUT3 builder_soclinux_bankmachine3_next_state_2_s29 (
    .F(builder_soclinux_bankmachine3_next_state_2_37),
    .I0(builder_soclinux_bankmachine3_state[0]),
    .I1(builder_soclinux_bankmachine3_state[1]),
    .I2(builder_soclinux_bankmachine3_state[2]) 
);
defparam builder_soclinux_bankmachine3_next_state_2_s29.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine3_next_state_1_s26 (
    .F(builder_soclinux_bankmachine3_next_state_1_34),
    .I0(soclinux_sdram_bankmachine3_row_opened),
    .I1(n5367_3),
    .I2(builder_soclinux_bankmachine3_state[0]),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine3_next_state_1_s26.INIT=16'h77F0;
  LUT3 builder_soclinux_bankmachine4_next_state_2_s29 (
    .F(builder_soclinux_bankmachine4_next_state_2_37),
    .I0(builder_soclinux_bankmachine4_state[0]),
    .I1(builder_soclinux_bankmachine4_state[1]),
    .I2(builder_soclinux_bankmachine4_state[2]) 
);
defparam builder_soclinux_bankmachine4_next_state_2_s29.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine4_next_state_1_s26 (
    .F(builder_soclinux_bankmachine4_next_state_1_34),
    .I0(soclinux_sdram_bankmachine4_row_opened),
    .I1(n5772_3),
    .I2(builder_soclinux_bankmachine4_state[0]),
    .I3(soclinux_sdram_bankmachine4_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine4_next_state_1_s26.INIT=16'h77F0;
  LUT3 builder_soclinux_bankmachine5_next_state_2_s29 (
    .F(builder_soclinux_bankmachine5_next_state_2_37),
    .I0(builder_soclinux_bankmachine5_state[0]),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine5_state[2]) 
);
defparam builder_soclinux_bankmachine5_next_state_2_s29.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine5_next_state_1_s25 (
    .F(builder_soclinux_bankmachine5_next_state_1_33),
    .I0(soclinux_sdram_bankmachine5_row_opened),
    .I1(n6177_3),
    .I2(builder_soclinux_bankmachine5_state[2]),
    .I3(soclinux_sdram_bankmachine5_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine5_next_state_1_s25.INIT=16'h77F0;
  LUT3 builder_soclinux_bankmachine6_next_state_2_s29 (
    .F(builder_soclinux_bankmachine6_next_state_2_37),
    .I0(builder_soclinux_bankmachine6_state[0]),
    .I1(builder_soclinux_bankmachine6_state[1]),
    .I2(builder_soclinux_bankmachine6_state[2]) 
);
defparam builder_soclinux_bankmachine6_next_state_2_s29.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine6_next_state_1_s26 (
    .F(builder_soclinux_bankmachine6_next_state_1_34),
    .I0(soclinux_sdram_bankmachine6_row_opened),
    .I1(n6582_3),
    .I2(builder_soclinux_bankmachine6_state[0]),
    .I3(soclinux_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine6_next_state_1_s26.INIT=16'h77F0;
  LUT3 builder_soclinux_bankmachine7_next_state_2_s30 (
    .F(builder_soclinux_bankmachine7_next_state_2_38),
    .I0(builder_soclinux_bankmachine7_state[0]),
    .I1(builder_soclinux_bankmachine7_state[1]),
    .I2(builder_soclinux_bankmachine7_state[2]) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s30.INIT=8'hE9;
  LUT4 builder_soclinux_bankmachine7_next_state_1_s26 (
    .F(builder_soclinux_bankmachine7_next_state_1_34),
    .I0(soclinux_sdram_bankmachine7_row_opened),
    .I1(n6987_3),
    .I2(builder_soclinux_bankmachine7_state[0]),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine7_next_state_1_s26.INIT=16'h77F0;
  LUT4 builder_soclinux_multiplexer_next_state_1_s38 (
    .F(builder_soclinux_multiplexer_next_state_1_50),
    .I0(builder_soclinux_bankmachine4_state[1]),
    .I1(builder_soclinux_bankmachine1_state[2]),
    .I2(builder_soclinux_bankmachine4_state[2]),
    .I3(builder_soclinux_bankmachine1_state_2_10) 
);
defparam builder_soclinux_multiplexer_next_state_1_s38.INIT=16'h4000;
  LUT4 builder_soclinux_multiplexer_next_state_1_s39 (
    .F(builder_soclinux_multiplexer_next_state_1_51),
    .I0(builder_soclinux_multiplexer_next_state_1_53),
    .I1(builder_soclinux_bankmachine6_state_2_12),
    .I2(builder_soclinux_multiplexer_next_state_1_54),
    .I3(builder_soclinux_multiplexer_next_state_1_55) 
);
defparam builder_soclinux_multiplexer_next_state_1_s39.INIT=16'h8000;
  LUT4 builder_soclinux_multiplexer_next_state_1_s40 (
    .F(builder_soclinux_multiplexer_next_state_1_52),
    .I0(builder_soclinux_multiplexer_next_state_1_56),
    .I1(builder_soclinux_bankmachine2_state_2_10),
    .I2(builder_soclinux_bankmachine0_state_2_10),
    .I3(builder_soclinux_multiplexer_next_state_1_57) 
);
defparam builder_soclinux_multiplexer_next_state_1_s40.INIT=16'h8000;
  LUT4 builder_sync_rhs_array_muxed8_10_s15 (
    .F(builder_sync_rhs_array_muxed8_10_20),
    .I0(builder_soclinux_bankmachine0_next_state_2_36),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s15.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed8_10_s16 (
    .F(builder_sync_rhs_array_muxed8_10_21),
    .I0(builder_soclinux_bankmachine2_next_state_2_37),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s16.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed8_10_s17 (
    .F(builder_sync_rhs_array_muxed8_10_22),
    .I0(builder_soclinux_bankmachine3_next_state_2_36),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_10_s17.INIT=16'hCA00;
  LUT4 builder_sync_rhs_array_muxed8_10_s18 (
    .F(builder_sync_rhs_array_muxed8_10_23),
    .I0(builder_soclinux_bankmachine4_next_state_2_35),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s18.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed8_10_s19 (
    .F(builder_sync_rhs_array_muxed8_10_24),
    .I0(builder_soclinux_bankmachine6_next_state_2_36),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s19.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed8_10_s20 (
    .F(builder_sync_rhs_array_muxed8_10_25),
    .I0(builder_soclinux_bankmachine7_next_state_2_37),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_10_s20.INIT=16'hCA00;
  LUT3 builder_sync_rhs_array_muxed8_10_s21 (
    .F(builder_sync_rhs_array_muxed8_10_26),
    .I0(builder_soclinux_bankmachine1_next_state_1_34),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s21.INIT=8'h35;
  LUT3 builder_sync_rhs_array_muxed8_10_s22 (
    .F(builder_sync_rhs_array_muxed8_10_27),
    .I0(builder_soclinux_bankmachine5_next_state_2_35),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s22.INIT=8'h35;
  LUT4 builder_sync_rhs_array_muxed8_10_s23 (
    .F(builder_sync_rhs_array_muxed8_10_28),
    .I0(builder_soclinux_bankmachine0_next_state_2_36),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s23.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed8_10_s24 (
    .F(builder_sync_rhs_array_muxed8_10_29),
    .I0(builder_soclinux_bankmachine2_next_state_2_37),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s24.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed8_10_s25 (
    .F(builder_sync_rhs_array_muxed8_10_30),
    .I0(builder_soclinux_bankmachine3_next_state_2_36),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_10_s25.INIT=16'hCA00;
  LUT4 builder_sync_rhs_array_muxed8_10_s26 (
    .F(builder_sync_rhs_array_muxed8_10_31),
    .I0(builder_soclinux_bankmachine4_next_state_2_35),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s26.INIT=16'h0305;
  LUT4 builder_sync_rhs_array_muxed8_10_s27 (
    .F(builder_sync_rhs_array_muxed8_10_32),
    .I0(builder_soclinux_bankmachine6_next_state_2_36),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_10_s27.INIT=16'h0C0A;
  LUT4 builder_sync_rhs_array_muxed8_10_s28 (
    .F(builder_sync_rhs_array_muxed8_10_33),
    .I0(builder_soclinux_bankmachine7_next_state_2_37),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_10_s28.INIT=16'hCA00;
  LUT4 n17930_s5 (
    .F(n17930_8),
    .I0(builder_soclinux_bankmachine2_state[1]),
    .I1(builder_soclinux_bankmachine0_state[1]),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam n17930_s5.INIT=16'hFA0C;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s10 (
    .F(builder_soclinux_litedramwishbone2native_state_1_15),
    .I0(soclinux_sdram_bankmachine3_wrport_we_7),
    .I1(soclinux_sdram_bankmachine2_wrport_we_5),
    .I2(soclinux_sdram_bankmachine3_wrport_we_5),
    .I3(soclinux_sdram_bankmachine3_wrport_we_10) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s10.INIT=16'h4000;
  LUT2 builder_soclinux_litedramwishbone2native_state_1_s11 (
    .F(builder_soclinux_litedramwishbone2native_state_1_16),
    .I0(soclinux_sdram_bankmachine1_wrport_we_12),
    .I1(soclinux_sdram_bankmachine1_wrport_we_10) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s11.INIT=4'h8;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s12 (
    .F(builder_soclinux_litedramwishbone2native_state_1_17),
    .I0(soclinux_sdram_bankmachine5_wrport_we_4),
    .I1(soclinux_sdram_bankmachine3_wrport_we_5),
    .I2(soclinux_sdram_bankmachine4_wrport_we_10),
    .I3(\tag_mem_DOL_2_G[0]_2 ) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s12.INIT=16'hBB0F;
  LUT3 builder_soclinux_litedramwishbone2native_state_1_s13 (
    .F(builder_soclinux_litedramwishbone2native_state_1_18),
    .I0(soclinux_sdram_bankmachine2_wrport_we_10),
    .I1(soclinux_sdram_bankmachine2_wrport_we_12),
    .I2(soclinux_sdram_bankmachine2_wrport_we_5) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s13.INIT=8'h40;
  LUT4 builder_soclinux_litedramwishbone2native_state_1_s14 (
    .F(builder_soclinux_litedramwishbone2native_state_1_19),
    .I0(soclinux_sdram_bankmachine2_wrport_we_14),
    .I1(soclinux_sdram_bankmachine6_wrport_we_7),
    .I2(soclinux_sdram_bankmachine7_wrport_we_4),
    .I3(soclinux_sdram_bankmachine6_wrport_we_6) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s14.INIT=16'hF800;
  LUT4 n16523_s17 (
    .F(n16523_21),
    .I0(builder_soclinux_adr[5]),
    .I1(builder_soclinux_adr[6]),
    .I2(builder_soclinux_adr[7]),
    .I3(builder_soclinux_adr[4]) 
);
defparam n16523_s17.INIT=16'h0100;
  LUT4 n16571_s20 (
    .F(n16571_24),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[7]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[39]),
    .I3(n16561_26) 
);
defparam n16571_s20.INIT=16'h0777;
  LUT4 n16571_s21 (
    .F(n16571_25),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[39]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[7]),
    .I3(n16523_20) 
);
defparam n16571_s21.INIT=16'h0777;
  LUT4 n16573_s20 (
    .F(n16573_24),
    .I0(soclinux_sdram_phaseinjector1_command_storage[6]),
    .I1(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I2(soclinux_sdram_phaseinjector1_wrdata_storage[6]),
    .I3(n16543_15) 
);
defparam n16573_s20.INIT=16'h0777;
  LUT4 n16573_s21 (
    .F(n16573_25),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[6]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[38]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16573_s21.INIT=16'h0777;
  LUT4 n16575_s20 (
    .F(n16575_24),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[5]),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[5]),
    .I3(n16577_28) 
);
defparam n16575_s20.INIT=16'h0777;
  LUT4 n16575_s21 (
    .F(n16575_25),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[5]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_wrdata_storage[37]),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam n16575_s21.INIT=16'h0777;
  LUT4 n16577_s21 (
    .F(n16577_25),
    .I0(n16523_19),
    .I1(soclinux_sdram_phaseinjector0_rddata_status[4]),
    .I2(soclinux_sdram_phaseinjector1_address_storage[4]),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam n16577_s21.INIT=16'h0777;
  LUT4 n16577_s22 (
    .F(n16577_26),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[4]),
    .I1(n16523_20),
    .I2(soclinux_sdram_phaseinjector0_command_storage[4]),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam n16577_s22.INIT=16'h0777;
  LUT4 n16579_s22 (
    .F(n16579_26),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(soclinux_sdram_phaseinjector0_command_storage[3]),
    .I2(soclinux_sdram_phaseinjector1_rddata_status[3]),
    .I3(n16523_20) 
);
defparam n16579_s22.INIT=16'h0777;
  LUT4 n16579_s23 (
    .F(n16579_27),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(soclinux_sdram_storage[3]),
    .I2(soclinux_sdram_phaseinjector0_rddata_status[35]),
    .I3(builder_csr_bankarray_csrbank6_ev_enable0_re_8) 
);
defparam n16579_s23.INIT=16'h0777;
  LUT4 n16581_s26 (
    .F(n16581_30),
    .I0(soclinux_sdram_phaseinjector1_wrdata_storage[34]),
    .I1(soclinux_sdram_phaseinjector1_baddress_storage[2]),
    .I2(builder_soclinux_adr[0]),
    .I3(n16581_31) 
);
defparam n16581_s26.INIT=16'hAC00;
  LUT4 n16585_s26 (
    .F(n16585_30),
    .I0(soclinux_sdram_phaseinjector1_baddress_storage[0]),
    .I1(soclinux_sdram_phaseinjector0_baddress_storage[0]),
    .I2(builder_soclinux_adr[8]),
    .I3(builder_soclinux_adr[3]) 
);
defparam n16585_s26.INIT=16'h0A0C;
  LUT4 builder_soclinux_multiplexer_next_state_2_s51 (
    .F(builder_soclinux_multiplexer_next_state_2_65),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I1(soclinux_sdram_bankmachine5_row_opened),
    .I2(soclinux_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I3(builder_soclinux_multiplexer_next_state_2_71) 
);
defparam builder_soclinux_multiplexer_next_state_2_s51.INIT=16'h8000;
  LUT4 builder_soclinux_multiplexer_next_state_2_s52 (
    .F(builder_soclinux_multiplexer_next_state_2_66),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(n16036_12),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_12) 
);
defparam builder_soclinux_multiplexer_next_state_2_s52.INIT=16'h0777;
  LUT4 builder_soclinux_multiplexer_next_state_2_s53 (
    .F(builder_soclinux_multiplexer_next_state_2_67),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I1(n15920_11),
    .I2(soclinux_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I3(n15877_12) 
);
defparam builder_soclinux_multiplexer_next_state_2_s53.INIT=16'h0777;
  LUT4 builder_soclinux_multiplexer_next_state_2_s55 (
    .F(builder_soclinux_multiplexer_next_state_2_69),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I1(n15920_11),
    .I2(builder_soclinux_multiplexer_next_state_2_72),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13) 
);
defparam builder_soclinux_multiplexer_next_state_2_s55.INIT=16'hF400;
  LUT4 builder_soclinux_multiplexer_next_state_2_s56 (
    .F(builder_soclinux_multiplexer_next_state_2_70),
    .I0(soclinux_sdram_bankmachine5_do_read_8),
    .I1(builder_soclinux_multiplexer_next_state_2_73),
    .I2(builder_soclinux_multiplexer_next_state_2_74),
    .I3(builder_soclinux_bankmachine0_next_state_2_34) 
);
defparam builder_soclinux_multiplexer_next_state_2_s56.INIT=16'hBF00;
  LUT3 builder_soclinux_bankmachine1_state_2_s9 (
    .F(builder_soclinux_bankmachine1_state_2_14),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(n15639_8) 
);
defparam builder_soclinux_bankmachine1_state_2_s9.INIT=8'h10;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s17 (
    .F(soclinux_sdram_choose_cmd_grant_2_21),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(n15662_8),
    .I2(n15789_65),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s17.INIT=16'hDDF4;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s18 (
    .F(soclinux_sdram_choose_cmd_grant_2_22),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(n15639_8),
    .I2(n15789_63),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s18.INIT=16'hDCF5;
  LUT4 soclinux_sdram_choose_req_grant_2_s22 (
    .F(soclinux_sdram_choose_req_grant_2_26),
    .I0(builder_soclinux_refresher_next_state[1]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_9) 
);
defparam soclinux_sdram_choose_req_grant_2_s22.INIT=16'h00F4;
  LUT4 soclinux_sdram_choose_req_grant_2_s23 (
    .F(soclinux_sdram_choose_req_grant_2_27),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(builder_soclinux_refresher_next_state[1]),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam soclinux_sdram_choose_req_grant_2_s23.INIT=16'h0D00;
  LUT3 builder_sync_rhs_array_muxed13_s15 (
    .F(builder_sync_rhs_array_muxed13_20),
    .I0(builder_sync_rhs_array_muxed8_10_13),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I2(n15920_11) 
);
defparam builder_sync_rhs_array_muxed13_s15.INIT=8'h90;
  LUT4 builder_sync_rhs_array_muxed8_0_s14 (
    .F(builder_sync_rhs_array_muxed8_0_19),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_0_23),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_0_s14.INIT=16'h7FF0;
  LUT4 builder_sync_rhs_array_muxed8_0_s15 (
    .F(builder_sync_rhs_array_muxed8_0_20),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_0_24) 
);
defparam builder_sync_rhs_array_muxed8_0_s15.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_0_s16 (
    .F(builder_sync_rhs_array_muxed8_0_21),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_0_25),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_0_s16.INIT=16'h7FF0;
  LUT4 builder_sync_rhs_array_muxed8_0_s17 (
    .F(builder_sync_rhs_array_muxed8_0_22),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_0_26) 
);
defparam builder_sync_rhs_array_muxed8_0_s17.INIT=16'h7F00;
  LUT2 builder_sync_rhs_array_muxed8_1_s14 (
    .F(builder_sync_rhs_array_muxed8_1_19),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_1_s14.INIT=4'h8;
  LUT4 builder_sync_rhs_array_muxed8_1_s15 (
    .F(builder_sync_rhs_array_muxed8_1_20),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_1_24),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_1_s15.INIT=16'h0F77;
  LUT4 builder_sync_rhs_array_muxed8_1_s16 (
    .F(builder_sync_rhs_array_muxed8_1_21),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_1_25) 
);
defparam builder_sync_rhs_array_muxed8_1_s16.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_1_s17 (
    .F(builder_sync_rhs_array_muxed8_1_22),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_1_26) 
);
defparam builder_sync_rhs_array_muxed8_1_s17.INIT=16'hF70F;
  LUT4 builder_sync_rhs_array_muxed8_1_s18 (
    .F(builder_sync_rhs_array_muxed8_1_23),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(builder_sync_rhs_array_muxed8_1_19),
    .I2(builder_sync_rhs_array_muxed8_1_27),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_1_s18.INIT=16'h0FEE;
  LUT4 builder_sync_rhs_array_muxed8_2_s14 (
    .F(builder_sync_rhs_array_muxed8_2_19),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_2_23) 
);
defparam builder_sync_rhs_array_muxed8_2_s14.INIT=16'h008F;
  LUT4 builder_sync_rhs_array_muxed8_2_s15 (
    .F(builder_sync_rhs_array_muxed8_2_20),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_2_24) 
);
defparam builder_sync_rhs_array_muxed8_2_s15.INIT=16'h7F00;
  LUT4 builder_sync_rhs_array_muxed8_2_s16 (
    .F(builder_sync_rhs_array_muxed8_2_21),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_2_25) 
);
defparam builder_sync_rhs_array_muxed8_2_s16.INIT=16'hF70F;
  LUT4 builder_sync_rhs_array_muxed8_2_s17 (
    .F(builder_sync_rhs_array_muxed8_2_22),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_2_26) 
);
defparam builder_sync_rhs_array_muxed8_2_s17.INIT=16'h7F00;
  LUT3 builder_sync_rhs_array_muxed8_3_s12 (
    .F(builder_sync_rhs_array_muxed8_3_17),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_3_s13 (
    .F(builder_sync_rhs_array_muxed8_3_18),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_3_s14 (
    .F(builder_sync_rhs_array_muxed8_3_19),
    .I0(builder_sync_rhs_array_muxed8_3_25),
    .I1(builder_sync_rhs_array_muxed8_3_26),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_3_s14.INIT=16'hF503;
  LUT3 builder_sync_rhs_array_muxed8_3_s15 (
    .F(builder_sync_rhs_array_muxed8_3_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_3_s16 (
    .F(builder_sync_rhs_array_muxed8_3_21),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_3_s17 (
    .F(builder_sync_rhs_array_muxed8_3_22),
    .I0(builder_sync_rhs_array_muxed8_3_27),
    .I1(builder_sync_rhs_array_muxed8_3_28),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_3_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_3_s18 (
    .F(builder_sync_rhs_array_muxed8_3_23),
    .I0(builder_sync_rhs_array_muxed8_3_26),
    .I1(builder_sync_rhs_array_muxed8_3_25),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_3_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_3_s19 (
    .F(builder_sync_rhs_array_muxed8_3_24),
    .I0(builder_sync_rhs_array_muxed8_3_27),
    .I1(builder_sync_rhs_array_muxed8_3_28),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_3_s19.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_4_s12 (
    .F(builder_sync_rhs_array_muxed8_4_17),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_4_s13 (
    .F(builder_sync_rhs_array_muxed8_4_18),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_4_s14 (
    .F(builder_sync_rhs_array_muxed8_4_19),
    .I0(builder_sync_rhs_array_muxed8_4_25),
    .I1(builder_sync_rhs_array_muxed8_4_26),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_4_s14.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_4_s15 (
    .F(builder_sync_rhs_array_muxed8_4_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_4_s16 (
    .F(builder_sync_rhs_array_muxed8_4_21),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_4_s17 (
    .F(builder_sync_rhs_array_muxed8_4_22),
    .I0(builder_sync_rhs_array_muxed8_4_27),
    .I1(builder_sync_rhs_array_muxed8_4_28),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_4_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_4_s18 (
    .F(builder_sync_rhs_array_muxed8_4_23),
    .I0(builder_sync_rhs_array_muxed8_4_25),
    .I1(builder_sync_rhs_array_muxed8_4_26),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_4_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_4_s19 (
    .F(builder_sync_rhs_array_muxed8_4_24),
    .I0(builder_sync_rhs_array_muxed8_4_27),
    .I1(builder_sync_rhs_array_muxed8_4_28),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_4_s19.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_5_s12 (
    .F(builder_sync_rhs_array_muxed8_5_17),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_5_s13 (
    .F(builder_sync_rhs_array_muxed8_5_18),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_5_s14 (
    .F(builder_sync_rhs_array_muxed8_5_19),
    .I0(builder_sync_rhs_array_muxed8_5_25),
    .I1(builder_sync_rhs_array_muxed8_5_26),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_5_s14.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_5_s15 (
    .F(builder_sync_rhs_array_muxed8_5_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_5_s16 (
    .F(builder_sync_rhs_array_muxed8_5_21),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_5_s17 (
    .F(builder_sync_rhs_array_muxed8_5_22),
    .I0(builder_sync_rhs_array_muxed8_5_27),
    .I1(builder_sync_rhs_array_muxed8_5_28),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_5_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_5_s18 (
    .F(builder_sync_rhs_array_muxed8_5_23),
    .I0(builder_sync_rhs_array_muxed8_5_25),
    .I1(builder_sync_rhs_array_muxed8_5_26),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_5_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_5_s19 (
    .F(builder_sync_rhs_array_muxed8_5_24),
    .I0(builder_sync_rhs_array_muxed8_5_27),
    .I1(builder_sync_rhs_array_muxed8_5_28),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_5_s19.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_6_s12 (
    .F(builder_sync_rhs_array_muxed8_6_17),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_6_s13 (
    .F(builder_sync_rhs_array_muxed8_6_18),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_6_s14 (
    .F(builder_sync_rhs_array_muxed8_6_19),
    .I0(builder_sync_rhs_array_muxed8_6_25),
    .I1(builder_sync_rhs_array_muxed8_6_26),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_6_s14.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_6_s15 (
    .F(builder_sync_rhs_array_muxed8_6_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_6_s16 (
    .F(builder_sync_rhs_array_muxed8_6_21),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_6_s17 (
    .F(builder_sync_rhs_array_muxed8_6_22),
    .I0(builder_sync_rhs_array_muxed8_6_27),
    .I1(builder_sync_rhs_array_muxed8_6_28),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_6_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_6_s18 (
    .F(builder_sync_rhs_array_muxed8_6_23),
    .I0(builder_sync_rhs_array_muxed8_6_25),
    .I1(builder_sync_rhs_array_muxed8_6_26),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_6_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_6_s19 (
    .F(builder_sync_rhs_array_muxed8_6_24),
    .I0(builder_sync_rhs_array_muxed8_6_27),
    .I1(builder_sync_rhs_array_muxed8_6_28),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_6_s19.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_7_s12 (
    .F(builder_sync_rhs_array_muxed8_7_17),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_7_s13 (
    .F(builder_sync_rhs_array_muxed8_7_18),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_7_s14 (
    .F(builder_sync_rhs_array_muxed8_7_19),
    .I0(builder_sync_rhs_array_muxed8_7_25),
    .I1(builder_sync_rhs_array_muxed8_7_26),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_7_s14.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_7_s15 (
    .F(builder_sync_rhs_array_muxed8_7_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_7_s16 (
    .F(builder_sync_rhs_array_muxed8_7_21),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_7_s17 (
    .F(builder_sync_rhs_array_muxed8_7_22),
    .I0(builder_sync_rhs_array_muxed8_7_27),
    .I1(builder_sync_rhs_array_muxed8_7_28),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_7_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_7_s18 (
    .F(builder_sync_rhs_array_muxed8_7_23),
    .I0(builder_sync_rhs_array_muxed8_7_25),
    .I1(builder_sync_rhs_array_muxed8_7_26),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_7_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_7_s19 (
    .F(builder_sync_rhs_array_muxed8_7_24),
    .I0(builder_sync_rhs_array_muxed8_7_27),
    .I1(builder_sync_rhs_array_muxed8_7_28),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_7_s19.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_8_s12 (
    .F(builder_sync_rhs_array_muxed8_8_17),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_8_s13 (
    .F(builder_sync_rhs_array_muxed8_8_18),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_8_s14 (
    .F(builder_sync_rhs_array_muxed8_8_19),
    .I0(builder_sync_rhs_array_muxed8_8_25),
    .I1(builder_sync_rhs_array_muxed8_8_26),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_8_s14.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_8_s15 (
    .F(builder_sync_rhs_array_muxed8_8_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_8_s16 (
    .F(builder_sync_rhs_array_muxed8_8_21),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_8_s17 (
    .F(builder_sync_rhs_array_muxed8_8_22),
    .I0(builder_sync_rhs_array_muxed8_8_27),
    .I1(builder_sync_rhs_array_muxed8_8_28),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_8_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_8_s18 (
    .F(builder_sync_rhs_array_muxed8_8_23),
    .I0(builder_sync_rhs_array_muxed8_8_25),
    .I1(builder_sync_rhs_array_muxed8_8_26),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_8_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_8_s19 (
    .F(builder_sync_rhs_array_muxed8_8_24),
    .I0(builder_sync_rhs_array_muxed8_8_27),
    .I1(builder_sync_rhs_array_muxed8_8_28),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_8_s19.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_9_s12 (
    .F(builder_sync_rhs_array_muxed8_9_17),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s12.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_9_s13 (
    .F(builder_sync_rhs_array_muxed8_9_18),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s13.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_9_s14 (
    .F(builder_sync_rhs_array_muxed8_9_19),
    .I0(builder_sync_rhs_array_muxed8_9_25),
    .I1(builder_sync_rhs_array_muxed8_9_26),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_9_s14.INIT=16'h03F5;
  LUT3 builder_sync_rhs_array_muxed8_9_s15 (
    .F(builder_sync_rhs_array_muxed8_9_20),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s15.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_9_s16 (
    .F(builder_sync_rhs_array_muxed8_9_21),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s16.INIT=8'h53;
  LUT4 builder_sync_rhs_array_muxed8_9_s17 (
    .F(builder_sync_rhs_array_muxed8_9_22),
    .I0(builder_sync_rhs_array_muxed8_9_27),
    .I1(builder_sync_rhs_array_muxed8_9_28),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_9_s17.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_9_s18 (
    .F(builder_sync_rhs_array_muxed8_9_23),
    .I0(builder_sync_rhs_array_muxed8_9_25),
    .I1(builder_sync_rhs_array_muxed8_9_26),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_9_s18.INIT=16'h03F5;
  LUT4 builder_sync_rhs_array_muxed8_9_s19 (
    .F(builder_sync_rhs_array_muxed8_9_24),
    .I0(builder_sync_rhs_array_muxed8_9_27),
    .I1(builder_sync_rhs_array_muxed8_9_28),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_9_s19.INIT=16'h03F5;
  LUT2 builder_sync_rhs_array_muxed8_11_s14 (
    .F(builder_sync_rhs_array_muxed8_11_19),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_11_s14.INIT=4'h8;
  LUT4 builder_sync_rhs_array_muxed8_11_s15 (
    .F(builder_sync_rhs_array_muxed8_11_20),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_11_24),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_11_s15.INIT=16'h0F77;
  LUT4 builder_sync_rhs_array_muxed8_11_s16 (
    .F(builder_sync_rhs_array_muxed8_11_21),
    .I0(builder_sync_rhs_array_muxed8_11_25),
    .I1(builder_sync_rhs_array_muxed8_11_26),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_11_27) 
);
defparam builder_sync_rhs_array_muxed8_11_s16.INIT=16'hF503;
  LUT4 builder_sync_rhs_array_muxed8_11_s17 (
    .F(builder_sync_rhs_array_muxed8_11_22),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_11_24),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_11_s17.INIT=16'h0F77;
  LUT4 builder_sync_rhs_array_muxed8_11_s18 (
    .F(builder_sync_rhs_array_muxed8_11_23),
    .I0(builder_sync_rhs_array_muxed8_11_25),
    .I1(builder_sync_rhs_array_muxed8_11_26),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_11_28) 
);
defparam builder_sync_rhs_array_muxed8_11_s18.INIT=16'hF503;
  LUT4 builder_sync_rhs_array_muxed8_12_s14 (
    .F(builder_sync_rhs_array_muxed8_12_19),
    .I0(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I1(builder_soclinux_bankmachine6_state_2_10),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(builder_sync_rhs_array_muxed8_12_25) 
);
defparam builder_sync_rhs_array_muxed8_12_s14.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_12_s15 (
    .F(builder_sync_rhs_array_muxed8_12_20),
    .I0(builder_sync_rhs_array_muxed8_12_21),
    .I1(builder_sync_rhs_array_muxed8_12_22),
    .I2(soclinux_sdram_choose_cmd_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_12_26) 
);
defparam builder_sync_rhs_array_muxed8_12_s15.INIT=16'hF503;
  LUT2 builder_sync_rhs_array_muxed8_12_s16 (
    .F(builder_sync_rhs_array_muxed8_12_21),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I1(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_12_s16.INIT=4'h8;
  LUT2 builder_sync_rhs_array_muxed8_12_s17 (
    .F(builder_sync_rhs_array_muxed8_12_22),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I1(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_12_s17.INIT=4'h8;
  LUT4 builder_sync_rhs_array_muxed8_12_s18 (
    .F(builder_sync_rhs_array_muxed8_12_23),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_12_s18.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_12_s19 (
    .F(builder_sync_rhs_array_muxed8_12_24),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(builder_sync_rhs_array_muxed8_12_27) 
);
defparam builder_sync_rhs_array_muxed8_12_s19.INIT=16'h7F00;
  LUT4 n15877_s8 (
    .F(n15877_12),
    .I0(n15877_13),
    .I1(n5772_3),
    .I2(soclinux_sdram_bankmachine4_row_opened),
    .I3(soclinux_sdram_bankmachine4_pipe_valid_source_valid) 
);
defparam n15877_s8.INIT=16'h1000;
  LUT3 n15898_s6 (
    .F(n15898_10),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(builder_soclinux_multiplexer_next_state_2_71) 
);
defparam n15898_s6.INIT=8'h90;
  LUT3 n15920_s9 (
    .F(n15920_13),
    .I0(builder_soclinux_bankmachine6_state[0]),
    .I1(builder_soclinux_bankmachine6_state[1]),
    .I2(builder_soclinux_bankmachine6_state[2]) 
);
defparam n15920_s9.INIT=8'h7E;
  LUT2 soclinux_timer_zero_trigger_s7 (
    .F(soclinux_timer_zero_trigger_10),
    .I0(soclinux_timer_value[20]),
    .I1(soclinux_timer_value[21]) 
);
defparam soclinux_timer_zero_trigger_s7.INIT=4'h1;
  LUT3 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s11 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_14),
    .I0(builder_soclinux_bankmachine0_state[0]),
    .I1(builder_soclinux_bankmachine0_state[1]),
    .I2(builder_soclinux_bankmachine0_state[2]) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s11.INIT=8'h7E;
  LUT4 soclinux_sdram_bankmachine5_do_read_s5 (
    .F(soclinux_sdram_bankmachine5_do_read_8),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I1(soclinux_sdram_bankmachine5_row_opened),
    .I2(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I3(builder_soclinux_multiplexer_next_state_2_71) 
);
defparam soclinux_sdram_bankmachine5_do_read_s5.INIT=16'h4000;
  LUT4 soclinux_sdram_trrdcon_valid_s9 (
    .F(soclinux_sdram_trrdcon_valid_12),
    .I0(n15703_8),
    .I1(n15662_8),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam soclinux_sdram_trrdcon_valid_s9.INIT=16'h03F5;
  LUT4 n10150_s13 (
    .F(n10150_16),
    .I0(soclinux_storage[14]),
    .I1(soclinux_storage[13]),
    .I2(soclinux_storage[12]),
    .I3(soclinux_storage[0]) 
);
defparam n10150_s13.INIT=16'h0001;
  LUT2 n10150_s14 (
    .F(n10150_17),
    .I0(soclinux_clk_divider1[11]),
    .I1(soclinux_storage[11]) 
);
defparam n10150_s14.INIT=4'h9;
  LUT3 n10150_s15 (
    .F(n10150_18),
    .I0(soclinux_storage[9]),
    .I1(soclinux_storage[8]),
    .I2(n10150_26) 
);
defparam n10150_s15.INIT=8'h10;
  LUT4 n10150_s16 (
    .F(n10150_19),
    .I0(n10150_29),
    .I1(soclinux_clk_divider1[6]),
    .I2(soclinux_storage[6]),
    .I3(n10150_30) 
);
defparam n10150_s16.INIT=16'hDB7D;
  LUT4 n10150_s17 (
    .F(n10150_20),
    .I0(soclinux_storage[3]),
    .I1(n10150_31),
    .I2(soclinux_clk_divider1[3]),
    .I3(n10150_39) 
);
defparam n10150_s17.INIT=16'hBDDE;
  LUT4 n10150_s18 (
    .F(n10150_21),
    .I0(soclinux_storage[0]),
    .I1(soclinux_storage[1]),
    .I2(n10150_33),
    .I3(soclinux_clk_divider1[1]) 
);
defparam n10150_s18.INIT=16'hE7F9;
  LUT2 n10150_s19 (
    .F(n10150_22),
    .I0(soclinux_storage[0]),
    .I1(soclinux_clk_divider1[0]) 
);
defparam n10150_s19.INIT=4'h9;
  LUT3 n10150_s20 (
    .F(n10150_23),
    .I0(soclinux_clk_divider1[15]),
    .I1(soclinux_storage[15]),
    .I2(n10150_16) 
);
defparam n10150_s20.INIT=8'h90;
  LUT2 n10150_s21 (
    .F(n10150_24),
    .I0(soclinux_clk_divider1[12]),
    .I1(soclinux_storage[12]) 
);
defparam n10150_s21.INIT=4'h9;
  LUT2 n10150_s22 (
    .F(n10150_25),
    .I0(soclinux_clk_divider1[9]),
    .I1(soclinux_storage[9]) 
);
defparam n10150_s22.INIT=4'h6;
  LUT3 n10150_s23 (
    .F(n10150_26),
    .I0(soclinux_storage[7]),
    .I1(soclinux_storage[0]),
    .I2(soclinux_clk_rise_24) 
);
defparam n10150_s23.INIT=8'h10;
  LUT2 n10150_s24 (
    .F(n10150_27),
    .I0(soclinux_count[1]),
    .I1(soclinux_control_storage[9]) 
);
defparam n10150_s24.INIT=4'h9;
  LUT4 n10150_s25 (
    .F(n10150_28),
    .I0(n10150_34),
    .I1(soclinux_control_storage[14]),
    .I2(soclinux_control_storage[13]),
    .I3(n10150_35) 
);
defparam n10150_s25.INIT=16'h0100;
  LUT3 builder_soclinux_bankmachine2_next_state_2_s30 (
    .F(builder_soclinux_bankmachine2_next_state_2_38),
    .I0(builder_soclinux_bankmachine2_state[0]),
    .I1(builder_soclinux_bankmachine2_state[1]),
    .I2(builder_soclinux_bankmachine2_state[2]) 
);
defparam builder_soclinux_bankmachine2_next_state_2_s30.INIT=8'hE9;
  LUT4 builder_soclinux_multiplexer_next_state_1_s41 (
    .F(builder_soclinux_multiplexer_next_state_1_53),
    .I0(builder_soclinux_bankmachine5_state[0]),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine5_state[2]),
    .I3(builder_soclinux_bankmachine6_state[2]) 
);
defparam builder_soclinux_multiplexer_next_state_1_s41.INIT=16'h1000;
  LUT4 builder_soclinux_multiplexer_next_state_1_s42 (
    .F(builder_soclinux_multiplexer_next_state_1_54),
    .I0(soclinux_sdram_bankmachine4_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine5_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine6_twtpcon_ready),
    .I3(soclinux_sdram_bankmachine7_twtpcon_ready) 
);
defparam builder_soclinux_multiplexer_next_state_1_s42.INIT=16'h8000;
  LUT4 builder_soclinux_multiplexer_next_state_1_s43 (
    .F(builder_soclinux_multiplexer_next_state_1_55),
    .I0(soclinux_sdram_bankmachine0_twtpcon_ready),
    .I1(soclinux_sdram_bankmachine1_twtpcon_ready),
    .I2(soclinux_sdram_bankmachine2_twtpcon_ready),
    .I3(soclinux_sdram_bankmachine3_twtpcon_ready) 
);
defparam builder_soclinux_multiplexer_next_state_1_s43.INIT=16'h8000;
  LUT4 builder_soclinux_multiplexer_next_state_1_s44 (
    .F(builder_soclinux_multiplexer_next_state_1_56),
    .I0(builder_soclinux_bankmachine7_state[0]),
    .I1(builder_soclinux_bankmachine7_state[1]),
    .I2(builder_soclinux_bankmachine0_state[2]),
    .I3(builder_soclinux_bankmachine2_state[2]) 
);
defparam builder_soclinux_multiplexer_next_state_1_s44.INIT=16'h1000;
  LUT4 builder_soclinux_multiplexer_next_state_1_s45 (
    .F(builder_soclinux_multiplexer_next_state_1_57),
    .I0(builder_soclinux_bankmachine3_state[0]),
    .I1(builder_soclinux_bankmachine3_state[1]),
    .I2(builder_soclinux_bankmachine3_state[2]),
    .I3(builder_soclinux_bankmachine7_state[2]) 
);
defparam builder_soclinux_multiplexer_next_state_1_s45.INIT=16'h1000;
  LUT4 n16581_s27 (
    .F(n16581_31),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[8]),
    .I2(builder_soclinux_adr[3]),
    .I3(builder_soclinux_adr[2]) 
);
defparam n16581_s27.INIT=16'h1000;
  LUT4 builder_soclinux_multiplexer_next_state_2_s57 (
    .F(builder_soclinux_multiplexer_next_state_2_71),
    .I0(n6177_3),
    .I1(builder_soclinux_bankmachine5_state[1]),
    .I2(builder_soclinux_bankmachine5_state[2]),
    .I3(builder_soclinux_bankmachine5_state[0]) 
);
defparam builder_soclinux_multiplexer_next_state_2_s57.INIT=16'h4001;
  LUT4 builder_soclinux_multiplexer_next_state_2_s58 (
    .F(builder_soclinux_multiplexer_next_state_2_72),
    .I0(soclinux_sdram_bankmachine7_pipe_valid_source_payload_we),
    .I1(n26572_6),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I3(builder_soclinux_bankmachine7_next_state_2_36) 
);
defparam builder_soclinux_multiplexer_next_state_2_s58.INIT=16'h1000;
  LUT4 builder_soclinux_multiplexer_next_state_2_s59 (
    .F(builder_soclinux_multiplexer_next_state_2_73),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I1(n15877_12),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I3(n16036_12) 
);
defparam builder_soclinux_multiplexer_next_state_2_s59.INIT=16'hB0BB;
  LUT4 builder_soclinux_multiplexer_next_state_2_s60 (
    .F(builder_soclinux_multiplexer_next_state_2_74),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_12) 
);
defparam builder_soclinux_multiplexer_next_state_2_s60.INIT=16'hB0BB;
  LUT4 builder_sync_rhs_array_muxed8_0_s18 (
    .F(builder_sync_rhs_array_muxed8_0_23),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_0_s18.INIT=16'h00BF;
  LUT4 builder_sync_rhs_array_muxed8_0_s19 (
    .F(builder_sync_rhs_array_muxed8_0_24),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_0_27),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_0_s19.INIT=16'h770F;
  LUT4 builder_sync_rhs_array_muxed8_0_s20 (
    .F(builder_sync_rhs_array_muxed8_0_25),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_0_s20.INIT=16'h00BF;
  LUT4 builder_sync_rhs_array_muxed8_0_s21 (
    .F(builder_sync_rhs_array_muxed8_0_26),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I1(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_0_28),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_0_s21.INIT=16'h770F;
  LUT2 builder_sync_rhs_array_muxed8_1_s19 (
    .F(builder_sync_rhs_array_muxed8_1_24),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_1_s19.INIT=4'h8;
  LUT4 builder_sync_rhs_array_muxed8_1_s20 (
    .F(builder_sync_rhs_array_muxed8_1_25),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_1_28),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_1_s20.INIT=16'h770F;
  LUT4 builder_sync_rhs_array_muxed8_1_s21 (
    .F(builder_sync_rhs_array_muxed8_1_26),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_1_s21.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_1_s22 (
    .F(builder_sync_rhs_array_muxed8_1_27),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_1_24),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_1_s22.INIT=16'h0F77;
  LUT4 builder_sync_rhs_array_muxed8_2_s18 (
    .F(builder_sync_rhs_array_muxed8_2_23),
    .I0(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_2_s18.INIT=16'hF007;
  LUT4 builder_sync_rhs_array_muxed8_2_s19 (
    .F(builder_sync_rhs_array_muxed8_2_24),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_array_muxed8_2_27) 
);
defparam builder_sync_rhs_array_muxed8_2_s19.INIT=16'hF70F;
  LUT4 builder_sync_rhs_array_muxed8_2_s20 (
    .F(builder_sync_rhs_array_muxed8_2_25),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_2_s20.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_2_s21 (
    .F(builder_sync_rhs_array_muxed8_2_26),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_2_28),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_2_s21.INIT=16'h7FF0;
  LUT3 builder_sync_rhs_array_muxed8_3_s20 (
    .F(builder_sync_rhs_array_muxed8_3_25),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_3_s21 (
    .F(builder_sync_rhs_array_muxed8_3_26),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_3_s22 (
    .F(builder_sync_rhs_array_muxed8_3_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_3_s23 (
    .F(builder_sync_rhs_array_muxed8_3_28),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[0]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_3_s23.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_4_s20 (
    .F(builder_sync_rhs_array_muxed8_4_25),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_4_s21 (
    .F(builder_sync_rhs_array_muxed8_4_26),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_4_s22 (
    .F(builder_sync_rhs_array_muxed8_4_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_4_s23 (
    .F(builder_sync_rhs_array_muxed8_4_28),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[1]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_4_s23.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_5_s20 (
    .F(builder_sync_rhs_array_muxed8_5_25),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_5_s21 (
    .F(builder_sync_rhs_array_muxed8_5_26),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_5_s22 (
    .F(builder_sync_rhs_array_muxed8_5_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_5_s23 (
    .F(builder_sync_rhs_array_muxed8_5_28),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[2]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_5_s23.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_6_s20 (
    .F(builder_sync_rhs_array_muxed8_6_25),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_6_s21 (
    .F(builder_sync_rhs_array_muxed8_6_26),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_6_s22 (
    .F(builder_sync_rhs_array_muxed8_6_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_6_s23 (
    .F(builder_sync_rhs_array_muxed8_6_28),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[3]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_6_s23.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_7_s20 (
    .F(builder_sync_rhs_array_muxed8_7_25),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_7_s21 (
    .F(builder_sync_rhs_array_muxed8_7_26),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_7_s22 (
    .F(builder_sync_rhs_array_muxed8_7_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_7_s23 (
    .F(builder_sync_rhs_array_muxed8_7_28),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[4]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_7_s23.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_8_s20 (
    .F(builder_sync_rhs_array_muxed8_8_25),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_8_s21 (
    .F(builder_sync_rhs_array_muxed8_8_26),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_8_s22 (
    .F(builder_sync_rhs_array_muxed8_8_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_8_s23 (
    .F(builder_sync_rhs_array_muxed8_8_28),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[5]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_8_s23.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_9_s20 (
    .F(builder_sync_rhs_array_muxed8_9_25),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s20.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_9_s21 (
    .F(builder_sync_rhs_array_muxed8_9_26),
    .I0(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s21.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_9_s22 (
    .F(builder_sync_rhs_array_muxed8_9_27),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s22.INIT=8'h53;
  LUT3 builder_sync_rhs_array_muxed8_9_s23 (
    .F(builder_sync_rhs_array_muxed8_9_28),
    .I0(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[6]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_9_s23.INIT=8'h53;
  LUT2 builder_sync_rhs_array_muxed8_11_s19 (
    .F(builder_sync_rhs_array_muxed8_11_24),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_11_s19.INIT=4'h8;
  LUT2 builder_sync_rhs_array_muxed8_11_s20 (
    .F(builder_sync_rhs_array_muxed8_11_25),
    .I0(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_11_s20.INIT=4'h8;
  LUT2 builder_sync_rhs_array_muxed8_11_s21 (
    .F(builder_sync_rhs_array_muxed8_11_26),
    .I0(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I1(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_11_s21.INIT=4'h8;
  LUT4 builder_sync_rhs_array_muxed8_11_s22 (
    .F(builder_sync_rhs_array_muxed8_11_27),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_11_s22.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_11_s23 (
    .F(builder_sync_rhs_array_muxed8_11_28),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_11_s23.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_12_s20 (
    .F(builder_sync_rhs_array_muxed8_12_25),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_12_s20.INIT=16'h8F00;
  LUT4 builder_sync_rhs_array_muxed8_12_s21 (
    .F(builder_sync_rhs_array_muxed8_12_26),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I2(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_12_s21.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_12_s22 (
    .F(builder_sync_rhs_array_muxed8_12_27),
    .I0(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I1(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_array_muxed8_12_28),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_12_s22.INIT=16'h7FF0;
  LUT3 n15877_s9 (
    .F(n15877_13),
    .I0(builder_soclinux_bankmachine4_state[0]),
    .I1(builder_soclinux_bankmachine4_state[1]),
    .I2(builder_soclinux_bankmachine4_state[2]) 
);
defparam n15877_s9.INIT=8'h7E;
  LUT2 n10150_s26 (
    .F(n10150_29),
    .I0(soclinux_clk_divider1[7]),
    .I1(soclinux_storage[7]) 
);
defparam n10150_s26.INIT=4'h9;
  LUT3 n10150_s27 (
    .F(n10150_30),
    .I0(soclinux_storage[5]),
    .I1(soclinux_storage[0]),
    .I2(soclinux_clk_rise_29) 
);
defparam n10150_s27.INIT=8'h10;
  LUT2 n10150_s28 (
    .F(n10150_31),
    .I0(soclinux_clk_divider1[4]),
    .I1(soclinux_storage[4]) 
);
defparam n10150_s28.INIT=4'h6;
  LUT2 n10150_s30 (
    .F(n10150_33),
    .I0(soclinux_clk_divider1[2]),
    .I1(soclinux_storage[2]) 
);
defparam n10150_s30.INIT=4'h6;
  LUT4 n10150_s31 (
    .F(n10150_34),
    .I0(n10150_36),
    .I1(soclinux_control_storage[11]),
    .I2(soclinux_count[2]),
    .I3(soclinux_control_storage[10]) 
);
defparam n10150_s31.INIT=16'hECAE;
  LUT4 n10150_s32 (
    .F(n10150_35),
    .I0(n10150_37),
    .I1(soclinux_control_storage[15]),
    .I2(soclinux_control_storage[12]),
    .I3(n16170_6) 
);
defparam n10150_s32.INIT=16'h0100;
  LUT3 builder_sync_rhs_array_muxed8_0_s22 (
    .F(builder_sync_rhs_array_muxed8_0_27),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_0_s22.INIT=8'h40;
  LUT3 builder_sync_rhs_array_muxed8_0_s23 (
    .F(builder_sync_rhs_array_muxed8_0_28),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_0_s23.INIT=8'h40;
  LUT3 builder_sync_rhs_array_muxed8_1_s23 (
    .F(builder_sync_rhs_array_muxed8_1_28),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I2(soclinux_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_array_muxed8_1_s23.INIT=8'h40;
  LUT4 builder_sync_rhs_array_muxed8_2_s22 (
    .F(builder_sync_rhs_array_muxed8_2_27),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_2_s22.INIT=16'h007F;
  LUT4 builder_sync_rhs_array_muxed8_2_s23 (
    .F(builder_sync_rhs_array_muxed8_2_28),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_2_s23.INIT=16'h00BF;
  LUT4 builder_sync_rhs_array_muxed8_12_s23 (
    .F(builder_sync_rhs_array_muxed8_12_28),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I2(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_12_s23.INIT=16'h00BF;
  LUT3 n10150_s33 (
    .F(n10150_36),
    .I0(soclinux_control_storage[11]),
    .I1(soclinux_control_storage[9]),
    .I2(soclinux_control_storage[8]) 
);
defparam n10150_s33.INIT=8'h01;
  LUT4 n10150_s34 (
    .F(n10150_37),
    .I0(soclinux_control_storage[9]),
    .I1(soclinux_control_storage[8]),
    .I2(soclinux_count[2]),
    .I3(soclinux_control_storage[10]) 
);
defparam n10150_s34.INIT=16'h0EE0;
  LUT4 builder_soclinux_wishbone_cyc_s1 (
    .F(builder_soclinux_wishbone_cyc),
    .I0(soclinux_pbus_cyc),
    .I1(soclinux_pbus_adr[14]),
    .I2(builder_slave_sel_0_9),
    .I3(builder_slave_sel_1_8) 
);
defparam builder_soclinux_wishbone_cyc_s1.INIT=16'h2000;
  LUT4 builder_soclinux_refresher_next_state_1_s16 (
    .F(builder_soclinux_refresher_next_state_1_23),
    .I0(builder_soclinux_refresher_next_state_1_19),
    .I1(builder_soclinux_refresher_next_state_1_20),
    .I2(soclinux_sdram_zqcs_timer_count1[0]),
    .I3(soclinux_sdram_zqcs_timer_count1[1]) 
);
defparam builder_soclinux_refresher_next_state_1_s16.INIT=16'h0008;
  LUT4 soclinux_uart_rx_pending_s4 (
    .F(soclinux_uart_rx_pending_10),
    .I0(soclinux_uart_pending_r[1]),
    .I1(soclinux_uart_pending_re),
    .I2(soclinux_uart_rx_trigger_d),
    .I3(soclinux_uart_rx_fifo_readable) 
);
defparam soclinux_uart_rx_pending_s4.INIT=16'h8F88;
  LUT4 n13875_s7 (
    .F(n13875_11),
    .I0(soclinux_timer_value[23]),
    .I1(soclinux_timer_value[24]),
    .I2(soclinux_timer_value[25]),
    .I3(n13875_9) 
);
defparam n13875_s7.INIT=16'h0100;
  LUT4 n13887_s3 (
    .F(n13887_7),
    .I0(soclinux_timer_value[16]),
    .I1(soclinux_timer_value[14]),
    .I2(soclinux_timer_value[15]),
    .I3(soclinux_timer_zero_trigger_5) 
);
defparam n13887_s3.INIT=16'h0100;
  LUT4 n13891_s4 (
    .F(n13891_8),
    .I0(n13894_5),
    .I1(soclinux_timer_value[10]),
    .I2(soclinux_timer_value[11]),
    .I3(soclinux_timer_value[12]) 
);
defparam n13891_s4.INIT=16'h0002;
  LUT4 gw2ddrphy_burstdet_seen_status_0_s4 (
    .F(gw2ddrphy_burstdet_seen_status_0_10),
    .I0(gw2ddrphy_burstdet_seen_status_1_9),
    .I1(gw2ddrphy_burstdet_seen_status_1_10),
    .I2(gw2ddrphy_burstdet_d0),
    .I3(gw2ddrphy_burstdet0) 
);
defparam gw2ddrphy_burstdet_seen_status_0_s4.INIT=16'h8F88;
  LUT4 gw2ddrphy_burstdet_seen_status_1_s6 (
    .F(gw2ddrphy_burstdet_seen_status_1_12),
    .I0(gw2ddrphy_burstdet_seen_status_1_9),
    .I1(gw2ddrphy_burstdet_seen_status_1_10),
    .I2(gw2ddrphy_burstdet_d1),
    .I3(gw2ddrphy_burstdet1) 
);
defparam gw2ddrphy_burstdet_seen_status_1_s6.INIT=16'h8F88;
  LUT4 n14461_s4 (
    .F(n14461_9),
    .I0(soclinux_sdram_sequencer_counter[6]),
    .I1(soclinux_sdram_sequencer_counter[1]),
    .I2(n14358_5),
    .I3(n14461_11) 
);
defparam n14461_s4.INIT=16'h40FF;
  LUT4 n26435_s1 (
    .F(n26435_5),
    .I0(sys_rst),
    .I1(soclinux_sdram_zqcs_executer_counter[1]),
    .I2(soclinux_sdram_zqcs_executer_counter[5]),
    .I3(n14481_5) 
);
defparam n26435_s1.INIT=16'hEAAA;
  LUT4 soclinux_sdram_time1_3_s5 (
    .F(soclinux_sdram_time1_3_11),
    .I0(soclinux_sdram_time1[3]),
    .I1(soclinux_sdram_time1[0]),
    .I2(soclinux_sdram_time1[1]),
    .I3(soclinux_sdram_time1[2]) 
);
defparam soclinux_sdram_time1_3_s5.INIT=16'h0001;
  LUT4 n15856_s3 (
    .F(n15856_8),
    .I0(n15898_7),
    .I1(n15877_8),
    .I2(n15898_8),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5) 
);
defparam n15856_s3.INIT=16'hFF40;
  LUT4 n15814_s4 (
    .F(n15814_9),
    .I0(n15813_10),
    .I1(n15877_8),
    .I2(n15898_8),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_5) 
);
defparam n15814_s4.INIT=16'hD500;
  LUT4 n16036_s8 (
    .F(n16036_12),
    .I0(builder_soclinux_bankmachine1_next_state_2_34),
    .I1(n4557_3),
    .I2(soclinux_sdram_bankmachine1_row_opened),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam n16036_s8.INIT=16'h1000;
  LUT3 n10150_s35 (
    .F(n10150_39),
    .I0(soclinux_storage[0]),
    .I1(soclinux_storage[2]),
    .I2(soclinux_storage[1]) 
);
defparam n10150_s35.INIT=8'h01;
  LUT4 soclinux_sdram_bankmachine1_wrport_we_s6 (
    .F(soclinux_sdram_bankmachine1_wrport_we_10),
    .I0(soclinux_sdram_bankmachine3_wrport_we_4),
    .I1(soclinux_sdram_bankmachine1_wrport_we_8),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_source_valid),
    .I3(soclinux_sdram_bankmachine0_syncfifo0_readable) 
);
defparam soclinux_sdram_bankmachine1_wrport_we_s6.INIT=16'h0002;
  LUT4 soclinux_sdram_bankmachine6_wrport_we_s6 (
    .F(soclinux_sdram_bankmachine6_wrport_we_10),
    .I0(soclinux_sdram_bankmachine2_wrport_we_14),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I3(soclinux_sdram_bankmachine6_wrport_we_8) 
);
defparam soclinux_sdram_bankmachine6_wrport_we_s6.INIT=16'h0002;
  LUT4 n13957_s1 (
    .F(n13957_5),
    .I0(builder_soclinux_new_master_wdata_ready2),
    .I1(soclinux_sdram_storage[0]),
    .I2(gw2ddrphy_dm_o_data_d0[7]),
    .I3(gw2ddrphy_wrdata_en_tappeddelayline2) 
);
defparam n13957_s1.INIT=16'hF044;
  LUT4 soclinux_uart_rx_fifo_wrport_we_s2 (
    .F(soclinux_uart_rx_fifo_wrport_we),
    .I0(soclinux_uart_rx_fifo_level0[4]),
    .I1(soclinux_uart_rx_fifo_syncfifo_re_4),
    .I2(n1579_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam soclinux_uart_rx_fifo_wrport_we_s2.INIT=16'h7000;
  LUT3 soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s7 (
    .F(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_11),
    .I0(n26572_6),
    .I1(n6987_3),
    .I2(soclinux_sdram_bankmachine7_row_opened) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s7.INIT=8'h10;
  LUT4 builder_soclinux_bankmachine7_next_state_2_s31 (
    .F(builder_soclinux_bankmachine7_next_state_2_40),
    .I0(n6987_3),
    .I1(soclinux_sdram_bankmachine7_row_opened),
    .I2(builder_soclinux_bankmachine0_next_state_2_34),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_source_valid) 
);
defparam builder_soclinux_bankmachine7_next_state_2_s31.INIT=16'hB000;
  LUT4 soclinux_data_port_dat_w_127_s2 (
    .F(soclinux_data_port_dat_w_127_6),
    .I0(builder_soclinux_fullmemorywe_state[0]),
    .I1(soclinux_aborted),
    .I2(builder_soclinux_fullmemorywe_state[1]),
    .I3(builder_soclinux_litedramwishbone2native_state_1_10) 
);
defparam soclinux_data_port_dat_w_127_s2.INIT=16'h2000;
  LUT4 soclinux_sdram_zqcs_executer_counter_5_s7 (
    .F(soclinux_sdram_zqcs_executer_counter_5_14),
    .I0(builder_soclinux_refresher_state[0]),
    .I1(builder_soclinux_refresher_state[1]),
    .I2(builder_soclinux_refresher_next_state_1_13),
    .I3(builder_soclinux_refresher_next_state_1_23) 
);
defparam soclinux_sdram_zqcs_executer_counter_5_s7.INIT=16'h4000;
  LUT4 n17979_s2 (
    .F(n17979_6),
    .I0(sys_rst),
    .I1(soclinux_sdram_zqcs_executer_done),
    .I2(builder_soclinux_refresher_next_state_1_13),
    .I3(builder_soclinux_refresher_next_state_1_23) 
);
defparam n17979_s2.INIT=16'hFEEE;
  LUT4 builder_soclinux_refresher_next_state_0_s7 (
    .F(builder_soclinux_refresher_next_state[0]),
    .I0(builder_soclinux_refresher_next_state_1_13),
    .I1(builder_soclinux_refresher_next_state_1_23),
    .I2(builder_soclinux_refresher_state[1]),
    .I3(builder_soclinux_refresher_state[0]) 
);
defparam builder_soclinux_refresher_next_state_0_s7.INIT=16'h008F;
  LUT4 n13256_s4 (
    .F(n13256_8),
    .I0(gw2ddrphy_counter[2]),
    .I1(gw2ddrphy_counter[3]),
    .I2(gw2ddrphy_counter[0]),
    .I3(gw2ddrphy_counter[1]) 
);
defparam n13256_s4.INIT=16'h0004;
  LUT4 n13884_s3 (
    .F(n13884_7),
    .I0(soclinux_timer_value[19]),
    .I1(soclinux_timer_value[18]),
    .I2(soclinux_timer_zero_trigger_5),
    .I3(n13885_6) 
);
defparam n13884_s3.INIT=16'h1000;
  LUT4 n26456_s1 (
    .F(n26456_5),
    .I0(sys_rst),
    .I1(soclinux_sdram_sequencer_counter[1]),
    .I2(soclinux_sdram_sequencer_counter[6]),
    .I3(n14358_5) 
);
defparam n26456_s1.INIT=16'hEAAA;
  LUT4 n13249_s2 (
    .F(n13249_6),
    .I0(gw2ddrphy_counter[5]),
    .I1(gw2ddrphy_counter[6]),
    .I2(gw2ddrphy_counter[4]),
    .I3(n13256_8) 
);
defparam n13249_s2.INIT=16'h0100;
  LUT4 soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s6 (
    .F(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_10),
    .I0(builder_soclinux_bankmachine6_state[0]),
    .I1(builder_soclinux_bankmachine6_state[2]),
    .I2(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I3(n17951_5) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s6.INIT=16'h6F00;
  LUT4 n26572_s4 (
    .F(n26572_8),
    .I0(builder_soclinux_bankmachine7_state[0]),
    .I1(builder_soclinux_bankmachine7_state[1]),
    .I2(builder_soclinux_bankmachine7_state[2]),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_source_payload_we) 
);
defparam n26572_s4.INIT=16'h8100;
  LUT3 builder_soclinux_bankmachine0_next_state_2_s33 (
    .F(builder_soclinux_bankmachine0_next_state_2_42),
    .I0(builder_soclinux_refresher_state[1]),
    .I1(builder_soclinux_refresher_state[0]),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13) 
);
defparam builder_soclinux_bankmachine0_next_state_2_s33.INIT=8'hB0;
  LUT4 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s12 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_16),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_10),
    .I1(builder_soclinux_refresher_next_state_1_13),
    .I2(builder_soclinux_refresher_state[1]),
    .I3(builder_soclinux_refresher_state[0]) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s12.INIT=16'h7077;
  LUT4 n4075_s4 (
    .F(n4075_8),
    .I0(builder_sync_rhs_array_muxed1_10_10),
    .I1(n16059_4),
    .I2(builder_soclinux_refresher_state[1]),
    .I3(builder_soclinux_refresher_state[0]) 
);
defparam n4075_s4.INIT=16'h0400;
  LUT3 soclinux_sdram_bankmachine0_wrport_we_s6 (
    .F(soclinux_sdram_bankmachine0_wrport_we_10),
    .I0(builder_soclinux_litedramwishbone2native_state[0]),
    .I1(builder_soclinux_litedramwishbone2native_state[1]),
    .I2(builder_soclinux_fullmemorywe_state[1]) 
);
defparam soclinux_sdram_bankmachine0_wrport_we_s6.INIT=8'h90;
  LUT4 builder_soclinux_multiplexer_next_state_2_s61 (
    .F(builder_soclinux_multiplexer_next_state_2_76),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_13),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_9),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_10) 
);
defparam builder_soclinux_multiplexer_next_state_2_s61.INIT=16'h0040;
  LUT4 n17929_s4 (
    .F(n17929_8),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(soclinux_sdram_trrdcon_valid_9),
    .I2(soclinux_sdram_trrdcon_valid_7),
    .I3(n17951_8) 
);
defparam n17929_s4.INIT=16'h000D;
  LUT4 soclinux_sdram_trrdcon_valid_s10 (
    .F(soclinux_sdram_trrdcon_valid_14),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_choose_cmd_grant[2]),
    .I2(soclinux_sdram_trrdcon_valid_9),
    .I3(soclinux_sdram_trrdcon_valid_7) 
);
defparam soclinux_sdram_trrdcon_valid_s10.INIT=16'h0051;
  LUT4 soclinux_timer_zero_trigger_s8 (
    .F(soclinux_timer_zero_trigger),
    .I0(soclinux_timer_value[30]),
    .I1(soclinux_timer_value[31]),
    .I2(soclinux_timer_zero_trigger_5),
    .I3(soclinux_timer_zero_trigger_6) 
);
defparam soclinux_timer_zero_trigger_s8.INIT=16'h1000;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s8 (
    .F(soclinux_sdram_bankmachine2_wrport_we_12),
    .I0(tag_mem_68),
    .I1(tag_mem_92),
    .I2(sram_adr0[6]),
    .I3(soclinux_sdram_bankmachine2_wrport_we_8) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s8.INIT=16'h3500;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s19 (
    .F(soclinux_sdram_choose_cmd_grant_2_24),
    .I0(n15639_8),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(n15639_12) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s19.INIT=16'h0100;
  LUT3 n26553_s5 (
    .F(n26553_9),
    .I0(builder_soclinux_bankmachine4_state[1]),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam n26553_s5.INIT=8'h02;
  LUT3 n13881_s3 (
    .F(n13881_7),
    .I0(soclinux_timer_zero_trigger_5),
    .I1(soclinux_timer_value[22]),
    .I2(soclinux_timer_zero_trigger_9) 
);
defparam n13881_s3.INIT=8'h20;
  LUT4 n13880_s3 (
    .F(n13880_7),
    .I0(soclinux_timer_value[23]),
    .I1(soclinux_timer_zero_trigger_5),
    .I2(soclinux_timer_value[22]),
    .I3(soclinux_timer_zero_trigger_9) 
);
defparam n13880_s3.INIT=16'h0400;
  LUT4 n17951_s4 (
    .F(n17951_8),
    .I0(soclinux_sdram_trrdcon_valid_8),
    .I1(n17930_7),
    .I2(n26553_6),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam n17951_s4.INIT=16'h5011;
  LUT4 soclinux_sdram_trrdcon_valid_s11 (
    .F(soclinux_sdram_trrdcon_valid_16),
    .I0(n17930_7),
    .I1(n26553_6),
    .I2(soclinux_sdram_choose_cmd_grant[2]),
    .I3(soclinux_sdram_trrdcon_valid_8) 
);
defparam soclinux_sdram_trrdcon_valid_s11.INIT=16'hC500;
  LUT4 soclinux_mosi_latch_s8 (
    .F(soclinux_mosi_latch),
    .I0(soclinux_control_storage[0]),
    .I1(soclinux_control_re),
    .I2(builder_soclinux_spimaster_state[0]),
    .I3(builder_soclinux_spimaster_state[1]) 
);
defparam soclinux_mosi_latch_s8.INIT=16'h0008;
  LUT3 n26355_s7 (
    .F(n26355_11),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(builder_soclinux_spimaster_state[1]),
    .I2(n26355_6) 
);
defparam n26355_s7.INIT=8'hE0;
  LUT4 soclinux_ram_we_3_s1 (
    .F(soclinux_ram_we[3]),
    .I0(io_input_cmd_rData_fragment_mask[3]),
    .I1(soclinux_pbus_cyc),
    .I2(soclinux_pbus_we),
    .I3(builder_slave_sel[3]) 
);
defparam soclinux_ram_we_3_s1.INIT=16'h8000;
  LUT4 soclinux_ram_we_2_s1 (
    .F(soclinux_ram_we[2]),
    .I0(io_input_cmd_rData_fragment_mask[2]),
    .I1(soclinux_pbus_cyc),
    .I2(soclinux_pbus_we),
    .I3(builder_slave_sel[3]) 
);
defparam soclinux_ram_we_2_s1.INIT=16'h8000;
  LUT4 soclinux_ram_we_1_s1 (
    .F(soclinux_ram_we[1]),
    .I0(io_input_cmd_rData_fragment_mask[1]),
    .I1(soclinux_pbus_cyc),
    .I2(soclinux_pbus_we),
    .I3(builder_slave_sel[3]) 
);
defparam soclinux_ram_we_1_s1.INIT=16'h8000;
  LUT4 soclinux_ram_we_0_s2 (
    .F(soclinux_ram_we[0]),
    .I0(io_input_cmd_rData_fragment_mask[0]),
    .I1(soclinux_pbus_cyc),
    .I2(soclinux_pbus_we),
    .I3(builder_slave_sel[3]) 
);
defparam soclinux_ram_we_0_s2.INIT=16'h8000;
  LUT4 soclinux_sdram_bankmachine4_level_3_s4 (
    .F(soclinux_sdram_bankmachine4_level_3_10),
    .I0(soclinux_sdram_bankmachine4_wrport_we),
    .I1(soclinux_sdram_bankmachine4_do_read_6),
    .I2(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .I3(soclinux_sdram_bankmachine4_syncfifo4_readable) 
);
defparam soclinux_sdram_bankmachine4_level_3_s4.INIT=16'h65AA;
  LUT4 soclinux_sdram_bankmachine6_wrport_we_s7 (
    .F(soclinux_sdram_bankmachine6_wrport_we_12),
    .I0(soclinux_sdram_bankmachine3_wrport_we_4),
    .I1(soclinux_sdram_bankmachine3_wrport_we_5),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(soclinux_sdram_bankmachine3_syncfifo3_readable) 
);
defparam soclinux_sdram_bankmachine6_wrport_we_s7.INIT=16'h0008;
  LUT4 soclinux_sdram_bankmachine1_wrport_we_s7 (
    .F(soclinux_sdram_bankmachine1_wrport_we_12),
    .I0(soclinux_sdram_bankmachine3_wrport_we_5),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .I3(soclinux_sdram_bankmachine1_wrport_we_14) 
);
defparam soclinux_sdram_bankmachine1_wrport_we_s7.INIT=16'h0200;
  LUT3 n26539_s4 (
    .F(n26539_8),
    .I0(soclinux_sdram_trrdcon_ready),
    .I1(soclinux_sdram_tfawcon_ready),
    .I2(n17930_7) 
);
defparam n26539_s4.INIT=8'h07;
  LUT4 n26553_s6 (
    .F(n26553_11),
    .I0(soclinux_sdram_trrdcon_ready),
    .I1(soclinux_sdram_tfawcon_ready),
    .I2(n26553_6),
    .I3(soclinux_sdram_choose_cmd_grant[2]) 
);
defparam n26553_s6.INIT=16'h8F00;
  LUT4 n17135_s17 (
    .F(n17135_22),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(n26396_7),
    .I2(soclinux_uart_tx_fifo_level0[4]),
    .I3(soclinux_uart_tx_fifo_syncfifo_re_4) 
);
defparam n17135_s17.INIT=16'h5333;
  LUT3 n13701_s1 (
    .F(n13701_5),
    .I0(soclinux_uart_tx_trigger_d),
    .I1(soclinux_uart_tx_fifo_level0[4]),
    .I2(soclinux_uart_tx_fifo_syncfifo_re_4) 
);
defparam n13701_s1.INIT=8'h15;
  LUT3 builder_csr_bankarray_csrbank6_ev_enable0_re_s3 (
    .F(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I0(n26396_9),
    .I1(builder_soclinux_adr[1]),
    .I2(builder_soclinux_adr[2]) 
);
defparam builder_csr_bankarray_csrbank6_ev_enable0_re_s3.INIT=8'h80;
  LUT4 n16577_s23 (
    .F(n16577_28),
    .I0(soclinux_uart_tx_fifo_wrport_we_5),
    .I1(soclinux_uart_tx_fifo_wrport_we_6),
    .I2(builder_soclinux_adr[1]),
    .I3(builder_soclinux_adr[2]) 
);
defparam n16577_s23.INIT=16'h8000;
  LUT3 n16561_s21 (
    .F(n16561_26),
    .I0(n16561_20),
    .I1(builder_soclinux_adr[1]),
    .I2(builder_soclinux_adr[2]) 
);
defparam n16561_s21.INIT=8'h80;
  LUT3 builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_s3 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_6),
    .I1(builder_soclinux_adr[1]),
    .I2(builder_soclinux_adr[2]) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re_s3.INIT=8'h80;
  LUT3 n14117_s2 (
    .F(n14117_6),
    .I0(gw2ddrphy_dly_sel_storage[1]),
    .I1(n16447_4),
    .I2(builder_soclinux_we) 
);
defparam n14117_s2.INIT=8'h20;
  LUT3 n14045_s4 (
    .F(n14045_8),
    .I0(gw2ddrphy_dly_sel_storage[0]),
    .I1(n16447_4),
    .I2(builder_soclinux_we) 
);
defparam n14045_s4.INIT=8'h20;
  LUT3 builder_csr_bankarray_csrbank2_dly_sel0_re_s2 (
    .F(builder_csr_bankarray_csrbank2_dly_sel0_re),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(n16447_4),
    .I2(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank2_dly_sel0_re_s2.INIT=8'h20;
  LUT4 soclinux_sdram_bankmachine1_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine1_twtpcon_count_2_10),
    .I0(n16036_8),
    .I1(n16036_12),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I3(soclinux_sdram_bankmachine1_twtpcon_ready) 
);
defparam soclinux_sdram_bankmachine1_twtpcon_count_2_s4.INIT=16'h40FF;
  LUT4 n26530_s1 (
    .F(n26530_5),
    .I0(sys_rst),
    .I1(n16036_8),
    .I2(n16036_12),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we) 
);
defparam n26530_s1.INIT=16'hBAAA;
  LUT3 n16170_s3 (
    .F(n16170_8),
    .I0(soclinux_clk_rise),
    .I1(builder_soclinux_spimaster_state[0]),
    .I2(builder_soclinux_spimaster_state[1]) 
);
defparam n16170_s3.INIT=8'h20;
  LUT4 n16586_s3 (
    .F(n16586_7),
    .I0(builder_soclinux_adr[9]),
    .I1(builder_soclinux_adr[10]),
    .I2(builder_soclinux_adr[12]),
    .I3(builder_soclinux_adr[13]) 
);
defparam n16586_s3.INIT=16'h0008;
  LUT4 n16459_s3 (
    .F(n16459_7),
    .I0(builder_soclinux_adr[9]),
    .I1(builder_soclinux_adr[10]),
    .I2(builder_soclinux_adr[12]),
    .I3(builder_soclinux_adr[13]) 
);
defparam n16459_s3.INIT=16'h0004;
  LUT4 builder_csr_bankarray_sel_s4 (
    .F(builder_csr_bankarray_sel_8),
    .I0(builder_soclinux_adr[10]),
    .I1(builder_soclinux_adr[9]),
    .I2(builder_soclinux_adr[12]),
    .I3(builder_soclinux_adr[13]) 
);
defparam builder_csr_bankarray_sel_s4.INIT=16'h0004;
  LUT4 n16287_s4 (
    .F(n16287_8),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(builder_soclinux_adr[12]),
    .I2(builder_soclinux_adr[13]),
    .I3(n16287_6) 
);
defparam n16287_s4.INIT=16'hFDFF;
  LUT4 n14624_s2 (
    .F(n14624_7),
    .I0(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(n26525_5),
    .I2(soclinux_sdram_bankmachine0_trccon_count[0]),
    .I3(soclinux_sdram_bankmachine0_trccon_count[1]) 
);
defparam n14624_s2.INIT=16'hF88F;
  LUT4 n14637_s2 (
    .F(n14637_7),
    .I0(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(n26525_5),
    .I2(soclinux_sdram_bankmachine0_trascon_count[0]),
    .I3(soclinux_sdram_bankmachine0_trascon_count[1]) 
);
defparam n14637_s2.INIT=16'hF88F;
  LUT3 soclinux_sdram_bankmachine0_trascon_count_1_s4 (
    .F(soclinux_sdram_bankmachine0_trascon_count_1_10),
    .I0(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(n26525_5),
    .I2(soclinux_sdram_bankmachine0_trascon_ready) 
);
defparam soclinux_sdram_bankmachine0_trascon_count_1_s4.INIT=8'h8F;
  LUT3 soclinux_sdram_bankmachine0_trccon_count_1_s4 (
    .F(soclinux_sdram_bankmachine0_trccon_count_1_10),
    .I0(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(n26525_5),
    .I2(soclinux_sdram_bankmachine0_trccon_ready) 
);
defparam soclinux_sdram_bankmachine0_trccon_count_1_s4.INIT=8'h8F;
  LUT3 n26525_s4 (
    .F(n26525_8),
    .I0(sys_rst),
    .I1(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(n26525_5) 
);
defparam n26525_s4.INIT=8'hEA;
  LUT4 n14759_s2 (
    .F(n14759_7),
    .I0(n16036_8),
    .I1(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine1_trccon_count[0]),
    .I3(soclinux_sdram_bankmachine1_trccon_count[1]) 
);
defparam n14759_s2.INIT=16'hF44F;
  LUT4 n14772_s2 (
    .F(n14772_7),
    .I0(n16036_8),
    .I1(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine1_trascon_count[0]),
    .I3(soclinux_sdram_bankmachine1_trascon_count[1]) 
);
defparam n14772_s2.INIT=16'hF44F;
  LUT3 soclinux_sdram_bankmachine1_trascon_count_1_s4 (
    .F(soclinux_sdram_bankmachine1_trascon_count_1_10),
    .I0(n16036_8),
    .I1(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine1_trascon_ready) 
);
defparam soclinux_sdram_bankmachine1_trascon_count_1_s4.INIT=8'h4F;
  LUT3 soclinux_sdram_bankmachine1_trccon_count_1_s4 (
    .F(soclinux_sdram_bankmachine1_trccon_count_1_10),
    .I0(n16036_8),
    .I1(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(soclinux_sdram_bankmachine1_trccon_ready) 
);
defparam soclinux_sdram_bankmachine1_trccon_count_1_s4.INIT=8'h4F;
  LUT3 n26532_s2 (
    .F(n26532_6),
    .I0(sys_rst),
    .I1(n16036_8),
    .I2(soclinux_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n26532_s2.INIT=8'hBA;
  LUT4 n15029_s2 (
    .F(n15029_7),
    .I0(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I1(builder_soclinux_bankmachine3_state_2_10),
    .I2(soclinux_sdram_bankmachine3_trccon_count[0]),
    .I3(soclinux_sdram_bankmachine3_trccon_count[1]) 
);
defparam n15029_s2.INIT=16'hF88F;
  LUT4 n15042_s2 (
    .F(n15042_7),
    .I0(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I1(builder_soclinux_bankmachine3_state_2_10),
    .I2(soclinux_sdram_bankmachine3_trascon_count[0]),
    .I3(soclinux_sdram_bankmachine3_trascon_count[1]) 
);
defparam n15042_s2.INIT=16'hF88F;
  LUT3 soclinux_sdram_bankmachine3_trascon_count_1_s4 (
    .F(soclinux_sdram_bankmachine3_trascon_count_1_10),
    .I0(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I1(builder_soclinux_bankmachine3_state_2_10),
    .I2(soclinux_sdram_bankmachine3_trascon_ready) 
);
defparam soclinux_sdram_bankmachine3_trascon_count_1_s4.INIT=8'h8F;
  LUT3 soclinux_sdram_bankmachine3_trccon_count_1_s4 (
    .F(soclinux_sdram_bankmachine3_trccon_count_1_10),
    .I0(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I1(builder_soclinux_bankmachine3_state_2_10),
    .I2(soclinux_sdram_bankmachine3_trccon_ready) 
);
defparam soclinux_sdram_bankmachine3_trccon_count_1_s4.INIT=8'h8F;
  LUT3 n26546_s2 (
    .F(n26546_6),
    .I0(sys_rst),
    .I1(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_soclinux_bankmachine3_state_2_10) 
);
defparam n26546_s2.INIT=8'hEA;
  LUT3 builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_s3 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8),
    .I0(builder_soclinux_adr[2]),
    .I1(builder_soclinux_adr[1]),
    .I2(n16561_20) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_s3.INIT=8'h40;
  LUT4 n16299_s7 (
    .F(n16299_13),
    .I0(soclinux_uart_tx_fifo_wrport_we_5),
    .I1(soclinux_uart_tx_fifo_wrport_we_6),
    .I2(builder_soclinux_adr[2]),
    .I3(builder_soclinux_adr[1]) 
);
defparam n16299_s7.INIT=16'h0800;
  LUT3 n26396_s3 (
    .F(n26396_7),
    .I0(builder_soclinux_adr[2]),
    .I1(builder_soclinux_adr[1]),
    .I2(n26396_9) 
);
defparam n26396_s3.INIT=8'h40;
  LUT3 soclinux_sdram_master_p1_cas_n_s3 (
    .F(soclinux_sdram_master_p1_cas_n_7),
    .I0(builder_soclinux_adr[2]),
    .I1(builder_soclinux_adr[1]),
    .I2(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re_6) 
);
defparam soclinux_sdram_master_p1_cas_n_s3.INIT=8'h40;
  LUT3 builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_s3 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(n16561_20) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_s3.INIT=8'h10;
  LUT3 gw2ddrphy_rdly0_2_s7 (
    .F(gw2ddrphy_rdly0_2_14),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(n26396_9) 
);
defparam gw2ddrphy_rdly0_2_s7.INIT=8'h10;
  LUT4 soclinux_uart_tx_fifo_wrport_we_s6 (
    .F(soclinux_uart_tx_fifo_wrport_we_10),
    .I0(soclinux_uart_tx_fifo_wrport_we_5),
    .I1(soclinux_uart_tx_fifo_wrport_we_6),
    .I2(builder_soclinux_adr[1]),
    .I3(builder_soclinux_adr[2]) 
);
defparam soclinux_uart_tx_fifo_wrport_we_s6.INIT=16'h0008;
  LUT4 builder_csr_bankarray_csrbank7_ev_enable0_re_s2 (
    .F(builder_csr_bankarray_csrbank7_ev_enable0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(n16459_7),
    .I2(builder_soclinux_we),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam builder_csr_bankarray_csrbank7_ev_enable0_re_s2.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank7_ev_pending_re_s2 (
    .F(builder_csr_bankarray_csrbank7_ev_pending_re),
    .I0(builder_soclinux_adr[11]),
    .I1(n16459_7),
    .I2(builder_soclinux_we),
    .I3(n14045_10) 
);
defparam builder_csr_bankarray_csrbank7_ev_pending_re_s2.INIT=16'h4000;
  LUT3 n17136_s2 (
    .F(n17136_6),
    .I0(builder_soclinux_adr[11]),
    .I1(n16459_7),
    .I2(soclinux_uart_tx_fifo_wrport_we_10) 
);
defparam n17136_s2.INIT=8'hBF;
  LUT3 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s8 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_12),
    .I0(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I1(soclinux_sdram_choose_req_grant[0]),
    .I2(soclinux_sdram_choose_req_grant[1]) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s8.INIT=8'h20;
  LUT3 soclinux_sdram_bankmachine4_wrport_we_s6 (
    .F(soclinux_sdram_bankmachine4_wrport_we_10),
    .I0(soclinux_sdram_bankmachine4_wrport_we_8),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine5_syncfifo5_readable) 
);
defparam soclinux_sdram_bankmachine4_wrport_we_s6.INIT=8'h01;
  LUT4 soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s8 (
    .F(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_14),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(soclinux_sdram_tccdcon_ready),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_sink_ready_s8.INIT=16'h0400;
  LUT4 n16059_s4 (
    .F(n16059_8),
    .I0(builder_sync_rhs_array_muxed13_17),
    .I1(builder_sync_rhs_array_muxed13_18),
    .I2(builder_sync_rhs_array_muxed8_10_10),
    .I3(soclinux_sdram_tccdcon_ready) 
);
defparam n16059_s4.INIT=16'h0D00;
  LUT3 soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s8 (
    .F(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(soclinux_sdram_tccdcon_ready) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_sink_ready_s8.INIT=8'h20;
  LUT3 soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s13 (
    .F(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_18),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(soclinux_sdram_tccdcon_ready) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_sink_ready_s13.INIT=8'h10;
  LUT4 soclinux_sdram_choose_cmd_grant_2_s20 (
    .F(soclinux_sdram_choose_cmd_grant_2_26),
    .I0(n15789_65),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(n15640_9) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s20.INIT=16'h1000;
  LUT3 n26539_s5 (
    .F(n26539_10),
    .I0(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam n26539_s5.INIT=8'h20;
  LUT3 n26567_s2 (
    .F(n26567_6),
    .I0(soclinux_sdram_choose_cmd_grant[0]),
    .I1(soclinux_sdram_choose_cmd_grant[1]),
    .I2(soclinux_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam n26567_s2.INIT=8'h40;
  LUT4 n17949_s2 (
    .F(n17949_6),
    .I0(builder_sync_rhs_array_muxed13_11),
    .I1(builder_sync_rhs_array_muxed13_12),
    .I2(builder_sync_rhs_array_muxed13_13),
    .I3(builder_sync_rhs_array_muxed13_14) 
);
defparam n17949_s2.INIT=16'h0BFF;
  LUT4 n15640_s4 (
    .F(n15640_9),
    .I0(n15703_9),
    .I1(builder_soclinux_bankmachine4_state[2]),
    .I2(builder_soclinux_bankmachine4_state[0]),
    .I3(n15662_8) 
);
defparam n15640_s4.INIT=16'h00EF;
  LUT4 n15703_s6 (
    .F(n15703_11),
    .I0(n15703_9),
    .I1(builder_soclinux_bankmachine4_state[2]),
    .I2(builder_soclinux_bankmachine4_state[0]),
    .I3(n15724_6) 
);
defparam n15703_s6.INIT=16'hEF00;
  LUT4 n15724_s7 (
    .F(n15724_12),
    .I0(n15789_65),
    .I1(n15745_8),
    .I2(builder_soclinux_bankmachine6_state[2]),
    .I3(builder_soclinux_bankmachine6_state[0]) 
);
defparam n15724_s7.INIT=16'h5455;
  LUT4 n15745_s5 (
    .F(n15745_10),
    .I0(n15745_8),
    .I1(builder_soclinux_bankmachine6_state[2]),
    .I2(builder_soclinux_bankmachine6_state[0]),
    .I3(n15766_6) 
);
defparam n15745_s5.INIT=16'hFF10;
  LUT4 builder_csr_bankarray_csrbank3_out0_re_s2 (
    .F(builder_csr_bankarray_csrbank3_out0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(soclinux_uart_tx_fifo_wrport_we_10),
    .I2(n16459_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank3_out0_re_s2.INIT=16'h8000;
  LUT4 builder_sync_rhs_array_muxed8_12_s24 (
    .F(builder_sync_rhs_array_muxed8_12_30),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_12_s24.INIT=16'h0700;
  LUT4 builder_sync_rhs_array_muxed8_11_s24 (
    .F(builder_sync_rhs_array_muxed8_11_30),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_11_s24.INIT=16'h0700;
  LUT4 builder_sync_rhs_array_muxed8_2_s24 (
    .F(builder_sync_rhs_array_muxed8_2_30),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_2_s24.INIT=16'h0700;
  LUT4 builder_sync_rhs_array_muxed8_1_s24 (
    .F(builder_sync_rhs_array_muxed8_1_30),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_1_s24.INIT=16'h0700;
  LUT4 builder_sync_rhs_array_muxed8_0_s24 (
    .F(builder_sync_rhs_array_muxed8_0_30),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I2(soclinux_sdram_choose_cmd_grant[1]),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_0_s24.INIT=16'h0700;
  LUT3 n26560_s3 (
    .F(n26560_7),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(n26553_11) 
);
defparam n26560_s3.INIT=8'h40;
  LUT4 n26396_s4 (
    .F(n26396_9),
    .I0(builder_soclinux_adr[0]),
    .I1(builder_soclinux_adr[3]),
    .I2(builder_soclinux_adr[8]),
    .I3(soclinux_uart_tx_fifo_wrport_we_8) 
);
defparam n26396_s4.INIT=16'h0200;
  LUT3 n14045_s5 (
    .F(n14045_10),
    .I0(builder_soclinux_adr[3]),
    .I1(builder_soclinux_adr[8]),
    .I2(n14045_12) 
);
defparam n14045_s5.INIT=8'h10;
  LUT4 soclinux_sdram_bankmachine3_wrport_we_s6 (
    .F(soclinux_sdram_bankmachine3_wrport_we_10),
    .I0(\tag_mem_DOL_3_G[0]_2 ),
    .I1(tag_mem_66),
    .I2(tag_mem_90),
    .I3(sram_adr0[6]) 
);
defparam soclinux_sdram_bankmachine3_wrport_we_s6.INIT=16'hA088;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s9 (
    .F(soclinux_sdram_bankmachine2_wrport_we_14),
    .I0(tag_mem_66),
    .I1(tag_mem_90),
    .I2(sram_adr0[6]),
    .I3(\tag_mem_DOL_3_G[0]_2 ) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s9.INIT=16'h3500;
  LUT4 soclinux_sdram_bankmachine1_wrport_we_s8 (
    .F(soclinux_sdram_bankmachine1_wrport_we_14),
    .I0(\tag_mem_DOL_3_G[0]_2 ),
    .I1(tag_mem_66),
    .I2(tag_mem_90),
    .I3(sram_adr0[6]) 
);
defparam soclinux_sdram_bankmachine1_wrport_we_s8.INIT=16'h5044;
  LUT4 leds_count_21_s3 (
    .F(leds_count_21_8),
    .I0(leds_count[18]),
    .I1(leds_count[19]),
    .I2(leds_done_4),
    .I3(leds_done_5) 
);
defparam leds_count_21_s3.INIT=16'hEFFF;
  LUT4 builder_sync_rhs_array_muxed13_s16 (
    .F(builder_sync_rhs_array_muxed13_22),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(n15724_7),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed13_s16.INIT=16'h0007;
  LUT4 soclinux_sdram_choose_req_grant_2_s24 (
    .F(soclinux_sdram_choose_req_grant_2_29),
    .I0(soclinux_sdram_choose_req_grant[0]),
    .I1(soclinux_sdram_choose_req_grant[1]),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_choose_req_grant[2]) 
);
defparam soclinux_sdram_choose_req_grant_2_s24.INIT=16'h00F1;
  LUT4 soclinux_sdram_bankmachine4_do_read_s2 (
    .F(soclinux_sdram_bankmachine4_do_read_6),
    .I0(n15877_8),
    .I1(soclinux_sdram_choose_req_grant[0]),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready_13) 
);
defparam soclinux_sdram_bankmachine4_do_read_s2.INIT=16'h0100;
  LUT4 n14045_s6 (
    .F(n14045_12),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(builder_soclinux_adr[0]),
    .I3(soclinux_uart_tx_fifo_wrport_we_8) 
);
defparam n14045_s6.INIT=16'h0400;
  LUT3 builder_soclinux_bankmachine3_state_2_s9 (
    .F(builder_soclinux_bankmachine3_state_2_15),
    .I0(n26539_8),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam builder_soclinux_bankmachine3_state_2_s9.INIT=8'h40;
  LUT3 n26574_s2 (
    .F(n26574_6),
    .I0(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(soclinux_sdram_choose_cmd_grant[1]) 
);
defparam n26574_s2.INIT=8'h80;
  LUT4 soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s9 (
    .F(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14),
    .I0(builder_sync_rhs_array_muxed8_10_10),
    .I1(n15746_9),
    .I2(builder_soclinux_bankmachine2_state[2]),
    .I3(builder_soclinux_bankmachine2_state[0]) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_sink_ready_s9.INIT=16'h0200;
  LUT4 n15639_s7 (
    .F(n15639_12),
    .I0(n15746_9),
    .I1(builder_soclinux_bankmachine2_state[2]),
    .I2(builder_soclinux_bankmachine2_state[0]),
    .I3(n15789_63) 
);
defparam n15639_s7.INIT=16'h00EF;
  LUT4 n15661_s3 (
    .F(n15661_8),
    .I0(n15746_9),
    .I1(builder_soclinux_bankmachine2_state[2]),
    .I2(builder_soclinux_bankmachine2_state[0]),
    .I3(n15682_6) 
);
defparam n15661_s3.INIT=16'hFF10;
  LUT4 soclinux_mosi_sel_2_s4 (
    .F(soclinux_mosi_sel_2_10),
    .I0(n26355_7),
    .I1(n10150_5),
    .I2(n10150_6),
    .I3(soclinux_mosi_latch) 
);
defparam soclinux_mosi_sel_2_s4.INIT=16'hFF40;
  LUT4 spisdcard_clk_s6 (
    .F(spisdcard_clk_9),
    .I0(soclinux_clk_rise),
    .I1(n26355_7),
    .I2(n10150_5),
    .I3(n10150_6) 
);
defparam spisdcard_clk_s6.INIT=16'hBAAA;
  LUT4 n15788_s6 (
    .F(n15788_11),
    .I0(n15789_67),
    .I1(builder_soclinux_bankmachine3_state[2]),
    .I2(builder_soclinux_bankmachine3_state[0]),
    .I3(n15662_8) 
);
defparam n15788_s6.INIT=16'h00EF;
  LUT4 n15704_s6 (
    .F(n15704_11),
    .I0(n15639_8),
    .I1(n15789_68),
    .I2(builder_soclinux_bankmachine7_state[2]),
    .I3(builder_soclinux_bankmachine7_state[0]) 
);
defparam n15704_s6.INIT=16'h5455;
  LUT4 soclinux_sdram_master_p0_cas_n_s2 (
    .F(soclinux_sdram_master_p0_cas_n_6),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(n16299_13) 
);
defparam soclinux_sdram_master_p0_cas_n_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(n16563_17) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_s4 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_address0_re_s4.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_s4 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi1_command0_re_s4.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(n16577_28) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(gw2ddrphy_burstdet_seen_status_1_10) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(n14045_10) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi0_address0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(n26396_7) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi0_address0_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_pi0_command0_re_s2 (
    .F(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_soclinux_we),
    .I2(n16586_7),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam builder_csr_bankarray_csrbank4_dfii_pi0_command0_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank4_dfii_control0_re_s3 (
    .F(builder_csr_bankarray_csrbank4_dfii_control0_re),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(builder_soclinux_adr[11]),
    .I2(builder_soclinux_we),
    .I3(n16586_7) 
);
defparam builder_csr_bankarray_csrbank4_dfii_control0_re_s3.INIT=16'h8000;
  LUT4 builder_sync_rhs_array_muxed8_12_s25 (
    .F(builder_sync_rhs_array_muxed8_12_32),
    .I0(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_12_s25.INIT=16'h7000;
  LUT4 builder_sync_rhs_array_muxed8_2_s25 (
    .F(builder_sync_rhs_array_muxed8_2_32),
    .I0(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_2_s25.INIT=16'h7000;
  LUT4 builder_sync_rhs_array_muxed8_1_s25 (
    .F(builder_sync_rhs_array_muxed8_1_32),
    .I0(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I2(soclinux_sdram_choose_req_grant[0]),
    .I3(soclinux_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_array_muxed8_1_s25.INIT=16'h7000;
  LUT4 soclinux_sdram_bankmachine5_do_read_s6 (
    .F(soclinux_sdram_bankmachine5_do_read_10),
    .I0(n17951_5),
    .I1(soclinux_sdram_bankmachine5_do_read_8),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam soclinux_sdram_bankmachine5_do_read_s6.INIT=16'h0600;
  LUT4 builder_sync_rhs_array_muxed8_11_s25 (
    .F(builder_sync_rhs_array_muxed8_11_32),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_11_s25.INIT=16'h0700;
  LUT4 builder_sync_rhs_array_muxed8_0_s25 (
    .F(builder_sync_rhs_array_muxed8_0_32),
    .I0(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_array_muxed8_0_s25.INIT=16'h0700;
  LUT4 soclinux_sdram_choose_req_grant_2_s25 (
    .F(soclinux_sdram_choose_req_grant_2_31),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_choose_req_grant[1]),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam soclinux_sdram_choose_req_grant_2_s25.INIT=16'h0B00;
  LUT4 soclinux_uart_tx_fifo_wrport_we_1_s1 (
    .F(soclinux_uart_tx_fifo_wrport_we_1_4),
    .I0(n17142_4),
    .I1(soclinux_uart_tx_fifo_wrport_we_10),
    .I2(soclinux_uart_tx_fifo_syncfifo_writable),
    .I3(builder_soclinux_we) 
);
defparam soclinux_uart_tx_fifo_wrport_we_1_s1.INIT=16'hBFFF;
  LUT4 soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s9 (
    .F(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_13),
    .I0(n17951_5),
    .I1(n15639_10),
    .I2(builder_soclinux_bankmachine1_state[2]),
    .I3(builder_soclinux_bankmachine1_state[0]) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_sink_ready_s9.INIT=16'h0200;
  LUT4 n15791_s64 (
    .F(n15641_8),
    .I0(n15639_10),
    .I1(builder_soclinux_bankmachine1_state[2]),
    .I2(builder_soclinux_bankmachine1_state[0]),
    .I3(n15662_9) 
);
defparam n15791_s64.INIT=16'hFF10;
  LUT4 n15920_s10 (
    .F(n15920_15),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(builder_soclinux_refresher_next_state[1]),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_7),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready_13) 
);
defparam n15920_s10.INIT=16'h5045;
  LUT4 builder_csr_bankarray_csrbank5_control0_re_s3 (
    .F(builder_csr_bankarray_csrbank5_control0_re_8),
    .I0(builder_soclinux_adr[13]),
    .I1(builder_soclinux_adr[12]),
    .I2(n16287_6),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank5_control0_re_s3.INIT=16'h4000;
  LUT4 n16847_s2 (
    .F(n16847_6),
    .I0(builder_soclinux_adr[13]),
    .I1(builder_soclinux_adr[12]),
    .I2(n16287_6),
    .I3(n14045_10) 
);
defparam n16847_s2.INIT=16'hBFFF;
  LUT4 soclinux_sdram_bankmachine2_do_read_s1 (
    .F(soclinux_sdram_bankmachine2_do_read),
    .I0(soclinux_sdram_bankmachine2_syncfifo2_readable),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_12),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine2_do_read_s1.INIT=16'h20AA;
  LUT4 soclinux_sdram_bankmachine6_level_3_s4 (
    .F(soclinux_sdram_bankmachine6_level_3_10),
    .I0(soclinux_sdram_bankmachine6_syncfifo6_readable),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine6_pipe_valid_source_valid),
    .I3(soclinux_sdram_bankmachine6_wrport_we) 
);
defparam soclinux_sdram_bankmachine6_level_3_s4.INIT=16'h758A;
  LUT4 builder_csr_bankarray_csrbank1_scratch0_re_s2 (
    .F(builder_csr_bankarray_csrbank1_scratch0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_csr_bankarray_sel_8),
    .I2(builder_soclinux_we),
    .I3(gw2ddrphy_rdly0_2_14) 
);
defparam builder_csr_bankarray_csrbank1_scratch0_re_s2.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank1_reset0_re_s2 (
    .F(builder_csr_bankarray_csrbank1_reset0_re),
    .I0(builder_soclinux_adr[11]),
    .I1(builder_csr_bankarray_sel_8),
    .I2(soclinux_uart_tx_fifo_wrport_we_10),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank1_reset0_re_s2.INIT=16'h4000;
  LUT3 n21461_s2 (
    .F(n21461_7),
    .I0(gw2ddrphy_wrdata_en_tappeddelayline1),
    .I1(gw2ddrphy_wrdata_en_tappeddelayline2),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n21461_s2.INIT=8'h01;
  LUT3 n21459_s2 (
    .F(n21459_7),
    .I0(gw2ddrphy_wrdata_en_tappeddelayline4),
    .I1(gw2ddrphy_wrdata_en_tappeddelayline2),
    .I2(gw2ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n21459_s2.INIT=8'h01;
  LUT4 builder_count_19_s3 (
    .F(builder_count_19_8),
    .I0(builder_count[9]),
    .I1(builder_count[10]),
    .I2(builder_done_4),
    .I3(builder_done_5) 
);
defparam builder_count_19_s3.INIT=16'hEFFF;
  LUT3 n18714_s2 (
    .F(n18714_6),
    .I0(sys_rst),
    .I1(builder_soclinux_wishbone2csr_state[0]),
    .I2(builder_soclinux_wishbone2csr_state[1]) 
);
defparam n18714_s2.INIT=8'hBE;
  LUT4 builder_csr_bankarray_csrbank5_loopback0_re_s2 (
    .F(builder_csr_bankarray_csrbank5_loopback0_re),
    .I0(builder_soclinux_adr[1]),
    .I1(builder_soclinux_adr[2]),
    .I2(n26396_9),
    .I3(builder_csr_bankarray_csrbank5_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_loopback0_re_s2.INIT=16'h4000;
  LUT3 n25926_s11 (
    .F(n25926_15),
    .I0(n25926_4),
    .I1(n25926_5),
    .I2(builder_done) 
);
defparam n25926_s11.INIT=8'h70;
  LUT3 n1489_s5 (
    .F(n1489_11),
    .I0(soclinux_tx_count[3]),
    .I1(n1489_6),
    .I2(soclinux_tx_tick) 
);
defparam n1489_s5.INIT=8'h60;
  LUT2 soclinux_serial_tx_rs232phytx_next_value_ce1_s3 (
    .F(soclinux_serial_tx_rs232phytx_next_value_ce1),
    .I0(soclinux_tx_tick),
    .I1(builder_soclinux_rs232phytx_state) 
);
defparam soclinux_serial_tx_rs232phytx_next_value_ce1_s3.INIT=4'hB;
  LUT3 n1491_s4 (
    .F(n1491_10),
    .I0(soclinux_tx_tick),
    .I1(soclinux_tx_count[1]),
    .I2(soclinux_tx_count[0]) 
);
defparam n1491_s4.INIT=8'h28;
  LUT3 n1492_s4 (
    .F(n1492_9),
    .I0(soclinux_tx_tick),
    .I1(builder_soclinux_rs232phytx_state),
    .I2(soclinux_tx_count[0]) 
);
defparam n1492_s4.INIT=8'h4A;
  LUT3 n1556_s5 (
    .F(n1556_11),
    .I0(soclinux_rx_count[3]),
    .I1(n1556_6),
    .I2(soclinux_rx_tick) 
);
defparam n1556_s5.INIT=8'h60;
  LUT2 soclinux_rx_count_rs232phyrx_next_value_ce0_s3 (
    .F(soclinux_rx_count_rs232phyrx_next_value_ce0),
    .I0(soclinux_rx_tick),
    .I1(builder_soclinux_rs232phyrx_state) 
);
defparam soclinux_rx_count_rs232phyrx_next_value_ce0_s3.INIT=4'hB;
  LUT3 n1558_s4 (
    .F(n1558_10),
    .I0(soclinux_rx_tick),
    .I1(soclinux_rx_count[1]),
    .I2(soclinux_rx_count[0]) 
);
defparam n1558_s4.INIT=8'h28;
  LUT3 n1559_s4 (
    .F(n1559_9),
    .I0(soclinux_rx_tick),
    .I1(builder_soclinux_rs232phyrx_state),
    .I2(soclinux_rx_count[0]) 
);
defparam n1559_s4.INIT=8'h4A;
  LUT3 n14110_s5 (
    .F(n14110_12),
    .I0(gw2ddrphy_bitslip0_value[1]),
    .I1(gw2ddrphy_bitslip0_value[0]),
    .I2(n14045_17) 
);
defparam n14110_s5.INIT=8'h6A;
  LUT2 n14048_s3 (
    .F(n14048_8),
    .I0(gw2ddrphy_bitslip0_value[0]),
    .I1(n14045_17) 
);
defparam n14048_s3.INIT=4'h6;
  LUT3 n14182_s5 (
    .F(n14182_12),
    .I0(gw2ddrphy_bitslip8_value[1]),
    .I1(gw2ddrphy_bitslip8_value[0]),
    .I2(n14117_11) 
);
defparam n14182_s5.INIT=8'h6A;
  LUT2 n14120_s3 (
    .F(n14120_8),
    .I0(gw2ddrphy_bitslip8_value[0]),
    .I1(n14117_11) 
);
defparam n14120_s3.INIT=4'h6;
  LUT3 soclinux_sdram_bankmachine0_wrport_we_s7 (
    .F(soclinux_sdram_bankmachine0_wrport_we),
    .I0(soclinux_sdram_bankmachine0_wrport_we_4),
    .I1(soclinux_sdram_bankmachine0_wrport_we_5),
    .I2(soclinux_sdram_bankmachine0_wrport_we_10) 
);
defparam soclinux_sdram_bankmachine0_wrport_we_s7.INIT=8'h80;
  LUT2 soclinux_sdram_bankmachine0_do_read_s1 (
    .F(soclinux_sdram_bankmachine0_do_read),
    .I0(soclinux_sdram_bankmachine0_syncfifo0_readable),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine0_do_read_s1.INIT=4'h8;
  LUT2 n14605_s6 (
    .F(n14605_12),
    .I0(soclinux_sdram_bankmachine0_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine0_twtpcon_ready) 
);
defparam n14605_s6.INIT=4'h9;
  LUT2 n14620_s6 (
    .F(n14620_12),
    .I0(soclinux_sdram_bankmachine0_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine0_trccon_ready) 
);
defparam n14620_s6.INIT=4'h9;
  LUT2 n14633_s6 (
    .F(n14633_12),
    .I0(soclinux_sdram_bankmachine0_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine0_trascon_ready) 
);
defparam n14633_s6.INIT=4'h9;
  LUT2 soclinux_sdram_bankmachine1_do_read_s1 (
    .F(soclinux_sdram_bankmachine1_do_read),
    .I0(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine1_do_read_s1.INIT=4'h8;
  LUT2 n14740_s6 (
    .F(n14740_12),
    .I0(soclinux_sdram_bankmachine1_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine1_twtpcon_ready) 
);
defparam n14740_s6.INIT=4'h9;
  LUT2 n14755_s6 (
    .F(n14755_12),
    .I0(soclinux_sdram_bankmachine1_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine1_trccon_ready) 
);
defparam n14755_s6.INIT=4'h9;
  LUT2 n14768_s6 (
    .F(n14768_12),
    .I0(soclinux_sdram_bankmachine1_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine1_trascon_ready) 
);
defparam n14768_s6.INIT=4'h9;
  LUT2 n14875_s6 (
    .F(n14875_12),
    .I0(soclinux_sdram_bankmachine2_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine2_twtpcon_ready) 
);
defparam n14875_s6.INIT=4'h9;
  LUT2 n14890_s6 (
    .F(n14890_12),
    .I0(soclinux_sdram_bankmachine2_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine2_trccon_ready) 
);
defparam n14890_s6.INIT=4'h9;
  LUT2 n14903_s6 (
    .F(n14903_12),
    .I0(soclinux_sdram_bankmachine2_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine2_trascon_ready) 
);
defparam n14903_s6.INIT=4'h9;
  LUT2 soclinux_sdram_bankmachine3_do_read_s1 (
    .F(soclinux_sdram_bankmachine3_do_read),
    .I0(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine3_do_read_s1.INIT=4'h8;
  LUT2 n15010_s6 (
    .F(n15010_12),
    .I0(soclinux_sdram_bankmachine3_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine3_twtpcon_ready) 
);
defparam n15010_s6.INIT=4'h9;
  LUT2 n15025_s6 (
    .F(n15025_12),
    .I0(soclinux_sdram_bankmachine3_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine3_trccon_ready) 
);
defparam n15025_s6.INIT=4'h9;
  LUT2 n15038_s6 (
    .F(n15038_12),
    .I0(soclinux_sdram_bankmachine3_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine3_trascon_ready) 
);
defparam n15038_s6.INIT=4'h9;
  LUT3 soclinux_sdram_bankmachine4_do_read_s3 (
    .F(soclinux_sdram_bankmachine4_do_read),
    .I0(soclinux_sdram_bankmachine4_do_read_6),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine4_syncfifo4_readable) 
);
defparam soclinux_sdram_bankmachine4_do_read_s3.INIT=8'hB0;
  LUT2 n15145_s6 (
    .F(n15145_12),
    .I0(soclinux_sdram_bankmachine4_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine4_twtpcon_ready) 
);
defparam n15145_s6.INIT=4'h9;
  LUT2 n15160_s6 (
    .F(n15160_12),
    .I0(soclinux_sdram_bankmachine4_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine4_trccon_ready) 
);
defparam n15160_s6.INIT=4'h9;
  LUT2 n15173_s6 (
    .F(n15173_12),
    .I0(soclinux_sdram_bankmachine4_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine4_trascon_ready) 
);
defparam n15173_s6.INIT=4'h9;
  LUT2 n15222_s3 (
    .F(n15222_8),
    .I0(soclinux_sdram_bankmachine5_consume[0]),
    .I1(soclinux_sdram_bankmachine5_do_read) 
);
defparam n15222_s3.INIT=4'h6;
  LUT3 soclinux_sdram_bankmachine5_do_read_s7 (
    .F(soclinux_sdram_bankmachine5_do_read),
    .I0(soclinux_sdram_bankmachine5_do_read_14),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(soclinux_sdram_bankmachine5_syncfifo5_readable) 
);
defparam soclinux_sdram_bankmachine5_do_read_s7.INIT=8'hB0;
  LUT2 n15280_s6 (
    .F(n15280_12),
    .I0(soclinux_sdram_bankmachine5_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine5_twtpcon_ready) 
);
defparam n15280_s6.INIT=4'h9;
  LUT2 n15295_s6 (
    .F(n15295_12),
    .I0(soclinux_sdram_bankmachine5_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine5_trccon_ready) 
);
defparam n15295_s6.INIT=4'h9;
  LUT2 n15308_s6 (
    .F(n15308_12),
    .I0(soclinux_sdram_bankmachine5_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine5_trascon_ready) 
);
defparam n15308_s6.INIT=4'h9;
  LUT3 soclinux_sdram_bankmachine6_do_read_s2 (
    .F(soclinux_sdram_bankmachine6_do_read),
    .I0(soclinux_sdram_bankmachine6_syncfifo6_readable),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I2(soclinux_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam soclinux_sdram_bankmachine6_do_read_s2.INIT=8'h8A;
  LUT2 n15415_s6 (
    .F(n15415_12),
    .I0(soclinux_sdram_bankmachine6_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine6_twtpcon_ready) 
);
defparam n15415_s6.INIT=4'h9;
  LUT2 n15430_s6 (
    .F(n15430_12),
    .I0(soclinux_sdram_bankmachine6_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine6_trccon_ready) 
);
defparam n15430_s6.INIT=4'h9;
  LUT2 n15443_s6 (
    .F(n15443_12),
    .I0(soclinux_sdram_bankmachine6_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine6_trascon_ready) 
);
defparam n15443_s6.INIT=4'h9;
  LUT3 soclinux_sdram_bankmachine7_wrport_we_s3 (
    .F(soclinux_sdram_bankmachine7_wrport_we),
    .I0(soclinux_sdram_bankmachine2_wrport_we_16),
    .I1(soclinux_sdram_bankmachine6_wrport_we_6),
    .I2(soclinux_sdram_bankmachine7_wrport_we_4) 
);
defparam soclinux_sdram_bankmachine7_wrport_we_s3.INIT=8'h80;
  LUT2 soclinux_sdram_bankmachine7_do_read_s1 (
    .F(soclinux_sdram_bankmachine7_do_read),
    .I0(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine7_do_read_s1.INIT=4'h8;
  LUT2 n15550_s6 (
    .F(n15550_12),
    .I0(soclinux_sdram_bankmachine7_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine7_twtpcon_ready) 
);
defparam n15550_s6.INIT=4'h9;
  LUT2 n15565_s6 (
    .F(n15565_12),
    .I0(soclinux_sdram_bankmachine7_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine7_trccon_ready) 
);
defparam n15565_s6.INIT=4'h9;
  LUT2 n15578_s6 (
    .F(n15578_12),
    .I0(soclinux_sdram_bankmachine7_trascon_count[0]),
    .I1(soclinux_sdram_bankmachine7_trascon_ready) 
);
defparam n15578_s6.INIT=4'h9;
  LUT2 n16002_s6 (
    .F(n16002_12),
    .I0(soclinux_sdram_twtrcon_count[0]),
    .I1(soclinux_sdram_twtrcon_ready) 
);
defparam n16002_s6.INIT=4'h9;
  LUT3 soclinux_count_spimaster_next_value_0_s9 (
    .F(soclinux_count_spimaster_next_value_0_17),
    .I0(soclinux_count[0]),
    .I1(soclinux_count_spimaster_next_value[0]),
    .I2(soclinux_count_spimaster_next_value_ce_15) 
);
defparam soclinux_count_spimaster_next_value_0_s9.INIT=8'hCE;
  LUT4 soclinux_count_spimaster_next_value_0_s10 (
    .F(soclinux_count_spimaster_next_value[0]),
    .I0(soclinux_count[0]),
    .I1(n26355_6),
    .I2(builder_soclinux_spimaster_state[0]),
    .I3(builder_soclinux_spimaster_state[1]) 
);
defparam soclinux_count_spimaster_next_value_0_s10.INIT=16'h0400;
  LUT3 soclinux_count_spimaster_next_value_ce_s8 (
    .F(soclinux_count_spimaster_next_value_ce_15),
    .I0(n26355_6),
    .I1(builder_soclinux_spimaster_state[0]),
    .I2(builder_soclinux_spimaster_state[1]) 
);
defparam soclinux_count_spimaster_next_value_ce_s8.INIT=8'h2C;
  LUT2 soclinux_rx_count_rs232phyrx_next_value0_3_s3 (
    .F(soclinux_rx_count_rs232phyrx_next_value0_3_7),
    .I0(builder_soclinux_rs232phyrx_state),
    .I1(n1579_7) 
);
defparam soclinux_rx_count_rs232phyrx_next_value0_3_s3.INIT=4'h6;
  LUT4 n1579_s3 (
    .F(n1579_7),
    .I0(builder_soclinux_rs232phyrx_state),
    .I1(builder_multiregimpl0_regs1),
    .I2(soclinux_rx_rx_d),
    .I3(n1579_4) 
);
defparam n1579_s3.INIT=16'hFF10;
  LUT3 n13944_s3 (
    .F(n13944_8),
    .I0(gw2ddrphy_rdly0[0]),
    .I1(n13944_10),
    .I2(gw2ddrphy_rdly0_2_16) 
);
defparam n13944_s3.INIT=8'hCE;
  LUT3 n13944_s4 (
    .F(n13944_10),
    .I0(n14045_8),
    .I1(gw2ddrphy_rdly0[0]),
    .I2(n16299_13) 
);
defparam n13944_s4.INIT=8'h20;
  LUT3 gw2ddrphy_rdly0_2_s8 (
    .F(gw2ddrphy_rdly0_2_16),
    .I0(n14045_8),
    .I1(n16299_13),
    .I2(gw2ddrphy_rdly0_2_14) 
);
defparam gw2ddrphy_rdly0_2_s8.INIT=8'hA8;
  LUT4 n13996_s3 (
    .F(n13996_8),
    .I0(n14117_6),
    .I1(n16299_13),
    .I2(gw2ddrphy_rdly0_2_14),
    .I3(gw2ddrphy_rdly1[0]) 
);
defparam n13996_s3.INIT=16'h5788;
  LUT3 gw2ddrphy_rdly1_2_s4 (
    .F(gw2ddrphy_rdly1_2_10),
    .I0(n14117_6),
    .I1(n16299_13),
    .I2(gw2ddrphy_rdly0_2_14) 
);
defparam gw2ddrphy_rdly1_2_s4.INIT=8'hA8;
  LUT3 soclinux_sdram_zqcs_executer_counter_5_s8 (
    .F(soclinux_sdram_zqcs_executer_counter_5_16),
    .I0(soclinux_sdram_zqcs_executer_counter_5_14),
    .I1(soclinux_sdram_sequencer_done1),
    .I2(soclinux_sdram_zqcs_executer_counter_5_10) 
);
defparam soclinux_sdram_zqcs_executer_counter_5_s8.INIT=8'h8F;
  LUT2 n14574_s2 (
    .F(n14574_7),
    .I0(soclinux_sdram_bankmachine0_level[0]),
    .I1(soclinux_sdram_bankmachine0_level_3_19) 
);
defparam n14574_s2.INIT=4'h6;
  LUT3 n14610_s4 (
    .F(n14610_10),
    .I0(soclinux_sdram_bankmachine0_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine0_twtpcon_count[1]),
    .I2(n26523_4) 
);
defparam n14610_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine0_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine0_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine0_twtpcon_ready),
    .I1(n26523_4) 
);
defparam soclinux_sdram_bankmachine0_twtpcon_count_2_s4.INIT=4'hD;
  LUT2 n14709_s2 (
    .F(n14709_7),
    .I0(soclinux_sdram_bankmachine1_level[0]),
    .I1(soclinux_sdram_bankmachine1_level_3_20) 
);
defparam n14709_s2.INIT=4'h6;
  LUT2 soclinux_sdram_bankmachine2_level_3_s5 (
    .F(soclinux_sdram_bankmachine2_level_3_14),
    .I0(soclinux_sdram_bankmachine2_wrport_we),
    .I1(soclinux_sdram_bankmachine2_do_read) 
);
defparam soclinux_sdram_bankmachine2_level_3_s5.INIT=4'h6;
  LUT3 n14843_s3 (
    .F(n14843_9),
    .I0(soclinux_sdram_bankmachine2_wrport_we),
    .I1(soclinux_sdram_bankmachine2_level[1]),
    .I2(soclinux_sdram_bankmachine2_level[0]) 
);
defparam n14843_s3.INIT=8'h69;
  LUT3 n14880_s4 (
    .F(n14880_10),
    .I0(soclinux_sdram_bankmachine2_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine2_twtpcon_count[1]),
    .I2(n26537_4) 
);
defparam n14880_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine2_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine2_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine2_twtpcon_ready),
    .I1(n26537_4) 
);
defparam soclinux_sdram_bankmachine2_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n14894_s4 (
    .F(n14894_10),
    .I0(soclinux_sdram_bankmachine2_trccon_count[0]),
    .I1(soclinux_sdram_bankmachine2_trccon_count[1]),
    .I2(n26539_4) 
);
defparam n14894_s4.INIT=8'hF9;
  LUT3 n14907_s4 (
    .F(n14907_10),
    .I0(soclinux_sdram_bankmachine2_trascon_count[0]),
    .I1(n26539_4),
    .I2(soclinux_sdram_bankmachine2_trascon_count[1]) 
);
defparam n14907_s4.INIT=8'hED;
  LUT2 n14979_s2 (
    .F(n14979_7),
    .I0(soclinux_sdram_bankmachine3_level[0]),
    .I1(soclinux_sdram_bankmachine3_level_3_20) 
);
defparam n14979_s2.INIT=4'h6;
  LUT3 n15015_s4 (
    .F(n15015_10),
    .I0(soclinux_sdram_bankmachine3_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine3_twtpcon_count[1]),
    .I2(n26544_4) 
);
defparam n15015_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine3_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine3_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine3_twtpcon_ready),
    .I1(n26544_4) 
);
defparam soclinux_sdram_bankmachine3_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n15150_s4 (
    .F(n15150_10),
    .I0(soclinux_sdram_bankmachine4_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine4_twtpcon_count[1]),
    .I2(n26551_4) 
);
defparam n15150_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine4_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine4_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine4_twtpcon_ready),
    .I1(n26551_4) 
);
defparam soclinux_sdram_bankmachine4_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n15246_s3 (
    .F(n15246_8),
    .I0(soclinux_sdram_bankmachine5_level[3]),
    .I1(n15246_5),
    .I2(soclinux_sdram_bankmachine5_level_3_14) 
);
defparam n15246_s3.INIT=8'h9A;
  LUT2 soclinux_sdram_bankmachine5_level_3_s5 (
    .F(soclinux_sdram_bankmachine5_level_3_14),
    .I0(soclinux_sdram_bankmachine5_wrport_we),
    .I1(soclinux_sdram_bankmachine5_do_read) 
);
defparam soclinux_sdram_bankmachine5_level_3_s5.INIT=4'h6;
  LUT3 n15248_s2 (
    .F(n15248_7),
    .I0(soclinux_sdram_bankmachine5_level[1]),
    .I1(soclinux_sdram_bankmachine5_level_3_14),
    .I2(n15248_9) 
);
defparam n15248_s2.INIT=8'hE2;
  LUT3 n15248_s3 (
    .F(n15248_9),
    .I0(soclinux_sdram_bankmachine5_wrport_we),
    .I1(soclinux_sdram_bankmachine5_level[1]),
    .I2(soclinux_sdram_bankmachine5_level[0]) 
);
defparam n15248_s3.INIT=8'h69;
  LUT2 n15249_s2 (
    .F(n15249_7),
    .I0(soclinux_sdram_bankmachine5_level[0]),
    .I1(soclinux_sdram_bankmachine5_level_3_14) 
);
defparam n15249_s2.INIT=4'h6;
  LUT3 n15285_s3 (
    .F(n15285_8),
    .I0(soclinux_sdram_bankmachine5_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine5_twtpcon_count_2_10),
    .I2(n15285_10) 
);
defparam n15285_s3.INIT=8'hE2;
  LUT3 n15285_s4 (
    .F(n15285_10),
    .I0(soclinux_sdram_bankmachine5_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine5_twtpcon_count[1]),
    .I2(n16036_5) 
);
defparam n15285_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine5_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine5_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine5_twtpcon_ready),
    .I1(n16036_5) 
);
defparam soclinux_sdram_bankmachine5_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n15420_s4 (
    .F(n15420_10),
    .I0(soclinux_sdram_bankmachine6_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine6_twtpcon_count[1]),
    .I2(n26565_4) 
);
defparam n15420_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine6_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine6_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine6_twtpcon_ready),
    .I1(n26565_4) 
);
defparam soclinux_sdram_bankmachine6_twtpcon_count_2_s4.INIT=4'hD;
  LUT2 n15519_s2 (
    .F(n15519_7),
    .I0(soclinux_sdram_bankmachine7_level[0]),
    .I1(soclinux_sdram_bankmachine7_level_3_19) 
);
defparam n15519_s2.INIT=4'h6;
  LUT3 n15555_s4 (
    .F(n15555_10),
    .I0(soclinux_sdram_bankmachine7_twtpcon_count[0]),
    .I1(soclinux_sdram_bankmachine7_twtpcon_count[1]),
    .I2(n26572_4) 
);
defparam n15555_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_bankmachine7_twtpcon_count_2_s4 (
    .F(soclinux_sdram_bankmachine7_twtpcon_count_2_10),
    .I0(soclinux_sdram_bankmachine7_twtpcon_ready),
    .I1(n26572_4) 
);
defparam soclinux_sdram_bankmachine7_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 soclinux_sdram_time0_4_s6 (
    .F(soclinux_sdram_time0_4_14),
    .I0(soclinux_sdram_time0[4]),
    .I1(n17951_5),
    .I2(soclinux_sdram_time0_4_9) 
);
defparam soclinux_sdram_time0_4_s6.INIT=8'hEF;
  LUT3 n15613_s6 (
    .F(n15613_12),
    .I0(soclinux_sdram_time1[3]),
    .I1(n15613_7),
    .I2(builder_sync_rhs_array_muxed8_10_13) 
);
defparam n15613_s6.INIT=8'h6F;
  LUT2 soclinux_sdram_time1_3_s7 (
    .F(soclinux_sdram_time1_3_17),
    .I0(builder_sync_rhs_array_muxed8_10_13),
    .I1(soclinux_sdram_time1_3_11) 
);
defparam soclinux_sdram_time1_3_s7.INIT=4'h7;
  LUT3 n15615_s5 (
    .F(n15615_11),
    .I0(builder_sync_rhs_array_muxed8_10_13),
    .I1(soclinux_sdram_time1[1]),
    .I2(soclinux_sdram_time1[0]) 
);
defparam n15615_s5.INIT=8'hD7;
  LUT3 n15616_s4 (
    .F(n15616_9),
    .I0(builder_sync_rhs_array_muxed8_10_13),
    .I1(soclinux_sdram_time1_3_11),
    .I2(soclinux_sdram_time1[0]) 
);
defparam n15616_s4.INIT=8'hD7;
  LUT3 n16007_s4 (
    .F(n16007_10),
    .I0(soclinux_sdram_twtrcon_count[0]),
    .I1(soclinux_sdram_twtrcon_count[1]),
    .I2(builder_sync_rhs_array_muxed13_10) 
);
defparam n16007_s4.INIT=8'hF9;
  LUT2 soclinux_sdram_twtrcon_count_2_s4 (
    .F(soclinux_sdram_twtrcon_count_2_10),
    .I0(soclinux_sdram_twtrcon_ready),
    .I1(builder_sync_rhs_array_muxed13_10) 
);
defparam soclinux_sdram_twtrcon_count_2_s4.INIT=4'hD;
  LUT3 builder_soclinux_spimaster_next_state_1_s8 (
    .F(builder_soclinux_spimaster_next_state_1_15),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(builder_soclinux_spimaster_state[1]),
    .I2(n10150_42) 
);
defparam builder_soclinux_spimaster_next_state_1_s8.INIT=8'h6C;
  LUT4 n10150_s36 (
    .F(n10150_42),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(builder_soclinux_spimaster_state[1]),
    .I2(soclinux_clk_rise),
    .I3(n10150_4) 
);
defparam n10150_s36.INIT=16'h80FF;
  LUT3 builder_soclinux_spimaster_next_state_0_s8 (
    .F(builder_soclinux_spimaster_next_state_0_15),
    .I0(builder_soclinux_spimaster_state[0]),
    .I1(n10150_4),
    .I2(n10150_42) 
);
defparam builder_soclinux_spimaster_next_state_0_s8.INIT=8'h1B;
  LUT4 n15982_s6 (
    .F(n15982_12),
    .I0(soclinux_sdram_trrdcon_count),
    .I1(soclinux_sdram_trrdcon_valid_14),
    .I2(soclinux_sdram_trrdcon_valid_16),
    .I3(soclinux_sdram_trrdcon_ready) 
);
defparam n15982_s6.INIT=16'hEAD5;
  LUT3 n15996_s6 (
    .F(n15996_12),
    .I0(soclinux_sdram_tccdcon_count),
    .I1(n16059_5),
    .I2(soclinux_sdram_tccdcon_ready) 
);
defparam n15996_s6.INIT=8'hED;
  LUT2 soclinux_rx_data_rs232phyrx_next_value_ce1_s2 (
    .F(soclinux_rx_data_rs232phyrx_next_value_ce1),
    .I0(soclinux_rx_tick),
    .I1(builder_soclinux_rs232phyrx_state) 
);
defparam soclinux_rx_data_rs232phyrx_next_value_ce1_s2.INIT=4'h8;
  LUT3 builder_soclinux_wishbone2csr_next_state_1_s15 (
    .F(builder_soclinux_wishbone2csr_next_state_1_22),
    .I0(builder_soclinux_wishbone2csr_state[1]),
    .I1(builder_soclinux_wishbone2csr_state[0]),
    .I2(builder_soclinux_wishbone_cyc) 
);
defparam builder_soclinux_wishbone2csr_next_state_1_s15.INIT=8'h4C;
  LUT2 builder_soclinux_wishbone2csr_next_state_1_s16 (
    .F(builder_soclinux_wishbone2csr_next_state_1_24),
    .I0(builder_soclinux_wishbone2csr_state[1]),
    .I1(builder_soclinux_wishbone2csr_state[0]) 
);
defparam builder_soclinux_wishbone2csr_next_state_1_s16.INIT=4'h4;
  LUT3 n15790_s58 (
    .F(n15790_71),
    .I0(soclinux_sdram_choose_cmd_grant[1]),
    .I1(n15790_72),
    .I2(n15790_73) 
);
defparam n15790_s58.INIT=8'hD8;
  LUT3 n15964_s58 (
    .F(n15964_71),
    .I0(soclinux_sdram_choose_req_grant[1]),
    .I1(n15964_72),
    .I2(n15964_73) 
);
defparam n15964_s58.INIT=8'hD8;
  LUT3 n14189_s4 (
    .F(n14189_9),
    .I0(soclinux_sdram_storage[0]),
    .I1(soclinux_sdram_dfi_p0_rddata_en),
    .I2(n14189_4) 
);
defparam n14189_s4.INIT=8'h8D;
  LUT3 n14190_s2 (
    .F(n14190_6),
    .I0(soclinux_sdram_storage[0]),
    .I1(soclinux_sdram_dfi_p1_wrdata_en),
    .I2(n14190_4) 
);
defparam n14190_s2.INIT=8'h8D;
  LUT4 n15790_s59 (
    .F(n15790_72),
    .I0(n15790_74),
    .I1(soclinux_sdram_choose_cmd_grant[2]),
    .I2(n15766_6),
    .I3(n15787_9) 
);
defparam n15790_s59.INIT=16'hD591;
  LUT4 n15790_s60 (
    .F(n15790_73),
    .I0(n15790_75),
    .I1(soclinux_sdram_choose_cmd_grant[2]),
    .I2(n15724_6),
    .I3(n15745_10) 
);
defparam n15790_s60.INIT=16'hD591;
  LUT4 n15964_s59 (
    .F(n15964_72),
    .I0(n15964_74),
    .I1(soclinux_sdram_choose_req_grant[2]),
    .I2(n15940_6),
    .I3(n15961_7) 
);
defparam n15964_s59.INIT=16'hE6A2;
  LUT4 n15964_s60 (
    .F(n15964_73),
    .I0(n15964_75),
    .I1(soclinux_sdram_choose_req_grant[2]),
    .I2(n15898_6),
    .I3(n15919_6) 
);
defparam n15964_s60.INIT=16'hD951;
  LUT4 n15790_s61 (
    .F(n15790_74),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(n15682_6),
    .I3(n15703_11) 
);
defparam n15790_s61.INIT=16'h2367;
  LUT4 n15790_s62 (
    .F(n15790_75),
    .I0(soclinux_sdram_choose_cmd_grant[2]),
    .I1(n15640_6),
    .I2(n15661_8),
    .I3(soclinux_sdram_choose_cmd_grant[0]) 
);
defparam n15790_s62.INIT=16'h05BB;
  LUT4 n15964_s61 (
    .F(n15964_74),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(soclinux_sdram_choose_req_grant[0]),
    .I2(n15856_8),
    .I3(n15877_7) 
);
defparam n15964_s61.INIT=16'h7632;
  LUT4 n15964_s62 (
    .F(n15964_75),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(n15814_9),
    .I2(n15835_8),
    .I3(soclinux_sdram_choose_req_grant[0]) 
);
defparam n15964_s62.INIT=16'hAF11;
  LUT4 n14571_s3 (
    .F(n14571_11),
    .I0(soclinux_sdram_bankmachine0_level[3]),
    .I1(n14571_5),
    .I2(soclinux_sdram_bankmachine0_wrport_we),
    .I3(soclinux_sdram_bankmachine0_do_read) 
);
defparam n14571_s3.INIT=16'hA99A;
  LUT4 n14573_s2 (
    .F(n14573_7),
    .I0(soclinux_sdram_bankmachine0_wrport_we),
    .I1(soclinux_sdram_bankmachine0_do_read),
    .I2(soclinux_sdram_bankmachine0_level[1]),
    .I3(soclinux_sdram_bankmachine0_level[0]) 
);
defparam n14573_s2.INIT=16'hD2B4;
  LUT4 n14706_s3 (
    .F(n14706_8),
    .I0(soclinux_sdram_bankmachine1_level[3]),
    .I1(n14706_5),
    .I2(soclinux_sdram_bankmachine1_level_3_9),
    .I3(soclinux_sdram_bankmachine1_do_read) 
);
defparam n14706_s3.INIT=16'hA99A;
  LUT4 n14708_s2 (
    .F(n14708_7),
    .I0(soclinux_sdram_bankmachine1_level_3_9),
    .I1(soclinux_sdram_bankmachine1_do_read),
    .I2(soclinux_sdram_bankmachine1_level[1]),
    .I3(soclinux_sdram_bankmachine1_level[0]) 
);
defparam n14708_s2.INIT=16'hD2B4;
  LUT4 n14976_s3 (
    .F(n14976_8),
    .I0(soclinux_sdram_bankmachine3_level[3]),
    .I1(n14976_5),
    .I2(soclinux_sdram_bankmachine3_wrport_we),
    .I3(soclinux_sdram_bankmachine3_do_read) 
);
defparam n14976_s3.INIT=16'hA99A;
  LUT4 n14978_s2 (
    .F(n14978_7),
    .I0(soclinux_sdram_bankmachine3_wrport_we),
    .I1(soclinux_sdram_bankmachine3_do_read),
    .I2(soclinux_sdram_bankmachine3_level[1]),
    .I3(soclinux_sdram_bankmachine3_level[0]) 
);
defparam n14978_s2.INIT=16'hD2B4;
  LUT4 n15516_s3 (
    .F(n15516_8),
    .I0(soclinux_sdram_bankmachine7_level[3]),
    .I1(n15516_5),
    .I2(soclinux_sdram_bankmachine7_wrport_we),
    .I3(soclinux_sdram_bankmachine7_do_read) 
);
defparam n15516_s3.INIT=16'hA99A;
  LUT4 n15518_s2 (
    .F(n15518_7),
    .I0(soclinux_sdram_bankmachine7_wrport_we),
    .I1(soclinux_sdram_bankmachine7_do_read),
    .I2(soclinux_sdram_bankmachine7_level[1]),
    .I3(soclinux_sdram_bankmachine7_level[0]) 
);
defparam n15518_s2.INIT=16'hD2B4;
  LUT4 n14841_s5 (
    .F(n14841_12),
    .I0(soclinux_sdram_bankmachine2_level[3]),
    .I1(soclinux_sdram_bankmachine2_level_3_14),
    .I2(soclinux_sdram_bankmachine2_level[3]),
    .I3(n14841_5) 
);
defparam n14841_s5.INIT=16'hE22E;
  LUT4 soclinux_tx_count_rs232phytx_next_value0_3_s5 (
    .F(soclinux_tx_count_rs232phytx_next_value0_3_11),
    .I0(builder_soclinux_rs232phytx_state),
    .I1(builder_soclinux_rs232phytx_state),
    .I2(soclinux_uart_tx_fifo_readable),
    .I3(n1504_4) 
);
defparam soclinux_tx_count_rs232phytx_next_value0_3_s5.INIT=16'h559A;
  LUT4 n15596_s6 (
    .F(n15596_13),
    .I0(soclinux_sdram_time0[4]),
    .I1(n17951_5),
    .I2(soclinux_sdram_time0_4_9),
    .I3(soclinux_sdram_time0_4_14) 
);
defparam n15596_s6.INIT=16'hDE00;
  LUT4 n15600_s6 (
    .F(n15600_13),
    .I0(soclinux_sdram_time0[0]),
    .I1(soclinux_sdram_time0_4_14),
    .I2(n17951_5),
    .I3(soclinux_sdram_time0[0]) 
);
defparam n15600_s6.INIT=16'hE2EE;
  LUT4 n9858_s12 (
    .F(n9858_19),
    .I0(soclinux_aborted),
    .I1(builder_soclinux_fullmemorywe_state[1]),
    .I2(builder_soclinux_litedramwishbone2native_state[0]),
    .I3(builder_soclinux_litedramwishbone2native_state[1]) 
);
defparam n9858_s12.INIT=16'h0BB0;
  LUT4 n14907_s5 (
    .F(n14907_12),
    .I0(soclinux_sdram_bankmachine2_trascon_count[1]),
    .I1(soclinux_sdram_bankmachine2_trascon_ready),
    .I2(n26539_4),
    .I3(n14907_10) 
);
defparam n14907_s5.INIT=16'hFB08;
  LUT4 n14894_s5 (
    .F(n14894_12),
    .I0(soclinux_sdram_bankmachine2_trccon_count[1]),
    .I1(soclinux_sdram_bankmachine2_trccon_ready),
    .I2(n26539_4),
    .I3(n14894_10) 
);
defparam n14894_s5.INIT=16'hFB08;
  LUT4 soclinux_timer_zero_pending_s4 (
    .F(soclinux_timer_zero_pending_10),
    .I0(soclinux_timer_pending_r),
    .I1(soclinux_timer_pending_re),
    .I2(soclinux_timer_zero_trigger_d),
    .I3(soclinux_timer_zero_trigger) 
);
defparam soclinux_timer_zero_pending_s4.INIT=16'h8F88;
  LUT4 n15787_s4 (
    .F(n15787_9),
    .I0(n15724_7),
    .I1(n15639_12),
    .I2(n15640_9),
    .I3(n15639_8) 
);
defparam n15787_s4.INIT=16'h0051;
  LUT4 n14461_s5 (
    .F(n14461_11),
    .I0(n14461_7),
    .I1(soclinux_sdram_sequencer_done1),
    .I2(soclinux_sdram_zqcs_executer_counter_5_14),
    .I3(soclinux_sdram_zqcs_executer_counter_5_10) 
);
defparam n14461_s5.INIT=16'h1555;
  LUT4 n14610_s5 (
    .F(n14610_12),
    .I0(soclinux_sdram_bankmachine0_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine0_twtpcon_ready),
    .I2(n26523_4),
    .I3(n14610_10) 
);
defparam n14610_s5.INIT=16'hFB08;
  LUT4 n14880_s5 (
    .F(n14880_12),
    .I0(soclinux_sdram_bankmachine2_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine2_twtpcon_ready),
    .I2(n26537_4),
    .I3(n14880_10) 
);
defparam n14880_s5.INIT=16'hFB08;
  LUT4 n15015_s5 (
    .F(n15015_12),
    .I0(soclinux_sdram_bankmachine3_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine3_twtpcon_ready),
    .I2(n26544_4),
    .I3(n15015_10) 
);
defparam n15015_s5.INIT=16'hFB08;
  LUT4 n15150_s5 (
    .F(n15150_12),
    .I0(soclinux_sdram_bankmachine4_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine4_twtpcon_ready),
    .I2(n26551_4),
    .I3(n15150_10) 
);
defparam n15150_s5.INIT=16'hFB08;
  LUT4 n15420_s5 (
    .F(n15420_12),
    .I0(soclinux_sdram_bankmachine6_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine6_twtpcon_ready),
    .I2(n26565_4),
    .I3(n15420_10) 
);
defparam n15420_s5.INIT=16'hFB08;
  LUT4 n15555_s5 (
    .F(n15555_12),
    .I0(soclinux_sdram_bankmachine7_twtpcon_count[1]),
    .I1(soclinux_sdram_bankmachine7_twtpcon_ready),
    .I2(n26572_4),
    .I3(n15555_10) 
);
defparam n15555_s5.INIT=16'hFB08;
  LUT2 n18468_s4 (
    .F(n18468_9),
    .I0(soclinux_sdram_trrdcon_valid_14),
    .I1(soclinux_sdram_trrdcon_valid_16) 
);
defparam n18468_s4.INIT=4'h7;
  LUT4 n16007_s5 (
    .F(n16007_12),
    .I0(soclinux_sdram_twtrcon_count[1]),
    .I1(soclinux_sdram_twtrcon_ready),
    .I2(builder_sync_rhs_array_muxed13_10),
    .I3(n16007_10) 
);
defparam n16007_s5.INIT=16'hFB08;
  LUT4 n15789_s63 (
    .F(n15789_70),
    .I0(n15789_63),
    .I1(soclinux_sdram_choose_cmd_grant[0]),
    .I2(n15724_12),
    .I3(n15640_9) 
);
defparam n15789_s63.INIT=16'h0DDD;
  LUT4 n1558_s5 (
    .F(n1558_12),
    .I0(soclinux_rx_count[1]),
    .I1(soclinux_rx_tick),
    .I2(builder_soclinux_rs232phyrx_state),
    .I3(n1558_10) 
);
defparam n1558_s5.INIT=16'hFF20;
  LUT4 n1556_s6 (
    .F(n1556_13),
    .I0(soclinux_rx_count[3]),
    .I1(n1556_11),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1556_s6.INIT=16'hCECC;
  LUT4 n15087_s5 (
    .F(n15087_12),
    .I0(soclinux_sdram_bankmachine4_consume[0]),
    .I1(soclinux_sdram_bankmachine4_do_read_6),
    .I2(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .I3(soclinux_sdram_bankmachine4_syncfifo4_readable) 
);
defparam n15087_s5.INIT=16'h65AA;
  LUT4 n15357_s5 (
    .F(n15357_12),
    .I0(soclinux_sdram_bankmachine6_consume[0]),
    .I1(soclinux_sdram_bankmachine6_syncfifo6_readable),
    .I2(soclinux_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I3(soclinux_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam n15357_s5.INIT=16'h6A66;
  LUT4 n15615_s6 (
    .F(n15615_13),
    .I0(soclinux_sdram_time1[1]),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(soclinux_sdram_time1_3_11),
    .I3(n15615_11) 
);
defparam n15615_s6.INIT=16'hBF80;
  LUT4 n15613_s7 (
    .F(n15613_14),
    .I0(soclinux_sdram_time1[3]),
    .I1(builder_sync_rhs_array_muxed8_10_13),
    .I2(soclinux_sdram_time1_3_11),
    .I3(n15613_12) 
);
defparam n15613_s7.INIT=16'hBF80;
  LUT4 data_mem_grain10_s26 (
    .F(data_mem_grain10_47),
    .I0(io_input_cmd_rData_fragment_mask[2]),
    .I1(soclinux_tag_di_dirty),
    .I2(soclinux_pbus_cyc),
    .I3(builder_slave_sel[4]) 
);
defparam data_mem_grain10_s26.INIT=16'h8000;
  LUT4 data_mem_grain11_s24 (
    .F(data_mem_grain11_44),
    .I0(io_input_cmd_rData_fragment_mask[3]),
    .I1(soclinux_tag_di_dirty),
    .I2(soclinux_pbus_cyc),
    .I3(builder_slave_sel[4]) 
);
defparam data_mem_grain11_s24.INIT=16'h8000;
  LUT4 data_mem_grain12_s24 (
    .F(data_mem_grain12_44),
    .I0(io_input_cmd_rData_fragment_mask[0]),
    .I1(soclinux_tag_di_dirty),
    .I2(soclinux_pbus_cyc),
    .I3(builder_slave_sel[4]) 
);
defparam data_mem_grain12_s24.INIT=16'h8000;
  LUT4 data_mem_grain13_s24 (
    .F(data_mem_grain13_44),
    .I0(io_input_cmd_rData_fragment_mask[1]),
    .I1(soclinux_tag_di_dirty),
    .I2(soclinux_pbus_cyc),
    .I3(builder_slave_sel[4]) 
);
defparam data_mem_grain13_s24.INIT=16'h8000;
  LUT3 n14844_s4 (
    .F(n14844_11),
    .I0(soclinux_sdram_bankmachine2_level[0]),
    .I1(soclinux_sdram_bankmachine2_wrport_we),
    .I2(soclinux_sdram_bankmachine2_do_read) 
);
defparam n14844_s4.INIT=8'h96;
  LUT4 n14843_s4 (
    .F(n14843_11),
    .I0(soclinux_sdram_bankmachine2_level[1]),
    .I1(soclinux_sdram_bankmachine2_wrport_we),
    .I2(soclinux_sdram_bankmachine2_do_read),
    .I3(n14843_9) 
);
defparam n14843_s4.INIT=16'hBE82;
  LUT4 n1491_s5 (
    .F(n1491_12),
    .I0(soclinux_tx_count[1]),
    .I1(soclinux_tx_tick),
    .I2(builder_soclinux_rs232phytx_state),
    .I3(n1491_10) 
);
defparam n1491_s5.INIT=16'hFF20;
  LUT4 n1489_s6 (
    .F(n1489_13),
    .I0(soclinux_tx_count[3]),
    .I1(n1489_11),
    .I2(soclinux_tx_tick),
    .I3(builder_soclinux_rs232phytx_state) 
);
defparam n1489_s6.INIT=16'hCECC;
  LUT4 builder_csr_bankarray_csrbank6_load0_re_s4 (
    .F(builder_csr_bankarray_csrbank6_load0_re),
    .I0(soclinux_uart_tx_fifo_wrport_we_10),
    .I1(builder_soclinux_adr[11]),
    .I2(n16586_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank6_load0_re_s4.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank6_reload0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_reload0_re),
    .I0(gw2ddrphy_rdly0_2_14),
    .I1(builder_soclinux_adr[11]),
    .I2(n16586_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank6_reload0_re_s2.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank6_en0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_en0_re),
    .I0(n16299_13),
    .I1(builder_soclinux_adr[11]),
    .I2(n16586_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank6_en0_re_s2.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank6_update_value0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_update_value0_re),
    .I0(n26396_7),
    .I1(builder_soclinux_adr[11]),
    .I2(n16586_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank6_update_value0_re_s2.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank6_ev_pending_re_s2 (
    .F(builder_csr_bankarray_csrbank6_ev_pending_re),
    .I0(n16577_28),
    .I1(builder_soclinux_adr[11]),
    .I2(n16586_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank6_ev_pending_re_s2.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank6_ev_enable0_re_s4 (
    .F(builder_csr_bankarray_csrbank6_ev_enable0_re),
    .I0(builder_csr_bankarray_csrbank6_ev_enable0_re_8),
    .I1(builder_soclinux_adr[11]),
    .I2(n16586_7),
    .I3(builder_soclinux_we) 
);
defparam builder_csr_bankarray_csrbank6_ev_enable0_re_s4.INIT=16'h2000;
  LUT4 n14045_s8 (
    .F(n14045_17),
    .I0(n14045_10),
    .I1(gw2ddrphy_dly_sel_storage[0]),
    .I2(n16447_4),
    .I3(builder_soclinux_we) 
);
defparam n14045_s8.INIT=16'h0800;
  LUT4 n14117_s4 (
    .F(n14117_11),
    .I0(n14045_10),
    .I1(gw2ddrphy_dly_sel_storage[1]),
    .I2(n16447_4),
    .I3(builder_soclinux_we) 
);
defparam n14117_s4.INIT=16'h0800;
  LUT3 soclinux_sdram_bankmachine0_level_3_s8 (
    .F(soclinux_sdram_bankmachine0_level_3_19),
    .I0(soclinux_sdram_bankmachine0_wrport_we),
    .I1(soclinux_sdram_bankmachine0_syncfifo0_readable),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine0_level_3_s8.INIT=8'h6A;
  LUT3 n14547_s5 (
    .F(n14547_12),
    .I0(soclinux_sdram_bankmachine0_consume[0]),
    .I1(soclinux_sdram_bankmachine0_syncfifo0_readable),
    .I2(soclinux_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam n14547_s5.INIT=8'h6A;
  LUT4 n14546_s4 (
    .F(n14546_11),
    .I0(soclinux_sdram_bankmachine0_consume[1]),
    .I1(soclinux_sdram_bankmachine0_consume[0]),
    .I2(soclinux_sdram_bankmachine0_syncfifo0_readable),
    .I3(soclinux_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam n14546_s4.INIT=16'h6AAA;
  LUT3 soclinux_sdram_bankmachine1_level_3_s9 (
    .F(soclinux_sdram_bankmachine1_level_3_20),
    .I0(soclinux_sdram_bankmachine1_level_3_9),
    .I1(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine1_level_3_s9.INIT=8'h6A;
  LUT3 n14682_s5 (
    .F(n14682_12),
    .I0(soclinux_sdram_bankmachine1_consume[0]),
    .I1(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .I2(soclinux_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam n14682_s5.INIT=8'h6A;
  LUT4 n14681_s4 (
    .F(n14681_11),
    .I0(soclinux_sdram_bankmachine1_consume[1]),
    .I1(soclinux_sdram_bankmachine1_consume[0]),
    .I2(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .I3(soclinux_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam n14681_s4.INIT=16'h6AAA;
  LUT3 soclinux_sdram_bankmachine3_level_3_s9 (
    .F(soclinux_sdram_bankmachine3_level_3_20),
    .I0(soclinux_sdram_bankmachine3_wrport_we),
    .I1(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine3_level_3_s9.INIT=8'h6A;
  LUT3 n14952_s5 (
    .F(n14952_12),
    .I0(soclinux_sdram_bankmachine3_consume[0]),
    .I1(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .I2(soclinux_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam n14952_s5.INIT=8'h6A;
  LUT4 n14951_s4 (
    .F(n14951_11),
    .I0(soclinux_sdram_bankmachine3_consume[1]),
    .I1(soclinux_sdram_bankmachine3_consume[0]),
    .I2(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .I3(soclinux_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam n14951_s4.INIT=16'h6AAA;
  LUT3 soclinux_sdram_bankmachine7_level_3_s8 (
    .F(soclinux_sdram_bankmachine7_level_3_19),
    .I0(soclinux_sdram_bankmachine7_wrport_we),
    .I1(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam soclinux_sdram_bankmachine7_level_3_s8.INIT=8'h6A;
  LUT3 n15492_s5 (
    .F(n15492_12),
    .I0(soclinux_sdram_bankmachine7_consume[0]),
    .I1(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I2(soclinux_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam n15492_s5.INIT=8'h6A;
  LUT4 n15491_s4 (
    .F(n15491_11),
    .I0(soclinux_sdram_bankmachine7_consume[1]),
    .I1(soclinux_sdram_bankmachine7_consume[0]),
    .I2(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .I3(soclinux_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam n15491_s4.INIT=16'h6AAA;
  LUT4 n14495_s6 (
    .F(n14495_13),
    .I0(soclinux_sdram_zqcs_executer_counter[0]),
    .I1(soclinux_sdram_zqcs_executer_counter_5_14),
    .I2(soclinux_sdram_sequencer_done1),
    .I3(soclinux_sdram_zqcs_executer_counter_5_10) 
);
defparam n14495_s6.INIT=16'h6A55;
  LUT4 soclinux_sdram_bankmachine5_do_read_s8 (
    .F(soclinux_sdram_bankmachine5_do_read_14),
    .I0(soclinux_sdram_choose_req_grant[2]),
    .I1(builder_sync_rhs_array_muxed8_10_10),
    .I2(soclinux_sdram_tccdcon_ready),
    .I3(soclinux_sdram_bankmachine5_do_read_5) 
);
defparam soclinux_sdram_bankmachine5_do_read_s8.INIT=16'h2000;
  LUT4 n1568_s5 (
    .F(n1568_12),
    .I0(soclinux_rx_data[1]),
    .I1(soclinux_rx_data[0]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1568_s5.INIT=16'hACCC;
  LUT4 n1567_s5 (
    .F(n1567_12),
    .I0(soclinux_rx_data[2]),
    .I1(soclinux_rx_data[1]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1567_s5.INIT=16'hACCC;
  LUT4 n1566_s5 (
    .F(n1566_12),
    .I0(soclinux_rx_data[3]),
    .I1(soclinux_rx_data[2]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1566_s5.INIT=16'hACCC;
  LUT4 n1565_s5 (
    .F(n1565_12),
    .I0(soclinux_rx_data[4]),
    .I1(soclinux_rx_data[3]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1565_s5.INIT=16'hACCC;
  LUT4 n1564_s5 (
    .F(n1564_12),
    .I0(soclinux_rx_data[5]),
    .I1(soclinux_rx_data[4]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1564_s5.INIT=16'hACCC;
  LUT4 n1563_s5 (
    .F(n1563_12),
    .I0(soclinux_rx_data[6]),
    .I1(soclinux_rx_data[5]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1563_s5.INIT=16'hACCC;
  LUT4 n1562_s5 (
    .F(n1562_12),
    .I0(soclinux_rx_data[7]),
    .I1(soclinux_rx_data[6]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1562_s5.INIT=16'hACCC;
  LUT4 n1561_s5 (
    .F(n1561_12),
    .I0(builder_multiregimpl0_regs1),
    .I1(soclinux_rx_data[7]),
    .I2(soclinux_rx_tick),
    .I3(builder_soclinux_rs232phyrx_state) 
);
defparam n1561_s5.INIT=16'hACCC;
  LUT4 n15813_s5 (
    .F(n15813_10),
    .I0(soclinux_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I2(builder_soclinux_refresher_next_state[1]),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14) 
);
defparam n15813_s5.INIT=16'h0051;
  LUT4 n15835_s3 (
    .F(n15835_8),
    .I0(n15856_8),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I2(builder_soclinux_refresher_next_state[1]),
    .I3(soclinux_sdram_bankmachine2_pipe_valid_sink_ready_14) 
);
defparam n15835_s3.INIT=16'hFFAE;
  LUT4 soclinux_sdram_bankmachine2_wrport_we_s10 (
    .F(soclinux_sdram_bankmachine2_wrport_we_16),
    .I0(soclinux_sdram_bankmachine6_wrport_we_12),
    .I1(builder_soclinux_litedramwishbone2native_state[0]),
    .I2(builder_soclinux_litedramwishbone2native_state[1]),
    .I3(builder_soclinux_fullmemorywe_state[1]) 
);
defparam soclinux_sdram_bankmachine2_wrport_we_s10.INIT=16'h8200;
  LUT4 soclinux_uart_rx_fifo_wrport_we_1_s1 (
    .F(soclinux_uart_rx_fifo_wrport_we_1_4),
    .I0(soclinux_uart_rx_fifo_level0[4]),
    .I1(soclinux_uart_rx_fifo_syncfifo_re_4),
    .I2(n1579_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam soclinux_uart_rx_fifo_wrport_we_1_s1.INIT=16'h8FFF;
  LUT4 n14540_s5 (
    .F(n14540_12),
    .I0(soclinux_sdram_bankmachine0_produce[0]),
    .I1(soclinux_sdram_bankmachine0_wrport_we_4),
    .I2(soclinux_sdram_bankmachine0_wrport_we_5),
    .I3(soclinux_sdram_bankmachine0_wrport_we_10) 
);
defparam n14540_s5.INIT=16'h6AAA;
  LUT4 n15485_s5 (
    .F(n15485_12),
    .I0(soclinux_sdram_bankmachine7_produce[0]),
    .I1(soclinux_sdram_bankmachine2_wrport_we_16),
    .I2(soclinux_sdram_bankmachine6_wrport_we_6),
    .I3(soclinux_sdram_bankmachine7_wrport_we_4) 
);
defparam n15485_s5.INIT=16'h6AAA;
  LUT4 n13525_s5 (
    .F(n13525_13),
    .I0(soclinux_bus_errors[0]),
    .I1(n25926_4),
    .I2(n25926_5),
    .I3(builder_done) 
);
defparam n13525_s5.INIT=16'h95AA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_0_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_0_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[0]),
    .I1(gw2ddrphy_bitslip0_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_0_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_1_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_1_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[1]),
    .I1(gw2ddrphy_bitslip1_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_1_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_2_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_2_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[2]),
    .I1(gw2ddrphy_bitslip2_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_2_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_3_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_3_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[3]),
    .I1(gw2ddrphy_bitslip3_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_3_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_4_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_4_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[4]),
    .I1(gw2ddrphy_bitslip4_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_4_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_5_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_5_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[5]),
    .I1(gw2ddrphy_bitslip5_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_5_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_6_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_6_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[6]),
    .I1(gw2ddrphy_bitslip6_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_6_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_7_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_7_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[7]),
    .I1(gw2ddrphy_bitslip7_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_7_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_8_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_8_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[8]),
    .I1(gw2ddrphy_bitslip8_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_8_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_9_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_9_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[9]),
    .I1(gw2ddrphy_bitslip9_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_9_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_10_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_10_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[10]),
    .I1(gw2ddrphy_bitslip10_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_10_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_11_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_11_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[11]),
    .I1(gw2ddrphy_bitslip11_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_11_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_12_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_12_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[12]),
    .I1(gw2ddrphy_bitslip12_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_12_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_13_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_13_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[13]),
    .I1(gw2ddrphy_bitslip13_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_13_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_14_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_14_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[14]),
    .I1(gw2ddrphy_bitslip14_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_14_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_15_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_15_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[15]),
    .I1(gw2ddrphy_bitslip15_o[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_15_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_16_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_16_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[16]),
    .I1(gw2ddrphy_bitslip0_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_16_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_17_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_17_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[17]),
    .I1(gw2ddrphy_bitslip1_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_17_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_18_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_18_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[18]),
    .I1(gw2ddrphy_bitslip2_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_18_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_19_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_19_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[19]),
    .I1(gw2ddrphy_bitslip3_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_19_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_20_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_20_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[20]),
    .I1(gw2ddrphy_bitslip4_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_20_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_21_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_21_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[21]),
    .I1(gw2ddrphy_bitslip5_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_21_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_22_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_22_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[22]),
    .I1(gw2ddrphy_bitslip6_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_22_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_23_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_23_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[23]),
    .I1(gw2ddrphy_bitslip7_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_23_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_24_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_24_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[24]),
    .I1(gw2ddrphy_bitslip8_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_24_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_25_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_25_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[25]),
    .I1(gw2ddrphy_bitslip9_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_25_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_26_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_26_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[26]),
    .I1(gw2ddrphy_bitslip10_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_26_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_27_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_27_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[27]),
    .I1(gw2ddrphy_bitslip11_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_27_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_28_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_28_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[28]),
    .I1(gw2ddrphy_bitslip12_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_28_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_29_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_29_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[29]),
    .I1(gw2ddrphy_bitslip13_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_29_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_30_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_30_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[30]),
    .I1(gw2ddrphy_bitslip14_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_30_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_31_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_31_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[31]),
    .I1(gw2ddrphy_bitslip15_o[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_31_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_32_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_32_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[32]),
    .I1(gw2ddrphy_bitslip0_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_32_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_33_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_33_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[33]),
    .I1(gw2ddrphy_bitslip1_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_33_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_34_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_34_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[34]),
    .I1(gw2ddrphy_bitslip2_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_34_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_35_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_35_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[35]),
    .I1(gw2ddrphy_bitslip3_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_35_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_36_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_36_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[36]),
    .I1(gw2ddrphy_bitslip4_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_36_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_37_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_37_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[37]),
    .I1(gw2ddrphy_bitslip5_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_37_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_38_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_38_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[38]),
    .I1(gw2ddrphy_bitslip6_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_38_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_39_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_39_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[39]),
    .I1(gw2ddrphy_bitslip7_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_39_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_40_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_40_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[40]),
    .I1(gw2ddrphy_bitslip8_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_40_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_41_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_41_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[41]),
    .I1(gw2ddrphy_bitslip9_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_41_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_42_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_42_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[42]),
    .I1(gw2ddrphy_bitslip10_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_42_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_43_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_43_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[43]),
    .I1(gw2ddrphy_bitslip11_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_43_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_44_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_44_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[44]),
    .I1(gw2ddrphy_bitslip12_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_44_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_45_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_45_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[45]),
    .I1(gw2ddrphy_bitslip13_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_45_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_46_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_46_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[46]),
    .I1(gw2ddrphy_bitslip14_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_46_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_47_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_47_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[47]),
    .I1(gw2ddrphy_bitslip15_o[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_47_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_48_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_48_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[48]),
    .I1(gw2ddrphy_bitslip0_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_48_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_49_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_49_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[49]),
    .I1(gw2ddrphy_bitslip1_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_49_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_50_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_50_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[50]),
    .I1(gw2ddrphy_bitslip2_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_50_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_51_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_51_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[51]),
    .I1(gw2ddrphy_bitslip3_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_51_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_52_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_52_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[52]),
    .I1(gw2ddrphy_bitslip4_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_52_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_53_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_53_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[53]),
    .I1(gw2ddrphy_bitslip5_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_53_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_54_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_54_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[54]),
    .I1(gw2ddrphy_bitslip6_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_54_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_55_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_55_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[55]),
    .I1(gw2ddrphy_bitslip7_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_55_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_56_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_56_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[56]),
    .I1(gw2ddrphy_bitslip8_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_56_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_57_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_57_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[57]),
    .I1(gw2ddrphy_bitslip9_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_57_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_58_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_58_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[58]),
    .I1(gw2ddrphy_bitslip10_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_58_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_59_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_59_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[59]),
    .I1(gw2ddrphy_bitslip11_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_59_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_60_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_60_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[60]),
    .I1(gw2ddrphy_bitslip12_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_60_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_61_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_61_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[61]),
    .I1(gw2ddrphy_bitslip13_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_61_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_62_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_62_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[62]),
    .I1(gw2ddrphy_bitslip14_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_62_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p1_rddata_63_s6 (
    .F(soclinux_sdram_csr_dfi_p1_rddata_63_13),
    .I0(soclinux_sdram_phaseinjector1_rddata_status[63]),
    .I1(gw2ddrphy_bitslip15_o[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p1_rddata_63_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_0_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_0_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[0]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_0_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_1_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_1_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[1]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_1_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_2_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_2_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[2]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_2_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_3_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_3_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[3]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_3_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_4_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_4_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[4]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_4_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_5_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_5_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[5]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_5_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_6_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_6_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[6]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_6_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_7_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_7_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[7]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_7_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_8_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_8_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[8]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_8_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_9_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_9_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[9]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_9_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_10_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_10_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[10]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_10_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_11_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_11_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[11]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_11_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_12_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_12_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[12]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_12_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_13_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_13_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[13]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_13_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_14_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_14_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[14]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_14_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_15_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_15_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[15]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[0]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_15_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_16_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_16_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[16]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_16_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_17_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_17_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[17]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_17_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_18_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_18_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[18]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_18_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_19_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_19_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[19]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_19_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_20_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_20_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[20]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_20_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_21_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_21_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[21]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_21_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_22_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_22_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[22]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_22_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_23_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_23_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[23]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_23_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_24_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_24_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[24]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_24_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_25_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_25_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[25]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_25_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_26_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_26_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[26]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_26_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_27_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_27_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[27]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_27_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_28_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_28_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[28]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_28_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_29_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_29_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[29]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_29_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_30_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_30_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[30]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_30_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_31_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_31_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[31]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[1]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_31_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_32_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_32_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[32]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_32_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_33_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_33_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[33]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_33_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_34_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_34_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[34]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_34_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_35_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_35_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[35]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_35_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_36_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_36_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[36]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_36_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_37_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_37_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[37]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_37_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_38_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_38_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[38]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_38_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_39_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_39_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[39]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_39_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_40_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_40_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[40]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_40_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_41_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_41_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[41]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_41_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_42_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_42_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[42]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_42_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_43_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_43_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[43]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_43_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_44_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_44_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[44]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_44_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_45_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_45_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[45]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_45_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_46_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_46_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[46]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_46_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_47_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_47_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[47]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[2]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_47_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_48_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_48_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[48]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d0[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_48_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_49_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_49_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[49]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d1[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_49_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_50_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_50_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[50]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d2[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_50_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_51_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_51_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[51]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d3[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_51_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_52_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_52_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[52]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d4[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_52_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_53_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_53_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[53]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d5[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_53_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_54_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_54_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[54]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d6[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_54_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_55_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_55_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[55]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d7[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_55_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_56_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_56_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[56]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d8[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_56_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_57_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_57_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[57]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d9[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_57_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_58_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_58_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[58]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d10[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_58_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_59_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_59_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[59]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d11[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_59_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_60_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_60_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[60]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d12[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_60_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_61_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_61_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[61]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d13[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_61_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_62_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_62_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[62]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d14[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_62_s6.INIT=16'hACAA;
  LUT4 soclinux_sdram_csr_dfi_p0_rddata_63_s6 (
    .F(soclinux_sdram_csr_dfi_p0_rddata_63_13),
    .I0(soclinux_sdram_phaseinjector0_rddata_status[63]),
    .I1(gw2ddrphy_dq_i_bitslip_o_d15[3]),
    .I2(soclinux_sdram_storage[0]),
    .I3(gw2ddrphy_rddata_en_tappeddelayline11) 
);
defparam soclinux_sdram_csr_dfi_p0_rddata_63_s6.INIT=16'hACAA;
  DFFP DFFP_2 (
    .Q(builder_rst11),
    .D(GND),
    .CLK(sys_clk),
    .PRESET(n22845_3) 
);
  DFFP DFFP_3 (
    .Q(sys_rst),
    .D(builder_rst11),
    .CLK(sys_clk),
    .PRESET(n22845_3) 
);
  DFFRE gw2ddrphy_freeze_s0 (
    .Q(gw2ddrphy_freeze),
    .D(VCC),
    .CLK(clk27_d),
    .CE(n13249_6),
    .RESET(n25916_4) 
);
defparam gw2ddrphy_freeze_s0.INIT=1'b0;
  DFFRE gw2ddrphy_stop1_s0 (
    .Q(gw2ddrphy_stop1),
    .D(VCC),
    .CLK(clk27_d),
    .CE(n13252_4),
    .RESET(n25915_4) 
);
defparam gw2ddrphy_stop1_s0.INIT=1'b0;
  DFFRE gw2ddrphy_reset1_s0 (
    .Q(gw2ddrphy_reset1),
    .D(VCC),
    .CLK(clk27_d),
    .CE(n13256_5),
    .RESET(n25918_4) 
);
defparam gw2ddrphy_reset1_s0.INIT=1'b0;
  DFFRE gw2ddrphy_pause1_s0 (
    .Q(gw2ddrphy_pause1),
    .D(VCC),
    .CLK(clk27_d),
    .CE(n13272_6),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_pause1_s0.INIT=1'b0;
  DFFRE gw2ddrphy_update_s0 (
    .Q(gw2ddrphy_update),
    .D(VCC),
    .CLK(clk27_d),
    .CE(n13275_4),
    .RESET(n25914_4) 
);
defparam gw2ddrphy_update_s0.INIT=1'b0;
  DFF builder_multiregimpl1_regs0_s0 (
    .Q(builder_multiregimpl1_regs0),
    .D(gw2ddrphy_lock0),
    .CLK(clk27_d) 
);
defparam builder_multiregimpl1_regs0_s0.INIT=1'b0;
  DFF builder_multiregimpl1_regs1_s0 (
    .Q(builder_multiregimpl1_regs1),
    .D(builder_multiregimpl1_regs0),
    .CLK(clk27_d) 
);
defparam builder_multiregimpl1_regs1_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_5_s0 (
    .Q(builder_slave_sel_r[5]),
    .D(builder_slave_sel[5]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_5_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_4_s0 (
    .Q(builder_slave_sel_r[4]),
    .D(builder_slave_sel[4]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_4_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_3_s0 (
    .Q(builder_slave_sel_r[3]),
    .D(builder_slave_sel[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_3_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_2_s0 (
    .Q(builder_slave_sel_r[2]),
    .D(builder_slave_sel[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_2_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_1_s0 (
    .Q(builder_slave_sel_r[1]),
    .D(builder_slave_sel[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_1_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_0_s0 (
    .Q(builder_slave_sel_r[0]),
    .D(builder_slave_sel[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_0_s0.INIT=1'b0;
  DFFSE builder_count_19_s0 (
    .Q(builder_count[19]),
    .D(n13400_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_19_s0.INIT=1'b1;
  DFFSE builder_count_18_s0 (
    .Q(builder_count[18]),
    .D(n13401_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_18_s0.INIT=1'b1;
  DFFSE builder_count_17_s0 (
    .Q(builder_count[17]),
    .D(n13402_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_17_s0.INIT=1'b1;
  DFFSE builder_count_16_s0 (
    .Q(builder_count[16]),
    .D(n13403_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_16_s0.INIT=1'b1;
  DFFRE builder_count_15_s0 (
    .Q(builder_count[15]),
    .D(n13404_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_15_s0.INIT=1'b0;
  DFFSE builder_count_14_s0 (
    .Q(builder_count[14]),
    .D(n13405_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_14_s0.INIT=1'b1;
  DFFRE builder_count_13_s0 (
    .Q(builder_count[13]),
    .D(n13406_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_13_s0.INIT=1'b0;
  DFFRE builder_count_12_s0 (
    .Q(builder_count[12]),
    .D(n13407_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_12_s0.INIT=1'b0;
  DFFRE builder_count_11_s0 (
    .Q(builder_count[11]),
    .D(n13408_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_11_s0.INIT=1'b0;
  DFFRE builder_count_10_s0 (
    .Q(builder_count[10]),
    .D(n13409_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_10_s0.INIT=1'b0;
  DFFSE builder_count_9_s0 (
    .Q(builder_count[9]),
    .D(n13410_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_9_s0.INIT=1'b1;
  DFFRE builder_count_8_s0 (
    .Q(builder_count[8]),
    .D(n13411_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_8_s0.INIT=1'b0;
  DFFRE builder_count_7_s0 (
    .Q(builder_count[7]),
    .D(n13412_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_7_s0.INIT=1'b0;
  DFFSE builder_count_6_s0 (
    .Q(builder_count[6]),
    .D(n13413_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .SET(n18638_4) 
);
defparam builder_count_6_s0.INIT=1'b1;
  DFFRE builder_count_5_s0 (
    .Q(builder_count[5]),
    .D(n13414_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_5_s0.INIT=1'b0;
  DFFRE builder_count_4_s0 (
    .Q(builder_count[4]),
    .D(n13415_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_4_s0.INIT=1'b0;
  DFFRE builder_count_3_s0 (
    .Q(builder_count[3]),
    .D(n13416_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_3_s0.INIT=1'b0;
  DFFRE builder_count_2_s0 (
    .Q(builder_count[2]),
    .D(n13417_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_2_s0.INIT=1'b0;
  DFFRE builder_count_1_s0 (
    .Q(builder_count[1]),
    .D(n13418_2),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_1_s0.INIT=1'b0;
  DFFRE builder_count_0_s0 (
    .Q(builder_count[0]),
    .D(n13419_7),
    .CLK(sys_clk),
    .CE(builder_count_19_8),
    .RESET(n18638_4) 
);
defparam builder_count_0_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_31_s0 (
    .Q(soclinux_bus_errors[31]),
    .D(n13494_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_31_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_30_s0 (
    .Q(soclinux_bus_errors[30]),
    .D(n13495_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_30_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_29_s0 (
    .Q(soclinux_bus_errors[29]),
    .D(n13496_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_29_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_28_s0 (
    .Q(soclinux_bus_errors[28]),
    .D(n13497_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_28_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_27_s0 (
    .Q(soclinux_bus_errors[27]),
    .D(n13498_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_27_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_26_s0 (
    .Q(soclinux_bus_errors[26]),
    .D(n13499_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_26_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_25_s0 (
    .Q(soclinux_bus_errors[25]),
    .D(n13500_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_25_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_24_s0 (
    .Q(soclinux_bus_errors[24]),
    .D(n13501_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_24_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_23_s0 (
    .Q(soclinux_bus_errors[23]),
    .D(n13502_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_23_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_22_s0 (
    .Q(soclinux_bus_errors[22]),
    .D(n13503_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_22_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_21_s0 (
    .Q(soclinux_bus_errors[21]),
    .D(n13504_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_21_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_20_s0 (
    .Q(soclinux_bus_errors[20]),
    .D(n13505_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_20_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_19_s0 (
    .Q(soclinux_bus_errors[19]),
    .D(n13506_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_19_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_18_s0 (
    .Q(soclinux_bus_errors[18]),
    .D(n13507_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_18_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_17_s0 (
    .Q(soclinux_bus_errors[17]),
    .D(n13508_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_17_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_16_s0 (
    .Q(soclinux_bus_errors[16]),
    .D(n13509_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_16_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_15_s0 (
    .Q(soclinux_bus_errors[15]),
    .D(n13510_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_15_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_14_s0 (
    .Q(soclinux_bus_errors[14]),
    .D(n13511_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_14_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_13_s0 (
    .Q(soclinux_bus_errors[13]),
    .D(n13512_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_13_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_12_s0 (
    .Q(soclinux_bus_errors[12]),
    .D(n13513_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_12_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_11_s0 (
    .Q(soclinux_bus_errors[11]),
    .D(n13514_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_11_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_10_s0 (
    .Q(soclinux_bus_errors[10]),
    .D(n13515_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_10_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_9_s0 (
    .Q(soclinux_bus_errors[9]),
    .D(n13516_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_9_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_8_s0 (
    .Q(soclinux_bus_errors[8]),
    .D(n13517_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_8_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_7_s0 (
    .Q(soclinux_bus_errors[7]),
    .D(n13518_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_7_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_6_s0 (
    .Q(soclinux_bus_errors[6]),
    .D(n13519_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_6_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_5_s0 (
    .Q(soclinux_bus_errors[5]),
    .D(n13520_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_5_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_4_s0 (
    .Q(soclinux_bus_errors[4]),
    .D(n13521_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_4_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_3_s0 (
    .Q(soclinux_bus_errors[3]),
    .D(n13522_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_3_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_2_s0 (
    .Q(soclinux_bus_errors[2]),
    .D(n13523_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_2_s0.INIT=1'b0;
  DFFRE soclinux_bus_errors_1_s0 (
    .Q(soclinux_bus_errors[1]),
    .D(n13524_1),
    .CLK(sys_clk),
    .CE(n25926_15),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_1_s0.INIT=1'b0;
  DFFR soclinux_soclinux_ram_bus_ack_s0 (
    .Q(soclinux_soclinux_ram_bus_ack),
    .D(n13593_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_soclinux_ram_bus_ack_s0.INIT=1'b0;
  DFFR soclinux_ram_bus_ram_bus_ack_s0 (
    .Q(soclinux_ram_bus_ram_bus_ack),
    .D(n13597_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_ram_bus_ram_bus_ack_s0.INIT=1'b0;
  DFFR soclinux_tx_phase_31_s0 (
    .Q(soclinux_tx_phase[31]),
    .D(n13599_8),
    .CLK(sys_clk),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_phase_31_s0.INIT=1'b0;
  DFFR soclinux_tx_phase_30_s0 (
    .Q(soclinux_tx_phase[30]),
    .D(n13600_8),
    .CLK(sys_clk),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_phase_30_s0.INIT=1'b0;
  DFFR soclinux_tx_phase_29_s0 (
    .Q(soclinux_tx_phase[29]),
    .D(n13601_8),
    .CLK(sys_clk),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_phase_29_s0.INIT=1'b0;
  DFFR soclinux_tx_tick_s0 (
    .Q(soclinux_tx_tick),
    .D(n13599_10),
    .CLK(sys_clk),
    .RESET(n17220_4) 
);
defparam soclinux_tx_tick_s0.INIT=1'b0;
  DFFRE soclinux_tx_count_2_s0 (
    .Q(soclinux_tx_count[2]),
    .D(n1490_5),
    .CLK(sys_clk),
    .CE(soclinux_serial_tx_rs232phytx_next_value_ce1),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_count_2_s0.INIT=1'b0;
  DFFSE serial_tx_s2 (
    .Q(serial_tx_d),
    .D(soclinux_serial_tx_rs232phytx_next_value1),
    .CLK(sys_clk),
    .CE(soclinux_serial_tx_rs232phytx_next_value_ce1),
    .SET(sys_rst) 
);
  DFFE soclinux_tx_data_7_s0 (
    .Q(soclinux_tx_data[7]),
    .D(soclinux_tx_data_rs232phytx_next_value2[7]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_7_s0.INIT=1'b0;
  DFFE soclinux_tx_data_6_s0 (
    .Q(soclinux_tx_data[6]),
    .D(soclinux_tx_data_rs232phytx_next_value2[6]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_6_s0.INIT=1'b0;
  DFFE soclinux_tx_data_5_s0 (
    .Q(soclinux_tx_data[5]),
    .D(soclinux_tx_data_rs232phytx_next_value2[5]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_5_s0.INIT=1'b0;
  DFFE soclinux_tx_data_4_s0 (
    .Q(soclinux_tx_data[4]),
    .D(soclinux_tx_data_rs232phytx_next_value2[4]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_4_s0.INIT=1'b0;
  DFFE soclinux_tx_data_3_s0 (
    .Q(soclinux_tx_data[3]),
    .D(soclinux_tx_data_rs232phytx_next_value2[3]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_3_s0.INIT=1'b0;
  DFFE soclinux_tx_data_2_s0 (
    .Q(soclinux_tx_data[2]),
    .D(soclinux_tx_data_rs232phytx_next_value2[2]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_2_s0.INIT=1'b0;
  DFFE soclinux_tx_data_1_s0 (
    .Q(soclinux_tx_data[1]),
    .D(soclinux_tx_data_rs232phytx_next_value2[1]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_1_s0.INIT=1'b0;
  DFFE soclinux_tx_data_0_s0 (
    .Q(soclinux_tx_data[0]),
    .D(soclinux_tx_data_rs232phytx_next_value2[0]),
    .CLK(sys_clk),
    .CE(n1495_3) 
);
defparam soclinux_tx_data_0_s0.INIT=1'b0;
  DFFR soclinux_rx_rx_d_s0 (
    .Q(soclinux_rx_rx_d),
    .D(builder_multiregimpl0_regs1),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_rx_rx_d_s0.INIT=1'b0;
  DFFR soclinux_rx_phase_30_s0 (
    .Q(soclinux_rx_phase[30]),
    .D(n13651_8),
    .CLK(sys_clk),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_phase_30_s0.INIT=1'b0;
  DFFR soclinux_rx_phase_29_s0 (
    .Q(soclinux_rx_phase[29]),
    .D(n13652_8),
    .CLK(sys_clk),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_phase_29_s0.INIT=1'b0;
  DFFR soclinux_rx_phase_28_s0 (
    .Q(soclinux_rx_phase[28]),
    .D(n13653_10),
    .CLK(sys_clk),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_phase_28_s0.INIT=1'b0;
  DFFR soclinux_rx_tick_s0 (
    .Q(soclinux_rx_tick),
    .D(n13650_8),
    .CLK(sys_clk),
    .RESET(n17221_4) 
);
defparam soclinux_rx_tick_s0.INIT=1'b0;
  DFFRE soclinux_rx_count_2_s0 (
    .Q(soclinux_rx_count[2]),
    .D(n1557_5),
    .CLK(sys_clk),
    .CE(soclinux_rx_count_rs232phyrx_next_value_ce0),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_count_2_s0.INIT=1'b0;
  DFFR soclinux_uart_tx_trigger_d_s0 (
    .Q(soclinux_uart_tx_trigger_d),
    .D(soclinux_uart_tx_fifo_syncfifo_writable),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_trigger_d_s0.INIT=1'b0;
  DFFR soclinux_uart_rx_trigger_d_s0 (
    .Q(soclinux_uart_rx_trigger_d),
    .D(soclinux_uart_rx_fifo_readable),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_trigger_d_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_produce_3_s0 (
    .Q(soclinux_uart_tx_fifo_produce[3]),
    .D(n13711_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_produce_2_s0 (
    .Q(soclinux_uart_tx_fifo_produce[2]),
    .D(n13712_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_produce_1_s0 (
    .Q(soclinux_uart_tx_fifo_produce[1]),
    .D(n13713_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_produce_0_s0 (
    .Q(soclinux_uart_tx_fifo_produce[0]),
    .D(n13714_6),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_consume_3_s0 (
    .Q(soclinux_uart_tx_fifo_consume[3]),
    .D(n13720_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_consume_2_s0 (
    .Q(soclinux_uart_tx_fifo_consume[2]),
    .D(n13721_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_consume_1_s0 (
    .Q(soclinux_uart_tx_fifo_consume[1]),
    .D(n13722_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_consume_0_s0 (
    .Q(soclinux_uart_tx_fifo_consume[0]),
    .D(n13723_6),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_produce_3_s0 (
    .Q(soclinux_uart_rx_fifo_produce[3]),
    .D(n13761_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_produce_2_s0 (
    .Q(soclinux_uart_rx_fifo_produce[2]),
    .D(n13762_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_produce_1_s0 (
    .Q(soclinux_uart_rx_fifo_produce[1]),
    .D(n13763_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_produce_0_s0 (
    .Q(soclinux_uart_rx_fifo_produce[0]),
    .D(n13764_6),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_consume_3_s0 (
    .Q(soclinux_uart_rx_fifo_consume[3]),
    .D(n13770_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_consume_2_s0 (
    .Q(soclinux_uart_rx_fifo_consume[2]),
    .D(n13771_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_consume_1_s0 (
    .Q(soclinux_uart_rx_fifo_consume[1]),
    .D(n13772_4),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_consume_0_s0 (
    .Q(soclinux_uart_rx_fifo_consume[0]),
    .D(n13773_6),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_consume_0_s0.INIT=1'b0;
  DFFR soclinux_timer_value_31_s0 (
    .Q(soclinux_timer_value[31]),
    .D(n13873_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_31_s0.INIT=1'b0;
  DFFR soclinux_timer_value_30_s0 (
    .Q(soclinux_timer_value[30]),
    .D(n13874_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_30_s0.INIT=1'b0;
  DFFR soclinux_timer_value_29_s0 (
    .Q(soclinux_timer_value[29]),
    .D(n13875_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_29_s0.INIT=1'b0;
  DFFR soclinux_timer_value_28_s0 (
    .Q(soclinux_timer_value[28]),
    .D(n13876_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_28_s0.INIT=1'b0;
  DFFR soclinux_timer_value_27_s0 (
    .Q(soclinux_timer_value[27]),
    .D(n13877_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_27_s0.INIT=1'b0;
  DFFR soclinux_timer_value_26_s0 (
    .Q(soclinux_timer_value[26]),
    .D(n13878_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_26_s0.INIT=1'b0;
  DFFR soclinux_timer_value_25_s0 (
    .Q(soclinux_timer_value[25]),
    .D(n13879_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_25_s0.INIT=1'b0;
  DFFR soclinux_timer_value_24_s0 (
    .Q(soclinux_timer_value[24]),
    .D(n13880_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_24_s0.INIT=1'b0;
  DFFR soclinux_timer_value_23_s0 (
    .Q(soclinux_timer_value[23]),
    .D(n13881_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_23_s0.INIT=1'b0;
  DFFR soclinux_timer_value_22_s0 (
    .Q(soclinux_timer_value[22]),
    .D(n13882_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_22_s0.INIT=1'b0;
  DFFR soclinux_timer_value_21_s0 (
    .Q(soclinux_timer_value[21]),
    .D(n13883_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_21_s0.INIT=1'b0;
  DFFR soclinux_timer_value_20_s0 (
    .Q(soclinux_timer_value[20]),
    .D(n13884_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_20_s0.INIT=1'b0;
  DFFR soclinux_timer_value_19_s0 (
    .Q(soclinux_timer_value[19]),
    .D(n13885_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_19_s0.INIT=1'b0;
  DFFR soclinux_timer_value_18_s0 (
    .Q(soclinux_timer_value[18]),
    .D(n13886_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_18_s0.INIT=1'b0;
  DFFR soclinux_timer_value_17_s0 (
    .Q(soclinux_timer_value[17]),
    .D(n13887_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_17_s0.INIT=1'b0;
  DFFR soclinux_timer_value_16_s0 (
    .Q(soclinux_timer_value[16]),
    .D(n13888_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_16_s0.INIT=1'b0;
  DFFR soclinux_timer_value_15_s0 (
    .Q(soclinux_timer_value[15]),
    .D(n13889_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_15_s0.INIT=1'b0;
  DFFR soclinux_timer_value_14_s0 (
    .Q(soclinux_timer_value[14]),
    .D(n13890_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_14_s0.INIT=1'b0;
  DFFR soclinux_timer_value_13_s0 (
    .Q(soclinux_timer_value[13]),
    .D(n13891_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_13_s0.INIT=1'b0;
  DFFR soclinux_timer_value_12_s0 (
    .Q(soclinux_timer_value[12]),
    .D(n13892_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_12_s0.INIT=1'b0;
  DFFR soclinux_timer_value_11_s0 (
    .Q(soclinux_timer_value[11]),
    .D(n13893_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_11_s0.INIT=1'b0;
  DFFR soclinux_timer_value_10_s0 (
    .Q(soclinux_timer_value[10]),
    .D(n13894_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_10_s0.INIT=1'b0;
  DFFR soclinux_timer_value_9_s0 (
    .Q(soclinux_timer_value[9]),
    .D(n13895_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_9_s0.INIT=1'b0;
  DFFR soclinux_timer_value_8_s0 (
    .Q(soclinux_timer_value[8]),
    .D(n13896_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_8_s0.INIT=1'b0;
  DFFR soclinux_timer_value_7_s0 (
    .Q(soclinux_timer_value[7]),
    .D(n13897_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_7_s0.INIT=1'b0;
  DFFR soclinux_timer_value_6_s0 (
    .Q(soclinux_timer_value[6]),
    .D(n13898_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_6_s0.INIT=1'b0;
  DFFR soclinux_timer_value_5_s0 (
    .Q(soclinux_timer_value[5]),
    .D(n13899_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_5_s0.INIT=1'b0;
  DFFR soclinux_timer_value_4_s0 (
    .Q(soclinux_timer_value[4]),
    .D(n13900_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_4_s0.INIT=1'b0;
  DFFR soclinux_timer_value_3_s0 (
    .Q(soclinux_timer_value[3]),
    .D(n13901_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_3_s0.INIT=1'b0;
  DFFR soclinux_timer_value_2_s0 (
    .Q(soclinux_timer_value[2]),
    .D(n13902_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_2_s0.INIT=1'b0;
  DFFR soclinux_timer_value_1_s0 (
    .Q(soclinux_timer_value[1]),
    .D(n13903_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_1_s0.INIT=1'b0;
  DFFR soclinux_timer_value_0_s0 (
    .Q(soclinux_timer_value[0]),
    .D(n13904_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_0_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_31_s0 (
    .Q(soclinux_timer_value_status[31]),
    .D(soclinux_timer_value[31]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_31_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_30_s0 (
    .Q(soclinux_timer_value_status[30]),
    .D(soclinux_timer_value[30]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_30_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_29_s0 (
    .Q(soclinux_timer_value_status[29]),
    .D(soclinux_timer_value[29]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_29_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_28_s0 (
    .Q(soclinux_timer_value_status[28]),
    .D(soclinux_timer_value[28]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_28_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_27_s0 (
    .Q(soclinux_timer_value_status[27]),
    .D(soclinux_timer_value[27]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_27_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_26_s0 (
    .Q(soclinux_timer_value_status[26]),
    .D(soclinux_timer_value[26]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_26_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_25_s0 (
    .Q(soclinux_timer_value_status[25]),
    .D(soclinux_timer_value[25]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_25_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_24_s0 (
    .Q(soclinux_timer_value_status[24]),
    .D(soclinux_timer_value[24]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_24_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_23_s0 (
    .Q(soclinux_timer_value_status[23]),
    .D(soclinux_timer_value[23]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_23_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_22_s0 (
    .Q(soclinux_timer_value_status[22]),
    .D(soclinux_timer_value[22]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_22_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_21_s0 (
    .Q(soclinux_timer_value_status[21]),
    .D(soclinux_timer_value[21]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_21_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_20_s0 (
    .Q(soclinux_timer_value_status[20]),
    .D(soclinux_timer_value[20]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_20_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_19_s0 (
    .Q(soclinux_timer_value_status[19]),
    .D(soclinux_timer_value[19]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_19_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_18_s0 (
    .Q(soclinux_timer_value_status[18]),
    .D(soclinux_timer_value[18]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_18_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_17_s0 (
    .Q(soclinux_timer_value_status[17]),
    .D(soclinux_timer_value[17]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_17_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_16_s0 (
    .Q(soclinux_timer_value_status[16]),
    .D(soclinux_timer_value[16]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_16_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_15_s0 (
    .Q(soclinux_timer_value_status[15]),
    .D(soclinux_timer_value[15]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_15_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_14_s0 (
    .Q(soclinux_timer_value_status[14]),
    .D(soclinux_timer_value[14]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_14_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_13_s0 (
    .Q(soclinux_timer_value_status[13]),
    .D(soclinux_timer_value[13]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_13_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_12_s0 (
    .Q(soclinux_timer_value_status[12]),
    .D(soclinux_timer_value[12]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_12_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_11_s0 (
    .Q(soclinux_timer_value_status[11]),
    .D(soclinux_timer_value[11]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_11_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_10_s0 (
    .Q(soclinux_timer_value_status[10]),
    .D(soclinux_timer_value[10]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_10_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_9_s0 (
    .Q(soclinux_timer_value_status[9]),
    .D(soclinux_timer_value[9]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_9_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_8_s0 (
    .Q(soclinux_timer_value_status[8]),
    .D(soclinux_timer_value[8]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_8_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_7_s0 (
    .Q(soclinux_timer_value_status[7]),
    .D(soclinux_timer_value[7]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_7_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_6_s0 (
    .Q(soclinux_timer_value_status[6]),
    .D(soclinux_timer_value[6]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_6_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_5_s0 (
    .Q(soclinux_timer_value_status[5]),
    .D(soclinux_timer_value[5]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_5_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_4_s0 (
    .Q(soclinux_timer_value_status[4]),
    .D(soclinux_timer_value[4]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_4_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_3_s0 (
    .Q(soclinux_timer_value_status[3]),
    .D(soclinux_timer_value[3]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_3_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_2_s0 (
    .Q(soclinux_timer_value_status[2]),
    .D(soclinux_timer_value[2]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_2_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_1_s0 (
    .Q(soclinux_timer_value_status[1]),
    .D(soclinux_timer_value[1]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_1_s0.INIT=1'b0;
  DFFRE soclinux_timer_value_status_0_s0 (
    .Q(soclinux_timer_value_status[0]),
    .D(soclinux_timer_value[0]),
    .CLK(sys_clk),
    .CE(soclinux_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_value_status_0_s0.INIT=1'b0;
  DFFR soclinux_timer_zero_trigger_d_s0 (
    .Q(soclinux_timer_zero_trigger_d),
    .D(soclinux_timer_zero_trigger),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_zero_trigger_d_s0.INIT=1'b0;
  DFFR gw2ddrphy_burstdet_d0_s0 (
    .Q(gw2ddrphy_burstdet_d0),
    .D(gw2ddrphy_burstdet0),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_burstdet_d0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dm_o_data_d0_7_s0 (
    .Q(gw2ddrphy_dm_o_data_d0[7]),
    .D(soclinux_sdram_master_p1_wrdata_mask[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dm_o_data_d0_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dm_o_data_muxed0_3_s0 (
    .Q(gw2ddrphy_dm_o_data_muxed0[3]),
    .D(n13957_5),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dm_o_data_muxed0_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d0_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d0[7]),
    .D(soclinux_sdram_master_p1_wrdata[48]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d0_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d0_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d0[6]),
    .D(soclinux_sdram_master_p1_wrdata[32]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d0_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d0_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d0[5]),
    .D(soclinux_sdram_master_p1_wrdata[16]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d0_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d0_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d0[4]),
    .D(soclinux_sdram_master_p1_wrdata[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d0_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed0_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed0[3]),
    .D(n13961_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed0_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed0_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed0[2]),
    .D(n13962_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed0_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed0_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed0[1]),
    .D(n13963_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed0_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed0_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed0[0]),
    .D(n13964_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed0_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d0_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d0[3]),
    .D(gw2ddrphy_bitslip0_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d0_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d0_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d0[2]),
    .D(gw2ddrphy_bitslip0_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d0_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d0_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d0[1]),
    .D(gw2ddrphy_bitslip0_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d0_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d0_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d0[0]),
    .D(gw2ddrphy_bitslip0_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d0_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d1_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d1[7]),
    .D(soclinux_sdram_master_p1_wrdata[49]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d1_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d1_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d1[6]),
    .D(soclinux_sdram_master_p1_wrdata[33]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d1_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d1_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d1[5]),
    .D(soclinux_sdram_master_p1_wrdata[17]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d1_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d1_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d1[4]),
    .D(soclinux_sdram_master_p1_wrdata[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d1_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed1_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed1[3]),
    .D(n13965_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed1_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed1_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed1[2]),
    .D(n13966_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed1_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed1_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed1[1]),
    .D(n13967_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed1_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed1_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed1[0]),
    .D(n13968_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed1_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d1_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d1[3]),
    .D(gw2ddrphy_bitslip1_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d1_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d1_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d1[2]),
    .D(gw2ddrphy_bitslip1_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d1_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d1_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d1[1]),
    .D(gw2ddrphy_bitslip1_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d1_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d1_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d1[0]),
    .D(gw2ddrphy_bitslip1_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d1_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d2_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d2[7]),
    .D(soclinux_sdram_master_p1_wrdata[50]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d2_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d2_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d2[6]),
    .D(soclinux_sdram_master_p1_wrdata[34]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d2_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d2_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d2[5]),
    .D(soclinux_sdram_master_p1_wrdata[18]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d2_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d2_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d2[4]),
    .D(soclinux_sdram_master_p1_wrdata[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d2_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed2_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed2[3]),
    .D(n13969_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed2_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed2_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed2[2]),
    .D(n13970_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed2_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed2_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed2[1]),
    .D(n13971_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed2_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed2_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed2[0]),
    .D(n13972_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed2_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d2_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d2[3]),
    .D(gw2ddrphy_bitslip2_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d2_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d2_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d2[2]),
    .D(gw2ddrphy_bitslip2_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d2_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d2_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d2[1]),
    .D(gw2ddrphy_bitslip2_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d2_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d2_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d2[0]),
    .D(gw2ddrphy_bitslip2_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d2_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d3_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d3[7]),
    .D(soclinux_sdram_master_p1_wrdata[51]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d3_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d3_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d3[6]),
    .D(soclinux_sdram_master_p1_wrdata[35]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d3_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d3_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d3[5]),
    .D(soclinux_sdram_master_p1_wrdata[19]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d3_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d3_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d3[4]),
    .D(soclinux_sdram_master_p1_wrdata[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d3_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed3_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed3[3]),
    .D(n13973_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed3_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed3_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed3[2]),
    .D(n13974_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed3_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed3_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed3[1]),
    .D(n13975_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed3_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed3_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed3[0]),
    .D(n13976_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed3_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d3_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d3[3]),
    .D(gw2ddrphy_bitslip3_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d3_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d3_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d3[2]),
    .D(gw2ddrphy_bitslip3_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d3_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d3_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d3[1]),
    .D(gw2ddrphy_bitslip3_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d3_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d3_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d3[0]),
    .D(gw2ddrphy_bitslip3_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d3_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d4_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d4[7]),
    .D(soclinux_sdram_master_p1_wrdata[52]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d4_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d4_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d4[6]),
    .D(soclinux_sdram_master_p1_wrdata[36]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d4_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d4_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d4[5]),
    .D(soclinux_sdram_master_p1_wrdata[20]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d4_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d4_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d4[4]),
    .D(soclinux_sdram_master_p1_wrdata[4]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d4_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed4_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed4[3]),
    .D(n13977_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed4_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed4_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed4[2]),
    .D(n13978_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed4_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed4_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed4[1]),
    .D(n13979_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed4_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed4_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed4[0]),
    .D(n13980_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed4_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d4_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d4[3]),
    .D(gw2ddrphy_bitslip4_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d4_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d4_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d4[2]),
    .D(gw2ddrphy_bitslip4_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d4_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d4_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d4[1]),
    .D(gw2ddrphy_bitslip4_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d4_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d4_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d4[0]),
    .D(gw2ddrphy_bitslip4_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d4_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d5_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d5[7]),
    .D(soclinux_sdram_master_p1_wrdata[53]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d5_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d5_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d5[6]),
    .D(soclinux_sdram_master_p1_wrdata[37]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d5_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d5_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d5[5]),
    .D(soclinux_sdram_master_p1_wrdata[21]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d5_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d5_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d5[4]),
    .D(soclinux_sdram_master_p1_wrdata[5]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d5_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed5_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed5[3]),
    .D(n13981_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed5_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed5_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed5[2]),
    .D(n13982_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed5_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed5_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed5[1]),
    .D(n13983_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed5_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed5_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed5[0]),
    .D(n13984_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed5_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d5_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d5[3]),
    .D(gw2ddrphy_bitslip5_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d5_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d5_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d5[2]),
    .D(gw2ddrphy_bitslip5_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d5_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d5_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d5[1]),
    .D(gw2ddrphy_bitslip5_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d5_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d5_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d5[0]),
    .D(gw2ddrphy_bitslip5_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d5_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d6_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d6[7]),
    .D(soclinux_sdram_master_p1_wrdata[54]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d6_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d6_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d6[6]),
    .D(soclinux_sdram_master_p1_wrdata[38]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d6_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d6_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d6[5]),
    .D(soclinux_sdram_master_p1_wrdata[22]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d6_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d6_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d6[4]),
    .D(soclinux_sdram_master_p1_wrdata[6]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d6_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed6_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed6[3]),
    .D(n13985_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed6_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed6_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed6[2]),
    .D(n13986_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed6_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed6_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed6[1]),
    .D(n13987_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed6_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed6_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed6[0]),
    .D(n13988_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed6_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d6_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d6[3]),
    .D(gw2ddrphy_bitslip6_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d6_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d6_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d6[2]),
    .D(gw2ddrphy_bitslip6_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d6_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d6_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d6[1]),
    .D(gw2ddrphy_bitslip6_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d6_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d6_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d6[0]),
    .D(gw2ddrphy_bitslip6_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d6_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d7_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d7[7]),
    .D(soclinux_sdram_master_p1_wrdata[55]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d7_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d7_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d7[6]),
    .D(soclinux_sdram_master_p1_wrdata[39]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d7_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d7_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d7[5]),
    .D(soclinux_sdram_master_p1_wrdata[23]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d7_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d7_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d7[4]),
    .D(soclinux_sdram_master_p1_wrdata[7]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d7_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed7_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed7[3]),
    .D(n13989_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed7_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed7_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed7[2]),
    .D(n13990_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed7_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed7_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed7[1]),
    .D(n13991_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed7_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed7_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed7[0]),
    .D(n13992_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed7_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d7_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d7[3]),
    .D(gw2ddrphy_bitslip7_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d7_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d7_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d7[2]),
    .D(gw2ddrphy_bitslip7_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d7_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d7_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d7[1]),
    .D(gw2ddrphy_bitslip7_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d7_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d7_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d7[0]),
    .D(gw2ddrphy_bitslip7_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d7_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_burstdet_d1_s0 (
    .Q(gw2ddrphy_burstdet_d1),
    .D(gw2ddrphy_burstdet1),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_burstdet_d1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d8_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d8[7]),
    .D(soclinux_sdram_master_p1_wrdata[56]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d8_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d8_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d8[6]),
    .D(soclinux_sdram_master_p1_wrdata[40]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d8_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d8_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d8[5]),
    .D(soclinux_sdram_master_p1_wrdata[24]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d8_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d8_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d8[4]),
    .D(soclinux_sdram_master_p1_wrdata[8]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d8_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed8_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed8[3]),
    .D(n14013_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed8_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed8_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed8[2]),
    .D(n14014_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed8_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed8_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed8[1]),
    .D(n14015_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed8_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed8_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed8[0]),
    .D(n14016_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed8_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d8_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d8[3]),
    .D(gw2ddrphy_bitslip8_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d8_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d8_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d8[2]),
    .D(gw2ddrphy_bitslip8_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d8_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d8_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d8[1]),
    .D(gw2ddrphy_bitslip8_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d8_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d8_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d8[0]),
    .D(gw2ddrphy_bitslip8_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d8_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d9_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d9[7]),
    .D(soclinux_sdram_master_p1_wrdata[57]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d9_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d9_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d9[6]),
    .D(soclinux_sdram_master_p1_wrdata[41]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d9_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d9_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d9[5]),
    .D(soclinux_sdram_master_p1_wrdata[25]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d9_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d9_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d9[4]),
    .D(soclinux_sdram_master_p1_wrdata[9]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d9_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed9_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed9[3]),
    .D(n14017_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed9_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed9_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed9[2]),
    .D(n14018_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed9_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed9_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed9[1]),
    .D(n14019_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed9_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed9_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed9[0]),
    .D(n14020_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed9_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d9_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d9[3]),
    .D(gw2ddrphy_bitslip9_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d9_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d9_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d9[2]),
    .D(gw2ddrphy_bitslip9_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d9_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d9_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d9[1]),
    .D(gw2ddrphy_bitslip9_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d9_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d9_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d9[0]),
    .D(gw2ddrphy_bitslip9_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d9_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d10_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d10[7]),
    .D(soclinux_sdram_master_p1_wrdata[58]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d10_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d10_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d10[6]),
    .D(soclinux_sdram_master_p1_wrdata[42]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d10_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d10_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d10[5]),
    .D(soclinux_sdram_master_p1_wrdata[26]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d10_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d10_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d10[4]),
    .D(soclinux_sdram_master_p1_wrdata[10]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d10_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed10_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed10[3]),
    .D(n14021_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed10_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed10_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed10[2]),
    .D(n14022_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed10_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed10_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed10[1]),
    .D(n14023_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed10_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed10_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed10[0]),
    .D(n14024_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed10_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d10_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d10[3]),
    .D(gw2ddrphy_bitslip10_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d10_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d10_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d10[2]),
    .D(gw2ddrphy_bitslip10_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d10_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d10_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d10[1]),
    .D(gw2ddrphy_bitslip10_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d10_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d10_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d10[0]),
    .D(gw2ddrphy_bitslip10_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d10_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d11_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d11[7]),
    .D(soclinux_sdram_master_p1_wrdata[59]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d11_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d11_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d11[6]),
    .D(soclinux_sdram_master_p1_wrdata[43]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d11_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d11_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d11[5]),
    .D(soclinux_sdram_master_p1_wrdata[27]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d11_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d11_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d11[4]),
    .D(soclinux_sdram_master_p1_wrdata[11]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d11_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed11_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed11[3]),
    .D(n14025_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed11_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed11_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed11[2]),
    .D(n14026_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed11_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed11_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed11[1]),
    .D(n14027_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed11_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed11_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed11[0]),
    .D(n14028_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed11_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d11_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d11[3]),
    .D(gw2ddrphy_bitslip11_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d11_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d11_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d11[2]),
    .D(gw2ddrphy_bitslip11_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d11_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d11_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d11[1]),
    .D(gw2ddrphy_bitslip11_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d11_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d11_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d11[0]),
    .D(gw2ddrphy_bitslip11_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d11_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d12_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d12[7]),
    .D(soclinux_sdram_master_p1_wrdata[60]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d12_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d12_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d12[6]),
    .D(soclinux_sdram_master_p1_wrdata[44]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d12_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d12_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d12[5]),
    .D(soclinux_sdram_master_p1_wrdata[28]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d12_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d12_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d12[4]),
    .D(soclinux_sdram_master_p1_wrdata[12]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d12_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed12_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed12[3]),
    .D(n14029_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed12_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed12_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed12[2]),
    .D(n14030_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed12_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed12_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed12[1]),
    .D(n14031_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed12_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed12_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed12[0]),
    .D(n14032_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed12_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d12_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d12[3]),
    .D(gw2ddrphy_bitslip12_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d12_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d12_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d12[2]),
    .D(gw2ddrphy_bitslip12_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d12_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d12_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d12[1]),
    .D(gw2ddrphy_bitslip12_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d12_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d12_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d12[0]),
    .D(gw2ddrphy_bitslip12_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d12_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d13_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d13[7]),
    .D(soclinux_sdram_master_p1_wrdata[61]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d13_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d13_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d13[6]),
    .D(soclinux_sdram_master_p1_wrdata[45]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d13_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d13_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d13[5]),
    .D(soclinux_sdram_master_p1_wrdata[29]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d13_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d13_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d13[4]),
    .D(soclinux_sdram_master_p1_wrdata[13]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d13_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed13_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed13[3]),
    .D(n14033_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed13_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed13_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed13[2]),
    .D(n14034_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed13_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed13_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed13[1]),
    .D(n14035_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed13_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed13_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed13[0]),
    .D(n14036_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed13_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d13_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d13[3]),
    .D(gw2ddrphy_bitslip13_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d13_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d13_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d13[2]),
    .D(gw2ddrphy_bitslip13_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d13_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d13_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d13[1]),
    .D(gw2ddrphy_bitslip13_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d13_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d13_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d13[0]),
    .D(gw2ddrphy_bitslip13_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d13_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d14_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d14[7]),
    .D(soclinux_sdram_master_p1_wrdata[62]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d14_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d14_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d14[6]),
    .D(soclinux_sdram_master_p1_wrdata[46]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d14_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d14_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d14[5]),
    .D(soclinux_sdram_master_p1_wrdata[30]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d14_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d14_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d14[4]),
    .D(soclinux_sdram_master_p1_wrdata[14]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d14_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed14_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed14[3]),
    .D(n14037_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed14_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed14_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed14[2]),
    .D(n14038_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed14_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed14_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed14[1]),
    .D(n14039_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed14_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed14_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed14[0]),
    .D(n14040_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed14_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d14_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d14[3]),
    .D(gw2ddrphy_bitslip14_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d14_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d14_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d14[2]),
    .D(gw2ddrphy_bitslip14_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d14_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d14_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d14[1]),
    .D(gw2ddrphy_bitslip14_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d14_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d14_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d14[0]),
    .D(gw2ddrphy_bitslip14_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d14_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d15_7_s0 (
    .Q(gw2ddrphy_dq_o_data_d15[7]),
    .D(soclinux_sdram_master_p1_wrdata[63]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d15_7_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d15_6_s0 (
    .Q(gw2ddrphy_dq_o_data_d15[6]),
    .D(soclinux_sdram_master_p1_wrdata[47]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d15_6_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d15_5_s0 (
    .Q(gw2ddrphy_dq_o_data_d15[5]),
    .D(soclinux_sdram_master_p1_wrdata[31]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d15_5_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_d15_4_s0 (
    .Q(gw2ddrphy_dq_o_data_d15[4]),
    .D(soclinux_sdram_master_p1_wrdata[15]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_d15_4_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed15_3_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed15[3]),
    .D(n14041_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed15_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed15_2_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed15[2]),
    .D(n14042_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed15_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed15_1_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed15[1]),
    .D(n14043_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed15_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_o_data_muxed15_0_s0 (
    .Q(gw2ddrphy_dq_o_data_muxed15[0]),
    .D(n14044_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_o_data_muxed15_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d15_3_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d15[3]),
    .D(gw2ddrphy_bitslip15_o[3]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d15_3_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d15_2_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d15[2]),
    .D(gw2ddrphy_bitslip15_o[2]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d15_2_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d15_1_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d15[1]),
    .D(gw2ddrphy_bitslip15_o[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d15_1_s0.INIT=1'b0;
  DFFR gw2ddrphy_dq_i_bitslip_o_d15_0_s0 (
    .Q(gw2ddrphy_dq_i_bitslip_o_d15[0]),
    .D(gw2ddrphy_bitslip15_o[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dq_i_bitslip_o_d15_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_7_s0 (
    .Q(gw2ddrphy_bitslip0_r[7]),
    .D(gw2ddrphy_bitslip0_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_6_s0 (
    .Q(gw2ddrphy_bitslip0_r[6]),
    .D(gw2ddrphy_bitslip0_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_5_s0 (
    .Q(gw2ddrphy_bitslip0_r[5]),
    .D(gw2ddrphy_bitslip0_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_4_s0 (
    .Q(gw2ddrphy_bitslip0_r[4]),
    .D(gw2ddrphy_bitslip0_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_3_s0 (
    .Q(gw2ddrphy_bitslip0_r[3]),
    .D(gw2ddrphy_bitslip0_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_2_s0 (
    .Q(gw2ddrphy_bitslip0_r[2]),
    .D(gw2ddrphy_bitslip0_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_1_s0 (
    .Q(gw2ddrphy_bitslip0_r[1]),
    .D(gw2ddrphy_bitslip0_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip0_r_0_s0 (
    .Q(gw2ddrphy_bitslip0_r[0]),
    .D(gw2ddrphy_bitslip0_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip0_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_7_s0 (
    .Q(gw2ddrphy_bitslip1_r[7]),
    .D(gw2ddrphy_bitslip1_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_6_s0 (
    .Q(gw2ddrphy_bitslip1_r[6]),
    .D(gw2ddrphy_bitslip1_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_5_s0 (
    .Q(gw2ddrphy_bitslip1_r[5]),
    .D(gw2ddrphy_bitslip1_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_4_s0 (
    .Q(gw2ddrphy_bitslip1_r[4]),
    .D(gw2ddrphy_bitslip1_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_3_s0 (
    .Q(gw2ddrphy_bitslip1_r[3]),
    .D(gw2ddrphy_bitslip1_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_2_s0 (
    .Q(gw2ddrphy_bitslip1_r[2]),
    .D(gw2ddrphy_bitslip1_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_1_s0 (
    .Q(gw2ddrphy_bitslip1_r[1]),
    .D(gw2ddrphy_bitslip1_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip1_r_0_s0 (
    .Q(gw2ddrphy_bitslip1_r[0]),
    .D(gw2ddrphy_bitslip1_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip1_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_7_s0 (
    .Q(gw2ddrphy_bitslip2_r[7]),
    .D(gw2ddrphy_bitslip2_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_6_s0 (
    .Q(gw2ddrphy_bitslip2_r[6]),
    .D(gw2ddrphy_bitslip2_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_5_s0 (
    .Q(gw2ddrphy_bitslip2_r[5]),
    .D(gw2ddrphy_bitslip2_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_4_s0 (
    .Q(gw2ddrphy_bitslip2_r[4]),
    .D(gw2ddrphy_bitslip2_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_3_s0 (
    .Q(gw2ddrphy_bitslip2_r[3]),
    .D(gw2ddrphy_bitslip2_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_2_s0 (
    .Q(gw2ddrphy_bitslip2_r[2]),
    .D(gw2ddrphy_bitslip2_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_1_s0 (
    .Q(gw2ddrphy_bitslip2_r[1]),
    .D(gw2ddrphy_bitslip2_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip2_r_0_s0 (
    .Q(gw2ddrphy_bitslip2_r[0]),
    .D(gw2ddrphy_bitslip2_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip2_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_7_s0 (
    .Q(gw2ddrphy_bitslip3_r[7]),
    .D(gw2ddrphy_bitslip3_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_6_s0 (
    .Q(gw2ddrphy_bitslip3_r[6]),
    .D(gw2ddrphy_bitslip3_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_5_s0 (
    .Q(gw2ddrphy_bitslip3_r[5]),
    .D(gw2ddrphy_bitslip3_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_4_s0 (
    .Q(gw2ddrphy_bitslip3_r[4]),
    .D(gw2ddrphy_bitslip3_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_3_s0 (
    .Q(gw2ddrphy_bitslip3_r[3]),
    .D(gw2ddrphy_bitslip3_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_2_s0 (
    .Q(gw2ddrphy_bitslip3_r[2]),
    .D(gw2ddrphy_bitslip3_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_1_s0 (
    .Q(gw2ddrphy_bitslip3_r[1]),
    .D(gw2ddrphy_bitslip3_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip3_r_0_s0 (
    .Q(gw2ddrphy_bitslip3_r[0]),
    .D(gw2ddrphy_bitslip3_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip3_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_7_s0 (
    .Q(gw2ddrphy_bitslip4_r[7]),
    .D(gw2ddrphy_bitslip4_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_6_s0 (
    .Q(gw2ddrphy_bitslip4_r[6]),
    .D(gw2ddrphy_bitslip4_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_5_s0 (
    .Q(gw2ddrphy_bitslip4_r[5]),
    .D(gw2ddrphy_bitslip4_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_4_s0 (
    .Q(gw2ddrphy_bitslip4_r[4]),
    .D(gw2ddrphy_bitslip4_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_3_s0 (
    .Q(gw2ddrphy_bitslip4_r[3]),
    .D(gw2ddrphy_bitslip4_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_2_s0 (
    .Q(gw2ddrphy_bitslip4_r[2]),
    .D(gw2ddrphy_bitslip4_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_1_s0 (
    .Q(gw2ddrphy_bitslip4_r[1]),
    .D(gw2ddrphy_bitslip4_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip4_r_0_s0 (
    .Q(gw2ddrphy_bitslip4_r[0]),
    .D(gw2ddrphy_bitslip4_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip4_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_7_s0 (
    .Q(gw2ddrphy_bitslip5_r[7]),
    .D(gw2ddrphy_bitslip5_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_6_s0 (
    .Q(gw2ddrphy_bitslip5_r[6]),
    .D(gw2ddrphy_bitslip5_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_5_s0 (
    .Q(gw2ddrphy_bitslip5_r[5]),
    .D(gw2ddrphy_bitslip5_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_4_s0 (
    .Q(gw2ddrphy_bitslip5_r[4]),
    .D(gw2ddrphy_bitslip5_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_3_s0 (
    .Q(gw2ddrphy_bitslip5_r[3]),
    .D(gw2ddrphy_bitslip5_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_2_s0 (
    .Q(gw2ddrphy_bitslip5_r[2]),
    .D(gw2ddrphy_bitslip5_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_1_s0 (
    .Q(gw2ddrphy_bitslip5_r[1]),
    .D(gw2ddrphy_bitslip5_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip5_r_0_s0 (
    .Q(gw2ddrphy_bitslip5_r[0]),
    .D(gw2ddrphy_bitslip5_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip5_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_7_s0 (
    .Q(gw2ddrphy_bitslip6_r[7]),
    .D(gw2ddrphy_bitslip6_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_6_s0 (
    .Q(gw2ddrphy_bitslip6_r[6]),
    .D(gw2ddrphy_bitslip6_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_5_s0 (
    .Q(gw2ddrphy_bitslip6_r[5]),
    .D(gw2ddrphy_bitslip6_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_4_s0 (
    .Q(gw2ddrphy_bitslip6_r[4]),
    .D(gw2ddrphy_bitslip6_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_3_s0 (
    .Q(gw2ddrphy_bitslip6_r[3]),
    .D(gw2ddrphy_bitslip6_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_2_s0 (
    .Q(gw2ddrphy_bitslip6_r[2]),
    .D(gw2ddrphy_bitslip6_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_1_s0 (
    .Q(gw2ddrphy_bitslip6_r[1]),
    .D(gw2ddrphy_bitslip6_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip6_r_0_s0 (
    .Q(gw2ddrphy_bitslip6_r[0]),
    .D(gw2ddrphy_bitslip6_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip6_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_7_s0 (
    .Q(gw2ddrphy_bitslip7_r[7]),
    .D(gw2ddrphy_bitslip7_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_6_s0 (
    .Q(gw2ddrphy_bitslip7_r[6]),
    .D(gw2ddrphy_bitslip7_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_5_s0 (
    .Q(gw2ddrphy_bitslip7_r[5]),
    .D(gw2ddrphy_bitslip7_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_4_s0 (
    .Q(gw2ddrphy_bitslip7_r[4]),
    .D(gw2ddrphy_bitslip7_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_3_s0 (
    .Q(gw2ddrphy_bitslip7_r[3]),
    .D(gw2ddrphy_bitslip7_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_2_s0 (
    .Q(gw2ddrphy_bitslip7_r[2]),
    .D(gw2ddrphy_bitslip7_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_1_s0 (
    .Q(gw2ddrphy_bitslip7_r[1]),
    .D(gw2ddrphy_bitslip7_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip7_r_0_s0 (
    .Q(gw2ddrphy_bitslip7_r[0]),
    .D(gw2ddrphy_bitslip7_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip7_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_7_s0 (
    .Q(gw2ddrphy_bitslip8_r[7]),
    .D(gw2ddrphy_bitslip8_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_6_s0 (
    .Q(gw2ddrphy_bitslip8_r[6]),
    .D(gw2ddrphy_bitslip8_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_5_s0 (
    .Q(gw2ddrphy_bitslip8_r[5]),
    .D(gw2ddrphy_bitslip8_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_4_s0 (
    .Q(gw2ddrphy_bitslip8_r[4]),
    .D(gw2ddrphy_bitslip8_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_3_s0 (
    .Q(gw2ddrphy_bitslip8_r[3]),
    .D(gw2ddrphy_bitslip8_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_2_s0 (
    .Q(gw2ddrphy_bitslip8_r[2]),
    .D(gw2ddrphy_bitslip8_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_1_s0 (
    .Q(gw2ddrphy_bitslip8_r[1]),
    .D(gw2ddrphy_bitslip8_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip8_r_0_s0 (
    .Q(gw2ddrphy_bitslip8_r[0]),
    .D(gw2ddrphy_bitslip8_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip8_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_7_s0 (
    .Q(gw2ddrphy_bitslip9_r[7]),
    .D(gw2ddrphy_bitslip9_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_6_s0 (
    .Q(gw2ddrphy_bitslip9_r[6]),
    .D(gw2ddrphy_bitslip9_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_5_s0 (
    .Q(gw2ddrphy_bitslip9_r[5]),
    .D(gw2ddrphy_bitslip9_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_4_s0 (
    .Q(gw2ddrphy_bitslip9_r[4]),
    .D(gw2ddrphy_bitslip9_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_3_s0 (
    .Q(gw2ddrphy_bitslip9_r[3]),
    .D(gw2ddrphy_bitslip9_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_2_s0 (
    .Q(gw2ddrphy_bitslip9_r[2]),
    .D(gw2ddrphy_bitslip9_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_1_s0 (
    .Q(gw2ddrphy_bitslip9_r[1]),
    .D(gw2ddrphy_bitslip9_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip9_r_0_s0 (
    .Q(gw2ddrphy_bitslip9_r[0]),
    .D(gw2ddrphy_bitslip9_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip9_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_7_s0 (
    .Q(gw2ddrphy_bitslip10_r[7]),
    .D(gw2ddrphy_bitslip10_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_6_s0 (
    .Q(gw2ddrphy_bitslip10_r[6]),
    .D(gw2ddrphy_bitslip10_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_5_s0 (
    .Q(gw2ddrphy_bitslip10_r[5]),
    .D(gw2ddrphy_bitslip10_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_4_s0 (
    .Q(gw2ddrphy_bitslip10_r[4]),
    .D(gw2ddrphy_bitslip10_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_3_s0 (
    .Q(gw2ddrphy_bitslip10_r[3]),
    .D(gw2ddrphy_bitslip10_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_2_s0 (
    .Q(gw2ddrphy_bitslip10_r[2]),
    .D(gw2ddrphy_bitslip10_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_1_s0 (
    .Q(gw2ddrphy_bitslip10_r[1]),
    .D(gw2ddrphy_bitslip10_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip10_r_0_s0 (
    .Q(gw2ddrphy_bitslip10_r[0]),
    .D(gw2ddrphy_bitslip10_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip10_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_7_s0 (
    .Q(gw2ddrphy_bitslip11_r[7]),
    .D(gw2ddrphy_bitslip11_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_6_s0 (
    .Q(gw2ddrphy_bitslip11_r[6]),
    .D(gw2ddrphy_bitslip11_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_5_s0 (
    .Q(gw2ddrphy_bitslip11_r[5]),
    .D(gw2ddrphy_bitslip11_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_4_s0 (
    .Q(gw2ddrphy_bitslip11_r[4]),
    .D(gw2ddrphy_bitslip11_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_3_s0 (
    .Q(gw2ddrphy_bitslip11_r[3]),
    .D(gw2ddrphy_bitslip11_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_2_s0 (
    .Q(gw2ddrphy_bitslip11_r[2]),
    .D(gw2ddrphy_bitslip11_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_1_s0 (
    .Q(gw2ddrphy_bitslip11_r[1]),
    .D(gw2ddrphy_bitslip11_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip11_r_0_s0 (
    .Q(gw2ddrphy_bitslip11_r[0]),
    .D(gw2ddrphy_bitslip11_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip11_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_7_s0 (
    .Q(gw2ddrphy_bitslip12_r[7]),
    .D(gw2ddrphy_bitslip12_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_6_s0 (
    .Q(gw2ddrphy_bitslip12_r[6]),
    .D(gw2ddrphy_bitslip12_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_5_s0 (
    .Q(gw2ddrphy_bitslip12_r[5]),
    .D(gw2ddrphy_bitslip12_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_4_s0 (
    .Q(gw2ddrphy_bitslip12_r[4]),
    .D(gw2ddrphy_bitslip12_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_3_s0 (
    .Q(gw2ddrphy_bitslip12_r[3]),
    .D(gw2ddrphy_bitslip12_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_2_s0 (
    .Q(gw2ddrphy_bitslip12_r[2]),
    .D(gw2ddrphy_bitslip12_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_1_s0 (
    .Q(gw2ddrphy_bitslip12_r[1]),
    .D(gw2ddrphy_bitslip12_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip12_r_0_s0 (
    .Q(gw2ddrphy_bitslip12_r[0]),
    .D(gw2ddrphy_bitslip12_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip12_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_7_s0 (
    .Q(gw2ddrphy_bitslip13_r[7]),
    .D(gw2ddrphy_bitslip13_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_6_s0 (
    .Q(gw2ddrphy_bitslip13_r[6]),
    .D(gw2ddrphy_bitslip13_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_5_s0 (
    .Q(gw2ddrphy_bitslip13_r[5]),
    .D(gw2ddrphy_bitslip13_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_4_s0 (
    .Q(gw2ddrphy_bitslip13_r[4]),
    .D(gw2ddrphy_bitslip13_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_3_s0 (
    .Q(gw2ddrphy_bitslip13_r[3]),
    .D(gw2ddrphy_bitslip13_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_2_s0 (
    .Q(gw2ddrphy_bitslip13_r[2]),
    .D(gw2ddrphy_bitslip13_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_1_s0 (
    .Q(gw2ddrphy_bitslip13_r[1]),
    .D(gw2ddrphy_bitslip13_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip13_r_0_s0 (
    .Q(gw2ddrphy_bitslip13_r[0]),
    .D(gw2ddrphy_bitslip13_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip13_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_7_s0 (
    .Q(gw2ddrphy_bitslip14_r[7]),
    .D(gw2ddrphy_bitslip14_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_6_s0 (
    .Q(gw2ddrphy_bitslip14_r[6]),
    .D(gw2ddrphy_bitslip14_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_5_s0 (
    .Q(gw2ddrphy_bitslip14_r[5]),
    .D(gw2ddrphy_bitslip14_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_4_s0 (
    .Q(gw2ddrphy_bitslip14_r[4]),
    .D(gw2ddrphy_bitslip14_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_3_s0 (
    .Q(gw2ddrphy_bitslip14_r[3]),
    .D(gw2ddrphy_bitslip14_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_2_s0 (
    .Q(gw2ddrphy_bitslip14_r[2]),
    .D(gw2ddrphy_bitslip14_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_1_s0 (
    .Q(gw2ddrphy_bitslip14_r[1]),
    .D(gw2ddrphy_bitslip14_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip14_r_0_s0 (
    .Q(gw2ddrphy_bitslip14_r[0]),
    .D(gw2ddrphy_bitslip14_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip14_r_0_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_7_s0 (
    .Q(gw2ddrphy_bitslip15_r[7]),
    .D(gw2ddrphy_bitslip15_i[3]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_7_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_6_s0 (
    .Q(gw2ddrphy_bitslip15_r[6]),
    .D(gw2ddrphy_bitslip15_i[2]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_6_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_5_s0 (
    .Q(gw2ddrphy_bitslip15_r[5]),
    .D(gw2ddrphy_bitslip15_i[1]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_5_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_4_s0 (
    .Q(gw2ddrphy_bitslip15_r[4]),
    .D(gw2ddrphy_bitslip15_i[0]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_4_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_3_s0 (
    .Q(gw2ddrphy_bitslip15_r[3]),
    .D(gw2ddrphy_bitslip15_r[7]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_3_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_2_s0 (
    .Q(gw2ddrphy_bitslip15_r[2]),
    .D(gw2ddrphy_bitslip15_r[6]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_2_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_1_s0 (
    .Q(gw2ddrphy_bitslip15_r[1]),
    .D(gw2ddrphy_bitslip15_r[5]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_1_s0.INIT=1'b0;
  DFF gw2ddrphy_bitslip15_r_0_s0 (
    .Q(gw2ddrphy_bitslip15_r[0]),
    .D(gw2ddrphy_bitslip15_r[4]),
    .CLK(sys_clk) 
);
defparam gw2ddrphy_bitslip15_r_0_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline0_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline0),
    .D(n14189_9),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline0_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline1_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline1),
    .D(gw2ddrphy_rddata_en_tappeddelayline0),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline1_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline2_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline2),
    .D(gw2ddrphy_rddata_en_tappeddelayline1),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline2_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline3_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline3),
    .D(gw2ddrphy_rddata_en_tappeddelayline2),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline3_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline4_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline4),
    .D(gw2ddrphy_rddata_en_tappeddelayline3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline4_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline5_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline5),
    .D(gw2ddrphy_rddata_en_tappeddelayline4),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline5_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline6_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline6),
    .D(gw2ddrphy_rddata_en_tappeddelayline5),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline6_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline7_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline7),
    .D(gw2ddrphy_rddata_en_tappeddelayline6),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline7_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline8_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline8),
    .D(gw2ddrphy_rddata_en_tappeddelayline7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline8_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline9_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline9),
    .D(gw2ddrphy_rddata_en_tappeddelayline8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline9_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline10_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline10),
    .D(gw2ddrphy_rddata_en_tappeddelayline9),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline10_s0.INIT=1'b0;
  DFFR gw2ddrphy_rddata_en_tappeddelayline11_s0 (
    .Q(gw2ddrphy_rddata_en_tappeddelayline11),
    .D(gw2ddrphy_rddata_en_tappeddelayline10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rddata_en_tappeddelayline11_s0.INIT=1'b0;
  DFFR gw2ddrphy_wrdata_en_tappeddelayline0_s0 (
    .Q(gw2ddrphy_wrdata_en_tappeddelayline0),
    .D(n14190_6),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_wrdata_en_tappeddelayline0_s0.INIT=1'b0;
  DFFR gw2ddrphy_wrdata_en_tappeddelayline1_s0 (
    .Q(gw2ddrphy_wrdata_en_tappeddelayline1),
    .D(gw2ddrphy_wrdata_en_tappeddelayline0),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_wrdata_en_tappeddelayline1_s0.INIT=1'b0;
  DFFR gw2ddrphy_wrdata_en_tappeddelayline2_s0 (
    .Q(gw2ddrphy_wrdata_en_tappeddelayline2),
    .D(gw2ddrphy_wrdata_en_tappeddelayline1),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_wrdata_en_tappeddelayline2_s0.INIT=1'b0;
  DFFR gw2ddrphy_wrdata_en_tappeddelayline3_s0 (
    .Q(gw2ddrphy_wrdata_en_tappeddelayline3),
    .D(gw2ddrphy_wrdata_en_tappeddelayline2),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_wrdata_en_tappeddelayline3_s0.INIT=1'b0;
  DFFR gw2ddrphy_wrdata_en_tappeddelayline4_s0 (
    .Q(gw2ddrphy_wrdata_en_tappeddelayline4),
    .D(gw2ddrphy_wrdata_en_tappeddelayline3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_wrdata_en_tappeddelayline4_s0.INIT=1'b0;
  DFFS soclinux_sdram_timer_count1_8_s0 (
    .Q(soclinux_sdram_timer_count1[8]),
    .D(n14322_2),
    .CLK(sys_clk),
    .SET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_8_s0.INIT=1'b1;
  DFFR soclinux_sdram_timer_count1_7_s0 (
    .Q(soclinux_sdram_timer_count1[7]),
    .D(n14323_2),
    .CLK(sys_clk),
    .RESET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_7_s0.INIT=1'b0;
  DFFS soclinux_sdram_timer_count1_6_s0 (
    .Q(soclinux_sdram_timer_count1[6]),
    .D(n14324_2),
    .CLK(sys_clk),
    .SET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_6_s0.INIT=1'b1;
  DFFS soclinux_sdram_timer_count1_5_s0 (
    .Q(soclinux_sdram_timer_count1[5]),
    .D(n14325_2),
    .CLK(sys_clk),
    .SET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_5_s0.INIT=1'b1;
  DFFS soclinux_sdram_timer_count1_4_s0 (
    .Q(soclinux_sdram_timer_count1[4]),
    .D(n14326_2),
    .CLK(sys_clk),
    .SET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_4_s0.INIT=1'b1;
  DFFR soclinux_sdram_timer_count1_3_s0 (
    .Q(soclinux_sdram_timer_count1[3]),
    .D(n14327_2),
    .CLK(sys_clk),
    .RESET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_3_s0.INIT=1'b0;
  DFFS soclinux_sdram_timer_count1_2_s0 (
    .Q(soclinux_sdram_timer_count1[2]),
    .D(n14328_2),
    .CLK(sys_clk),
    .SET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_2_s0.INIT=1'b1;
  DFFS soclinux_sdram_timer_count1_1_s0 (
    .Q(soclinux_sdram_timer_count1[1]),
    .D(n14329_2),
    .CLK(sys_clk),
    .SET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_1_s0.INIT=1'b1;
  DFFR soclinux_sdram_timer_count1_0_s0 (
    .Q(soclinux_sdram_timer_count1[0]),
    .D(n14330_7),
    .CLK(sys_clk),
    .RESET(n17959_4) 
);
defparam soclinux_sdram_timer_count1_0_s0.INIT=1'b0;
  DFFR soclinux_sdram_postponer_req_o_s0 (
    .Q(soclinux_sdram_postponer_req_o),
    .D(VCC),
    .CLK(sys_clk),
    .RESET(n17968_5) 
);
defparam soclinux_sdram_postponer_req_o_s0.INIT=1'b0;
  DFFR soclinux_sdram_cmd_payload_a_10_s0 (
    .Q(soclinux_sdram_cmd_payload_a[10]),
    .D(n14461_9),
    .CLK(sys_clk),
    .RESET(n26432_3) 
);
defparam soclinux_sdram_cmd_payload_a_10_s0.INIT=1'b0;
  DFFR soclinux_sdram_cmd_payload_cas_s0 (
    .Q(soclinux_sdram_cmd_payload_cas),
    .D(n14358_4),
    .CLK(sys_clk),
    .RESET(n26433_3) 
);
defparam soclinux_sdram_cmd_payload_cas_s0.INIT=1'b0;
  DFFR soclinux_sdram_cmd_payload_we_s0 (
    .Q(soclinux_sdram_cmd_payload_we),
    .D(n14470_5),
    .CLK(sys_clk),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_cmd_payload_we_s0.INIT=1'b0;
  DFFR soclinux_sdram_sequencer_done1_s0 (
    .Q(soclinux_sdram_sequencer_done1),
    .D(n14373_4),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_sequencer_done1_s0.INIT=1'b0;
  DFFS soclinux_sdram_zqcs_timer_count1_25_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[25]),
    .D(n14407_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_25_s0.INIT=1'b1;
  DFFR soclinux_sdram_zqcs_timer_count1_24_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[24]),
    .D(n14408_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_24_s0.INIT=1'b0;
  DFFS soclinux_sdram_zqcs_timer_count1_23_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[23]),
    .D(n14409_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_23_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_22_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[22]),
    .D(n14410_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_22_s0.INIT=1'b1;
  DFFR soclinux_sdram_zqcs_timer_count1_21_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[21]),
    .D(n14411_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_21_s0.INIT=1'b0;
  DFFS soclinux_sdram_zqcs_timer_count1_20_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[20]),
    .D(n14412_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_20_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_19_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[19]),
    .D(n14413_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_19_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_18_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[18]),
    .D(n14414_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_18_s0.INIT=1'b1;
  DFFR soclinux_sdram_zqcs_timer_count1_17_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[17]),
    .D(n14415_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_17_s0.INIT=1'b0;
  DFFR soclinux_sdram_zqcs_timer_count1_16_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[16]),
    .D(n14416_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_16_s0.INIT=1'b0;
  DFFR soclinux_sdram_zqcs_timer_count1_15_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[15]),
    .D(n14417_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_15_s0.INIT=1'b0;
  DFFS soclinux_sdram_zqcs_timer_count1_14_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[14]),
    .D(n14418_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_14_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_13_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[13]),
    .D(n14419_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_13_s0.INIT=1'b1;
  DFFR soclinux_sdram_zqcs_timer_count1_12_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[12]),
    .D(n14420_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_12_s0.INIT=1'b0;
  DFFS soclinux_sdram_zqcs_timer_count1_11_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[11]),
    .D(n14421_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_11_s0.INIT=1'b1;
  DFFR soclinux_sdram_zqcs_timer_count1_10_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[10]),
    .D(n14422_2),
    .CLK(sys_clk),
    .RESET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_10_s0.INIT=1'b0;
  DFFS soclinux_sdram_zqcs_timer_count1_9_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[9]),
    .D(n14423_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_9_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_8_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[8]),
    .D(n14424_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_8_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_7_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[7]),
    .D(n14425_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_7_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_6_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[6]),
    .D(n14426_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_6_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_5_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[5]),
    .D(n14427_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_5_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_4_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[4]),
    .D(n14428_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_4_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_3_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[3]),
    .D(n14429_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_3_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_2_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[2]),
    .D(n14430_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_2_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_1_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[1]),
    .D(n14431_2),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_1_s0.INIT=1'b1;
  DFFS soclinux_sdram_zqcs_timer_count1_0_s0 (
    .Q(soclinux_sdram_zqcs_timer_count1[0]),
    .D(n14432_7),
    .CLK(sys_clk),
    .SET(n17979_6) 
);
defparam soclinux_sdram_zqcs_timer_count1_0_s0.INIT=1'b1;
  DFFR soclinux_sdram_zqcs_executer_done_s0 (
    .Q(soclinux_sdram_zqcs_executer_done),
    .D(n14481_4),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_zqcs_executer_done_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine0_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(n26522_3) 
);
defparam soclinux_sdram_bankmachine0_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_12_s0 (
    .Q(soclinux_sdram_bankmachine0_row[12]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_11_s0 (
    .Q(soclinux_sdram_bankmachine0_row[11]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_10_s0 (
    .Q(soclinux_sdram_bankmachine0_row[10]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_9_s0 (
    .Q(soclinux_sdram_bankmachine0_row[9]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_8_s0 (
    .Q(soclinux_sdram_bankmachine0_row[8]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_7_s0 (
    .Q(soclinux_sdram_bankmachine0_row[7]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_6_s0 (
    .Q(soclinux_sdram_bankmachine0_row[6]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_5_s0 (
    .Q(soclinux_sdram_bankmachine0_row[5]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_4_s0 (
    .Q(soclinux_sdram_bankmachine0_row[4]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_3_s0 (
    .Q(soclinux_sdram_bankmachine0_row[3]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_2_s0 (
    .Q(soclinux_sdram_bankmachine0_row[2]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_1_s0 (
    .Q(soclinux_sdram_bankmachine0_row[1]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_row_0_s0 (
    .Q(soclinux_sdram_bankmachine0_row[0]),
    .D(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine0_produce[2]),
    .D(n14538_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine0_produce[1]),
    .D(n14539_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine0_consume[2]),
    .D(n14545_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine0_syncfifo0_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine0_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine0_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n25992_3),
    .RESET(n26523_3) 
);
defparam soclinux_sdram_bankmachine0_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine0_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n25993_3),
    .RESET(n26525_8) 
);
defparam soclinux_sdram_bankmachine0_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine0_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n25994_3),
    .RESET(n26525_8) 
);
defparam soclinux_sdram_bankmachine0_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine1_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(n26529_3) 
);
defparam soclinux_sdram_bankmachine1_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_12_s0 (
    .Q(soclinux_sdram_bankmachine1_row[12]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_11_s0 (
    .Q(soclinux_sdram_bankmachine1_row[11]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_10_s0 (
    .Q(soclinux_sdram_bankmachine1_row[10]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_9_s0 (
    .Q(soclinux_sdram_bankmachine1_row[9]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_8_s0 (
    .Q(soclinux_sdram_bankmachine1_row[8]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_7_s0 (
    .Q(soclinux_sdram_bankmachine1_row[7]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_6_s0 (
    .Q(soclinux_sdram_bankmachine1_row[6]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_5_s0 (
    .Q(soclinux_sdram_bankmachine1_row[5]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_4_s0 (
    .Q(soclinux_sdram_bankmachine1_row[4]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_3_s0 (
    .Q(soclinux_sdram_bankmachine1_row[3]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_2_s0 (
    .Q(soclinux_sdram_bankmachine1_row[2]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_1_s0 (
    .Q(soclinux_sdram_bankmachine1_row[1]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_row_0_s0 (
    .Q(soclinux_sdram_bankmachine1_row[0]),
    .D(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine1_produce[2]),
    .D(n14673_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine1_produce[1]),
    .D(n14674_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_produce_0_s0 (
    .Q(soclinux_sdram_bankmachine1_produce[0]),
    .D(n14675_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine1_consume[2]),
    .D(n14680_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine1_syncfifo1_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine1_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine1_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26021_3),
    .RESET(n26530_5) 
);
defparam soclinux_sdram_bankmachine1_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine1_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26022_3),
    .RESET(n26532_6) 
);
defparam soclinux_sdram_bankmachine1_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine1_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26023_3),
    .RESET(n26532_6) 
);
defparam soclinux_sdram_bankmachine1_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine2_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(n26536_3) 
);
defparam soclinux_sdram_bankmachine2_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_12_s0 (
    .Q(soclinux_sdram_bankmachine2_row[12]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_11_s0 (
    .Q(soclinux_sdram_bankmachine2_row[11]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_10_s0 (
    .Q(soclinux_sdram_bankmachine2_row[10]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_9_s0 (
    .Q(soclinux_sdram_bankmachine2_row[9]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_8_s0 (
    .Q(soclinux_sdram_bankmachine2_row[8]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_7_s0 (
    .Q(soclinux_sdram_bankmachine2_row[7]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_6_s0 (
    .Q(soclinux_sdram_bankmachine2_row[6]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_5_s0 (
    .Q(soclinux_sdram_bankmachine2_row[5]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_4_s0 (
    .Q(soclinux_sdram_bankmachine2_row[4]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_3_s0 (
    .Q(soclinux_sdram_bankmachine2_row[3]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_2_s0 (
    .Q(soclinux_sdram_bankmachine2_row[2]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_1_s0 (
    .Q(soclinux_sdram_bankmachine2_row[1]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_row_0_s0 (
    .Q(soclinux_sdram_bankmachine2_row[0]),
    .D(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine2_produce[2]),
    .D(n14808_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine2_produce[1]),
    .D(n14809_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_produce_0_s0 (
    .Q(soclinux_sdram_bankmachine2_produce[0]),
    .D(n14810_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine2_consume[2]),
    .D(n14815_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_consume_1_s0 (
    .Q(soclinux_sdram_bankmachine2_consume[1]),
    .D(n14816_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_consume_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_consume_0_s0 (
    .Q(soclinux_sdram_bankmachine2_consume[0]),
    .D(n14817_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_consume_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine2_syncfifo2_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine2_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine2_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26050_3),
    .RESET(n26537_3) 
);
defparam soclinux_sdram_bankmachine2_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine2_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26051_3),
    .RESET(n26539_3) 
);
defparam soclinux_sdram_bankmachine2_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine2_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26052_3),
    .RESET(n26539_3) 
);
defparam soclinux_sdram_bankmachine2_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine3_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(n26543_3) 
);
defparam soclinux_sdram_bankmachine3_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_12_s0 (
    .Q(soclinux_sdram_bankmachine3_row[12]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_11_s0 (
    .Q(soclinux_sdram_bankmachine3_row[11]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_10_s0 (
    .Q(soclinux_sdram_bankmachine3_row[10]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_9_s0 (
    .Q(soclinux_sdram_bankmachine3_row[9]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_8_s0 (
    .Q(soclinux_sdram_bankmachine3_row[8]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_7_s0 (
    .Q(soclinux_sdram_bankmachine3_row[7]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_6_s0 (
    .Q(soclinux_sdram_bankmachine3_row[6]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_5_s0 (
    .Q(soclinux_sdram_bankmachine3_row[5]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_4_s0 (
    .Q(soclinux_sdram_bankmachine3_row[4]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_3_s0 (
    .Q(soclinux_sdram_bankmachine3_row[3]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_2_s0 (
    .Q(soclinux_sdram_bankmachine3_row[2]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_1_s0 (
    .Q(soclinux_sdram_bankmachine3_row[1]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_row_0_s0 (
    .Q(soclinux_sdram_bankmachine3_row[0]),
    .D(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine3_produce[2]),
    .D(n14943_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine3_produce[1]),
    .D(n14944_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_produce_0_s0 (
    .Q(soclinux_sdram_bankmachine3_produce[0]),
    .D(n14945_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine3_consume[2]),
    .D(n14950_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine3_syncfifo3_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine3_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine3_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26079_3),
    .RESET(n26544_3) 
);
defparam soclinux_sdram_bankmachine3_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine3_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26080_3),
    .RESET(n26546_6) 
);
defparam soclinux_sdram_bankmachine3_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine3_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26081_3),
    .RESET(n26546_6) 
);
defparam soclinux_sdram_bankmachine3_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine4_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(n26550_3) 
);
defparam soclinux_sdram_bankmachine4_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_12_s0 (
    .Q(soclinux_sdram_bankmachine4_row[12]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_11_s0 (
    .Q(soclinux_sdram_bankmachine4_row[11]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_10_s0 (
    .Q(soclinux_sdram_bankmachine4_row[10]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_9_s0 (
    .Q(soclinux_sdram_bankmachine4_row[9]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_8_s0 (
    .Q(soclinux_sdram_bankmachine4_row[8]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_7_s0 (
    .Q(soclinux_sdram_bankmachine4_row[7]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_6_s0 (
    .Q(soclinux_sdram_bankmachine4_row[6]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_5_s0 (
    .Q(soclinux_sdram_bankmachine4_row[5]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_4_s0 (
    .Q(soclinux_sdram_bankmachine4_row[4]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_3_s0 (
    .Q(soclinux_sdram_bankmachine4_row[3]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_2_s0 (
    .Q(soclinux_sdram_bankmachine4_row[2]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_1_s0 (
    .Q(soclinux_sdram_bankmachine4_row[1]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_row_0_s0 (
    .Q(soclinux_sdram_bankmachine4_row[0]),
    .D(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine4_produce[2]),
    .D(n15078_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine4_produce[1]),
    .D(n15079_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_produce_0_s0 (
    .Q(soclinux_sdram_bankmachine4_produce[0]),
    .D(n15080_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine4_consume[2]),
    .D(n15085_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_consume_1_s0 (
    .Q(soclinux_sdram_bankmachine4_consume[1]),
    .D(n15086_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_consume_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine4_syncfifo4_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine4_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine4_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26108_3),
    .RESET(n26551_3) 
);
defparam soclinux_sdram_bankmachine4_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine4_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26109_3),
    .RESET(n26553_3) 
);
defparam soclinux_sdram_bankmachine4_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine4_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26110_3),
    .RESET(n26553_3) 
);
defparam soclinux_sdram_bankmachine4_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine5_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(n26557_3) 
);
defparam soclinux_sdram_bankmachine5_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_12_s0 (
    .Q(soclinux_sdram_bankmachine5_row[12]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_11_s0 (
    .Q(soclinux_sdram_bankmachine5_row[11]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_10_s0 (
    .Q(soclinux_sdram_bankmachine5_row[10]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_9_s0 (
    .Q(soclinux_sdram_bankmachine5_row[9]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_8_s0 (
    .Q(soclinux_sdram_bankmachine5_row[8]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_7_s0 (
    .Q(soclinux_sdram_bankmachine5_row[7]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_6_s0 (
    .Q(soclinux_sdram_bankmachine5_row[6]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_5_s0 (
    .Q(soclinux_sdram_bankmachine5_row[5]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_4_s0 (
    .Q(soclinux_sdram_bankmachine5_row[4]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_3_s0 (
    .Q(soclinux_sdram_bankmachine5_row[3]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_2_s0 (
    .Q(soclinux_sdram_bankmachine5_row[2]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_1_s0 (
    .Q(soclinux_sdram_bankmachine5_row[1]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_row_0_s0 (
    .Q(soclinux_sdram_bankmachine5_row[0]),
    .D(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine5_produce[2]),
    .D(n15213_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine5_produce[1]),
    .D(n15214_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_produce_0_s0 (
    .Q(soclinux_sdram_bankmachine5_produce[0]),
    .D(n15215_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine5_consume[2]),
    .D(n15220_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_consume_1_s0 (
    .Q(soclinux_sdram_bankmachine5_consume[1]),
    .D(n15221_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_consume_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine5_syncfifo5_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine5_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine5_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26137_3),
    .RESET(n26558_3) 
);
defparam soclinux_sdram_bankmachine5_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine5_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26138_3),
    .RESET(n26560_3) 
);
defparam soclinux_sdram_bankmachine5_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine5_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26139_3),
    .RESET(n26560_3) 
);
defparam soclinux_sdram_bankmachine5_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine6_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(n26564_3) 
);
defparam soclinux_sdram_bankmachine6_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_12_s0 (
    .Q(soclinux_sdram_bankmachine6_row[12]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_11_s0 (
    .Q(soclinux_sdram_bankmachine6_row[11]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_10_s0 (
    .Q(soclinux_sdram_bankmachine6_row[10]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_9_s0 (
    .Q(soclinux_sdram_bankmachine6_row[9]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_8_s0 (
    .Q(soclinux_sdram_bankmachine6_row[8]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_7_s0 (
    .Q(soclinux_sdram_bankmachine6_row[7]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_6_s0 (
    .Q(soclinux_sdram_bankmachine6_row[6]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_5_s0 (
    .Q(soclinux_sdram_bankmachine6_row[5]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_4_s0 (
    .Q(soclinux_sdram_bankmachine6_row[4]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_3_s0 (
    .Q(soclinux_sdram_bankmachine6_row[3]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_2_s0 (
    .Q(soclinux_sdram_bankmachine6_row[2]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_1_s0 (
    .Q(soclinux_sdram_bankmachine6_row[1]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_row_0_s0 (
    .Q(soclinux_sdram_bankmachine6_row[0]),
    .D(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine6_produce[2]),
    .D(n15348_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine6_produce[1]),
    .D(n15349_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_produce_0_s0 (
    .Q(soclinux_sdram_bankmachine6_produce[0]),
    .D(n15350_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_produce_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine6_consume[2]),
    .D(n15355_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_consume_1_s0 (
    .Q(soclinux_sdram_bankmachine6_consume[1]),
    .D(n15356_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_consume_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine6_syncfifo6_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine6_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine6_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26166_3),
    .RESET(n26565_3) 
);
defparam soclinux_sdram_bankmachine6_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine6_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26167_3),
    .RESET(n26567_3) 
);
defparam soclinux_sdram_bankmachine6_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine6_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26168_3),
    .RESET(n26567_3) 
);
defparam soclinux_sdram_bankmachine6_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_opened_s0 (
    .Q(soclinux_sdram_bankmachine7_row_opened),
    .D(VCC),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(n26571_3) 
);
defparam soclinux_sdram_bankmachine7_row_opened_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_12_s0 (
    .Q(soclinux_sdram_bankmachine7_row[12]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_11_s0 (
    .Q(soclinux_sdram_bankmachine7_row[11]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_10_s0 (
    .Q(soclinux_sdram_bankmachine7_row[10]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_9_s0 (
    .Q(soclinux_sdram_bankmachine7_row[9]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_8_s0 (
    .Q(soclinux_sdram_bankmachine7_row[8]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_7_s0 (
    .Q(soclinux_sdram_bankmachine7_row[7]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_6_s0 (
    .Q(soclinux_sdram_bankmachine7_row[6]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_5_s0 (
    .Q(soclinux_sdram_bankmachine7_row[5]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_4_s0 (
    .Q(soclinux_sdram_bankmachine7_row[4]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_3_s0 (
    .Q(soclinux_sdram_bankmachine7_row[3]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_2_s0 (
    .Q(soclinux_sdram_bankmachine7_row[2]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_1_s0 (
    .Q(soclinux_sdram_bankmachine7_row[1]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_row_0_s0 (
    .Q(soclinux_sdram_bankmachine7_row[0]),
    .D(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_row_col_n_addr_sel),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_row_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_produce_2_s0 (
    .Q(soclinux_sdram_bankmachine7_produce[2]),
    .D(n15483_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_produce_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_produce_1_s0 (
    .Q(soclinux_sdram_bankmachine7_produce[1]),
    .D(n15484_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_wrport_we),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_produce_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_consume_2_s0 (
    .Q(soclinux_sdram_bankmachine7_consume[2]),
    .D(n15490_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_do_read),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_consume_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_valid_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_valid),
    .D(soclinux_sdram_bankmachine7_syncfifo7_readable),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_we_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_we),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[0]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_19_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[20]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_18_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[19]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_17_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[18]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_16_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[17]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_15_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[16]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_14_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[15]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_13_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[14]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_12_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[13]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_11_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[12]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_10_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[11]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_9_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[10]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[9]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[8]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[6]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[7]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[5]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[6]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[4]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[5]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[3]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[4]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[2]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[3]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[1]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[2]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0 (
    .Q(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[0]),
    .D(soclinux_sdram_bankmachine7_rdport_dat_r[1]),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_pipe_valid_sink_ready),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_twtpcon_ready_s0 (
    .Q(soclinux_sdram_bankmachine7_twtpcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26195_3),
    .RESET(n26572_3) 
);
defparam soclinux_sdram_bankmachine7_twtpcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_trccon_ready_s0 (
    .Q(soclinux_sdram_bankmachine7_trccon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26196_3),
    .RESET(n26574_3) 
);
defparam soclinux_sdram_bankmachine7_trccon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_trascon_ready_s0 (
    .Q(soclinux_sdram_bankmachine7_trascon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26197_3),
    .RESET(n26574_3) 
);
defparam soclinux_sdram_bankmachine7_trascon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_choose_cmd_grant_2_s0 (
    .Q(soclinux_sdram_choose_cmd_grant[2]),
    .D(n15789_54),
    .CLK(sys_clk),
    .CE(soclinux_sdram_choose_cmd_grant_0_12),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_choose_cmd_grant_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_choose_cmd_grant_1_s0 (
    .Q(soclinux_sdram_choose_cmd_grant[1]),
    .D(n15790_71),
    .CLK(sys_clk),
    .CE(soclinux_sdram_choose_cmd_grant_0_12),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_choose_cmd_grant_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_choose_cmd_grant_0_s0 (
    .Q(soclinux_sdram_choose_cmd_grant[0]),
    .D(n15791_57),
    .CLK(sys_clk),
    .CE(soclinux_sdram_choose_cmd_grant_0_12),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_choose_cmd_grant_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_choose_req_grant_2_s0 (
    .Q(soclinux_sdram_choose_req_grant[2]),
    .D(n15963_54),
    .CLK(sys_clk),
    .CE(soclinux_sdram_choose_req_grant_0_12),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_choose_req_grant_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_choose_req_grant_1_s0 (
    .Q(soclinux_sdram_choose_req_grant[1]),
    .D(n15964_71),
    .CLK(sys_clk),
    .CE(soclinux_sdram_choose_req_grant_0_12),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_choose_req_grant_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_choose_req_grant_0_s0 (
    .Q(soclinux_sdram_choose_req_grant[0]),
    .D(n15965_57),
    .CLK(sys_clk),
    .CE(soclinux_sdram_choose_req_grant_0_12),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_choose_req_grant_0_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_bank_2_s0 (
    .Q(soclinux_sdram_dfi_p0_bank[2]),
    .D(builder_sync_rhs_array_muxed0_2_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_bank_2_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_bank_1_s0 (
    .Q(soclinux_sdram_dfi_p0_bank[1]),
    .D(builder_sync_rhs_array_muxed0_1_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_bank_1_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_bank_0_s0 (
    .Q(soclinux_sdram_dfi_p0_bank[0]),
    .D(builder_sync_rhs_array_muxed0_0_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_bank_0_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_12_s0 (
    .Q(soclinux_sdram_dfi_p0_address[12]),
    .D(builder_sync_rhs_array_muxed1_12_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_12_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_11_s0 (
    .Q(soclinux_sdram_dfi_p0_address[11]),
    .D(builder_sync_rhs_array_muxed1_11_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_11_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_10_s0 (
    .Q(soclinux_sdram_dfi_p0_address[10]),
    .D(builder_sync_rhs_array_muxed1[10]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_10_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_9_s0 (
    .Q(soclinux_sdram_dfi_p0_address[9]),
    .D(builder_sync_rhs_array_muxed1_9_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_9_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_8_s0 (
    .Q(soclinux_sdram_dfi_p0_address[8]),
    .D(builder_sync_rhs_array_muxed1_8_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_8_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_7_s0 (
    .Q(soclinux_sdram_dfi_p0_address[7]),
    .D(builder_sync_rhs_array_muxed1_7_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_7_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_6_s0 (
    .Q(soclinux_sdram_dfi_p0_address[6]),
    .D(builder_sync_rhs_array_muxed1_6_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_6_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_5_s0 (
    .Q(soclinux_sdram_dfi_p0_address[5]),
    .D(builder_sync_rhs_array_muxed1_5_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_5_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_4_s0 (
    .Q(soclinux_sdram_dfi_p0_address[4]),
    .D(builder_sync_rhs_array_muxed1_4_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_4_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_3_s0 (
    .Q(soclinux_sdram_dfi_p0_address[3]),
    .D(builder_sync_rhs_array_muxed1_3_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_3_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_2_s0 (
    .Q(soclinux_sdram_dfi_p0_address[2]),
    .D(builder_sync_rhs_array_muxed1_2_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_2_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_1_s0 (
    .Q(soclinux_sdram_dfi_p0_address[1]),
    .D(builder_sync_rhs_array_muxed1_1_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_1_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p0_address_0_s0 (
    .Q(soclinux_sdram_dfi_p0_address[0]),
    .D(builder_sync_rhs_array_muxed1_0_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_address_0_s0.INIT=1'b0;
  DFFS soclinux_sdram_dfi_p0_cas_n_s0 (
    .Q(soclinux_sdram_dfi_p0_cas_n),
    .D(n17927_4),
    .CLK(sys_clk),
    .SET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_cas_n_s0.INIT=1'b1;
  DFFS soclinux_sdram_dfi_p0_ras_n_s0 (
    .Q(soclinux_sdram_dfi_p0_ras_n),
    .D(n17929_4),
    .CLK(sys_clk),
    .SET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_ras_n_s0.INIT=1'b1;
  DFFS soclinux_sdram_dfi_p0_we_n_s0 (
    .Q(soclinux_sdram_dfi_p0_we_n),
    .D(n17930_4),
    .CLK(sys_clk),
    .SET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_we_n_s0.INIT=1'b1;
  DFFR soclinux_sdram_dfi_p0_rddata_en_s0 (
    .Q(soclinux_sdram_dfi_p0_rddata_en),
    .D(builder_sync_rhs_array_muxed5_9),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p0_rddata_en_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_bank_2_s0 (
    .Q(soclinux_sdram_dfi_p1_bank[2]),
    .D(builder_sync_rhs_array_muxed7_2_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_bank_2_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_bank_1_s0 (
    .Q(soclinux_sdram_dfi_p1_bank[1]),
    .D(builder_sync_rhs_array_muxed7_1_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_bank_1_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_bank_0_s0 (
    .Q(soclinux_sdram_dfi_p1_bank[0]),
    .D(builder_sync_rhs_array_muxed7_0_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_bank_0_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_12_s0 (
    .Q(soclinux_sdram_dfi_p1_address[12]),
    .D(builder_sync_rhs_array_muxed8_12_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_12_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_11_s0 (
    .Q(soclinux_sdram_dfi_p1_address[11]),
    .D(builder_sync_rhs_array_muxed8_11_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_11_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_10_s0 (
    .Q(soclinux_sdram_dfi_p1_address[10]),
    .D(builder_sync_rhs_array_muxed8[10]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_10_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_9_s0 (
    .Q(soclinux_sdram_dfi_p1_address[9]),
    .D(builder_sync_rhs_array_muxed8_9_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_9_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_8_s0 (
    .Q(soclinux_sdram_dfi_p1_address[8]),
    .D(builder_sync_rhs_array_muxed8_8_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_8_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_7_s0 (
    .Q(soclinux_sdram_dfi_p1_address[7]),
    .D(builder_sync_rhs_array_muxed8_7_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_7_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_6_s0 (
    .Q(soclinux_sdram_dfi_p1_address[6]),
    .D(builder_sync_rhs_array_muxed8_6_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_6_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_5_s0 (
    .Q(soclinux_sdram_dfi_p1_address[5]),
    .D(builder_sync_rhs_array_muxed8_5_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_5_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_4_s0 (
    .Q(soclinux_sdram_dfi_p1_address[4]),
    .D(builder_sync_rhs_array_muxed8_4_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_4_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_3_s0 (
    .Q(soclinux_sdram_dfi_p1_address[3]),
    .D(builder_sync_rhs_array_muxed8_3_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_3_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_2_s0 (
    .Q(soclinux_sdram_dfi_p1_address[2]),
    .D(builder_sync_rhs_array_muxed8_2_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_2_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_1_s0 (
    .Q(soclinux_sdram_dfi_p1_address[1]),
    .D(builder_sync_rhs_array_muxed8_1_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_1_s0.INIT=1'b0;
  DFFR soclinux_sdram_dfi_p1_address_0_s0 (
    .Q(soclinux_sdram_dfi_p1_address[0]),
    .D(builder_sync_rhs_array_muxed8_0_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_address_0_s0.INIT=1'b0;
  DFFS soclinux_sdram_dfi_p1_cas_n_s0 (
    .Q(soclinux_sdram_dfi_p1_cas_n),
    .D(n17949_6),
    .CLK(sys_clk),
    .SET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_cas_n_s0.INIT=1'b1;
  DFFS soclinux_sdram_dfi_p1_ras_n_s0 (
    .Q(soclinux_sdram_dfi_p1_ras_n),
    .D(n17951_4),
    .CLK(sys_clk),
    .SET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_ras_n_s0.INIT=1'b1;
  DFFS soclinux_sdram_dfi_p1_we_n_s0 (
    .Q(soclinux_sdram_dfi_p1_we_n),
    .D(n17952_4),
    .CLK(sys_clk),
    .SET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_we_n_s0.INIT=1'b1;
  DFFR soclinux_sdram_dfi_p1_wrdata_en_s0 (
    .Q(soclinux_sdram_dfi_p1_wrdata_en),
    .D(builder_sync_rhs_array_muxed13_10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_dfi_p1_wrdata_en_s0.INIT=1'b0;
  DFFRE soclinux_sdram_trrdcon_ready_s0 (
    .Q(soclinux_sdram_trrdcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26318_4),
    .RESET(n26578_3) 
);
defparam soclinux_sdram_trrdcon_ready_s0.INIT=1'b0;
  DFFR soclinux_sdram_tfawcon_window_2_s0 (
    .Q(soclinux_sdram_tfawcon_window[2]),
    .D(soclinux_sdram_tfawcon_window[1]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_tfawcon_window_2_s0.INIT=1'b0;
  DFFR soclinux_sdram_tfawcon_window_1_s0 (
    .Q(soclinux_sdram_tfawcon_window[1]),
    .D(soclinux_sdram_tfawcon_window[0]),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_tfawcon_window_1_s0.INIT=1'b0;
  DFFR soclinux_sdram_tfawcon_window_0_s0 (
    .Q(soclinux_sdram_tfawcon_window[0]),
    .D(soclinux_sdram_trrdcon_valid),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_tfawcon_window_0_s0.INIT=1'b0;
  DFFS soclinux_sdram_tfawcon_ready_s0 (
    .Q(soclinux_sdram_tfawcon_ready),
    .D(n18468_9),
    .CLK(sys_clk),
    .SET(n18468_5) 
);
defparam soclinux_sdram_tfawcon_ready_s0.INIT=1'b1;
  DFFRE soclinux_sdram_tccdcon_ready_s0 (
    .Q(soclinux_sdram_tccdcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26319_4),
    .RESET(n26581_3) 
);
defparam soclinux_sdram_tccdcon_ready_s0.INIT=1'b0;
  DFFRE soclinux_sdram_twtrcon_ready_s0 (
    .Q(soclinux_sdram_twtrcon_ready),
    .D(VCC),
    .CLK(sys_clk),
    .CE(n26320_3),
    .RESET(n26582_3) 
);
defparam soclinux_sdram_twtrcon_ready_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_wdata_ready0_s0 (
    .Q(builder_soclinux_new_master_wdata_ready0),
    .D(n16036_3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_wdata_ready0_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_wdata_ready1_s0 (
    .Q(builder_soclinux_new_master_wdata_ready1),
    .D(builder_soclinux_new_master_wdata_ready0),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_wdata_ready1_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_wdata_ready2_s0 (
    .Q(builder_soclinux_new_master_wdata_ready2),
    .D(builder_soclinux_new_master_wdata_ready1),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_wdata_ready2_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid1_s0 (
    .Q(builder_soclinux_new_master_rdata_valid1),
    .D(soclinux_sdram_dfi_p0_rddata_en),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid1_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid2_s0 (
    .Q(builder_soclinux_new_master_rdata_valid2),
    .D(builder_soclinux_new_master_rdata_valid1),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid2_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid3_s0 (
    .Q(builder_soclinux_new_master_rdata_valid3),
    .D(builder_soclinux_new_master_rdata_valid2),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid3_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid4_s0 (
    .Q(builder_soclinux_new_master_rdata_valid4),
    .D(builder_soclinux_new_master_rdata_valid3),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid4_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid5_s0 (
    .Q(builder_soclinux_new_master_rdata_valid5),
    .D(builder_soclinux_new_master_rdata_valid4),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid5_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid6_s0 (
    .Q(builder_soclinux_new_master_rdata_valid6),
    .D(builder_soclinux_new_master_rdata_valid5),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid6_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid7_s0 (
    .Q(builder_soclinux_new_master_rdata_valid7),
    .D(builder_soclinux_new_master_rdata_valid6),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid7_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid8_s0 (
    .Q(builder_soclinux_new_master_rdata_valid8),
    .D(builder_soclinux_new_master_rdata_valid7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid8_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid9_s0 (
    .Q(builder_soclinux_new_master_rdata_valid9),
    .D(builder_soclinux_new_master_rdata_valid8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid9_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid10_s0 (
    .Q(builder_soclinux_new_master_rdata_valid10),
    .D(builder_soclinux_new_master_rdata_valid9),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid10_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid11_s0 (
    .Q(builder_soclinux_new_master_rdata_valid11),
    .D(builder_soclinux_new_master_rdata_valid10),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid11_s0.INIT=1'b0;
  DFFR builder_soclinux_new_master_rdata_valid12_s0 (
    .Q(builder_soclinux_new_master_rdata_valid12),
    .D(builder_soclinux_new_master_rdata_valid11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_new_master_rdata_valid12_s0.INIT=1'b0;
  DFF soclinux_adr_offset_r_1_s0 (
    .Q(soclinux_adr_offset_r[1]),
    .D(soclinux_pbus_adr[1]),
    .CLK(sys_clk) 
);
defparam soclinux_adr_offset_r_1_s0.INIT=1'b0;
  DFF soclinux_adr_offset_r_0_s0 (
    .Q(soclinux_adr_offset_r[0]),
    .D(soclinux_pbus_adr[0]),
    .CLK(sys_clk) 
);
defparam soclinux_adr_offset_r_0_s0.INIT=1'b0;
  DFFRE leds_chaser_5_s0 (
    .Q(leds_chaser[5]),
    .D(leds_chaser[4]),
    .CLK(sys_clk),
    .CE(leds_done),
    .RESET(sys_rst) 
);
defparam leds_chaser_5_s0.INIT=1'b0;
  DFFRE leds_chaser_4_s0 (
    .Q(leds_chaser[4]),
    .D(leds_chaser[3]),
    .CLK(sys_clk),
    .CE(leds_done),
    .RESET(sys_rst) 
);
defparam leds_chaser_4_s0.INIT=1'b0;
  DFFRE leds_chaser_3_s0 (
    .Q(leds_chaser[3]),
    .D(leds_chaser[2]),
    .CLK(sys_clk),
    .CE(leds_done),
    .RESET(sys_rst) 
);
defparam leds_chaser_3_s0.INIT=1'b0;
  DFFRE leds_chaser_2_s0 (
    .Q(leds_chaser[2]),
    .D(leds_chaser[1]),
    .CLK(sys_clk),
    .CE(leds_done),
    .RESET(sys_rst) 
);
defparam leds_chaser_2_s0.INIT=1'b0;
  DFFRE leds_chaser_1_s0 (
    .Q(leds_chaser[1]),
    .D(leds_chaser[0]),
    .CLK(sys_clk),
    .CE(leds_done),
    .RESET(sys_rst) 
);
defparam leds_chaser_1_s0.INIT=1'b0;
  DFFRE leds_chaser_0_s0 (
    .Q(leds_chaser[0]),
    .D(n16067_5),
    .CLK(sys_clk),
    .CE(leds_done),
    .RESET(sys_rst) 
);
defparam leds_chaser_0_s0.INIT=1'b0;
  DFFRE leds_mode_s0 (
    .Q(leds_mode),
    .D(VCC),
    .CLK(sys_clk),
    .CE(leds_re),
    .RESET(sys_rst) 
);
defparam leds_mode_s0.INIT=1'b0;
  DFFSE leds_count_21_s0 (
    .Q(leds_count[21]),
    .D(n16071_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_21_s0.INIT=1'b1;
  DFFSE leds_count_20_s0 (
    .Q(leds_count[20]),
    .D(n16072_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_20_s0.INIT=1'b1;
  DFFSE leds_count_19_s0 (
    .Q(leds_count[19]),
    .D(n16073_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_19_s0.INIT=1'b1;
  DFFSE leds_count_18_s0 (
    .Q(leds_count[18]),
    .D(n16074_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_18_s0.INIT=1'b1;
  DFFRE leds_count_17_s0 (
    .Q(leds_count[17]),
    .D(n16075_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_17_s0.INIT=1'b0;
  DFFSE leds_count_16_s0 (
    .Q(leds_count[16]),
    .D(n16076_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_16_s0.INIT=1'b1;
  DFFRE leds_count_15_s0 (
    .Q(leds_count[15]),
    .D(n16077_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_15_s0.INIT=1'b0;
  DFFRE leds_count_14_s0 (
    .Q(leds_count[14]),
    .D(n16078_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_14_s0.INIT=1'b0;
  DFFRE leds_count_13_s0 (
    .Q(leds_count[13]),
    .D(n16079_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_13_s0.INIT=1'b0;
  DFFRE leds_count_12_s0 (
    .Q(leds_count[12]),
    .D(n16080_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_12_s0.INIT=1'b0;
  DFFSE leds_count_11_s0 (
    .Q(leds_count[11]),
    .D(n16081_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_11_s0.INIT=1'b1;
  DFFRE leds_count_10_s0 (
    .Q(leds_count[10]),
    .D(n16082_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_10_s0.INIT=1'b0;
  DFFRE leds_count_9_s0 (
    .Q(leds_count[9]),
    .D(n16083_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_9_s0.INIT=1'b0;
  DFFSE leds_count_8_s0 (
    .Q(leds_count[8]),
    .D(n16084_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .SET(n18502_4) 
);
defparam leds_count_8_s0.INIT=1'b1;
  DFFRE leds_count_7_s0 (
    .Q(leds_count[7]),
    .D(n16085_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_7_s0.INIT=1'b0;
  DFFRE leds_count_6_s0 (
    .Q(leds_count[6]),
    .D(n16086_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_6_s0.INIT=1'b0;
  DFFRE leds_count_5_s0 (
    .Q(leds_count[5]),
    .D(n16087_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_5_s0.INIT=1'b0;
  DFFRE leds_count_4_s0 (
    .Q(leds_count[4]),
    .D(n16088_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_4_s0.INIT=1'b0;
  DFFRE leds_count_3_s0 (
    .Q(leds_count[3]),
    .D(n16089_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_3_s0.INIT=1'b0;
  DFFRE leds_count_2_s0 (
    .Q(leds_count[2]),
    .D(n16090_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_2_s0.INIT=1'b0;
  DFFRE leds_count_1_s0 (
    .Q(leds_count[1]),
    .D(n16091_2),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_1_s0.INIT=1'b0;
  DFFRE leds_count_0_s0 (
    .Q(leds_count[0]),
    .D(n16092_7),
    .CLK(sys_clk),
    .CE(leds_count_21_8),
    .RESET(n18502_4) 
);
defparam leds_count_0_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_15_s0 (
    .Q(soclinux_clk_divider1[15]),
    .D(n16138_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_15_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_14_s0 (
    .Q(soclinux_clk_divider1[14]),
    .D(n16139_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_14_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_13_s0 (
    .Q(soclinux_clk_divider1[13]),
    .D(n16140_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_13_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_12_s0 (
    .Q(soclinux_clk_divider1[12]),
    .D(n16141_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_12_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_11_s0 (
    .Q(soclinux_clk_divider1[11]),
    .D(n16142_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_11_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_10_s0 (
    .Q(soclinux_clk_divider1[10]),
    .D(n16143_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_10_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_9_s0 (
    .Q(soclinux_clk_divider1[9]),
    .D(n16144_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_9_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_8_s0 (
    .Q(soclinux_clk_divider1[8]),
    .D(n16145_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_8_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_7_s0 (
    .Q(soclinux_clk_divider1[7]),
    .D(n16146_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_7_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_6_s0 (
    .Q(soclinux_clk_divider1[6]),
    .D(n16147_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_6_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_5_s0 (
    .Q(soclinux_clk_divider1[5]),
    .D(n16148_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_5_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_4_s0 (
    .Q(soclinux_clk_divider1[4]),
    .D(n16149_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_4_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_3_s0 (
    .Q(soclinux_clk_divider1[3]),
    .D(n16150_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_3_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_2_s0 (
    .Q(soclinux_clk_divider1[2]),
    .D(n16151_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_2_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_1_s0 (
    .Q(soclinux_clk_divider1[1]),
    .D(n16152_1),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_1_s0.INIT=1'b0;
  DFFR soclinux_clk_divider1_0_s0 (
    .Q(soclinux_clk_divider1[0]),
    .D(n16153_6),
    .CLK(sys_clk),
    .RESET(n26634_3) 
);
defparam soclinux_clk_divider1_0_s0.INIT=1'b0;
  DFFR spisdcard_cs_n_s2 (
    .Q(spisdcard_cs_n_d),
    .D(n18527_4),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
  DFFRE soclinux_mosi_data_7_s0 (
    .Q(soclinux_mosi_data[7]),
    .D(soclinux_mosi_storage[7]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_7_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_6_s0 (
    .Q(soclinux_mosi_data[6]),
    .D(soclinux_mosi_storage[6]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_6_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_5_s0 (
    .Q(soclinux_mosi_data[5]),
    .D(soclinux_mosi_storage[5]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_5_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_4_s0 (
    .Q(soclinux_mosi_data[4]),
    .D(soclinux_mosi_storage[4]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_4_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_3_s0 (
    .Q(soclinux_mosi_data[3]),
    .D(soclinux_mosi_storage[3]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_3_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_2_s0 (
    .Q(soclinux_mosi_data[2]),
    .D(soclinux_mosi_storage[2]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_2_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_1_s0 (
    .Q(soclinux_mosi_data[1]),
    .D(soclinux_mosi_storage[1]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_1_s0.INIT=1'b0;
  DFFRE soclinux_mosi_data_0_s0 (
    .Q(soclinux_mosi_data[0]),
    .D(soclinux_mosi_storage[0]),
    .CLK(sys_clk),
    .CE(soclinux_mosi_latch),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_data_0_s0.INIT=1'b0;
  DFFRE spisdcard_mosi_s2 (
    .Q(spisdcard_mosi_d),
    .D(builder_sync_f_array_muxed),
    .CLK(sys_clk),
    .CE(n26355_11),
    .RESET(sys_rst) 
);
  DFFRE soclinux_miso_data_7_s0 (
    .Q(soclinux_miso_data[7]),
    .D(soclinux_miso_data[6]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_7_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_6_s0 (
    .Q(soclinux_miso_data[6]),
    .D(soclinux_miso_data[5]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_6_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_5_s0 (
    .Q(soclinux_miso_data[5]),
    .D(soclinux_miso_data[4]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_5_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_4_s0 (
    .Q(soclinux_miso_data[4]),
    .D(soclinux_miso_data[3]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_4_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_3_s0 (
    .Q(soclinux_miso_data[3]),
    .D(soclinux_miso_data[2]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_3_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_2_s0 (
    .Q(soclinux_miso_data[2]),
    .D(soclinux_miso_data[1]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_2_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_1_s0 (
    .Q(soclinux_miso_data[1]),
    .D(soclinux_miso_data[0]),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_1_s0.INIT=1'b0;
  DFFRE soclinux_miso_data_0_s0 (
    .Q(soclinux_miso_data[0]),
    .D(n16213_3),
    .CLK(sys_clk),
    .CE(soclinux_clk_rise),
    .RESET(sys_rst) 
);
defparam soclinux_miso_data_0_s0.INIT=1'b0;
  DFFRE soclinux_miso_7_s0 (
    .Q(soclinux_miso[7]),
    .D(soclinux_miso_data[7]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_7_s0.INIT=1'b0;
  DFFRE soclinux_miso_6_s0 (
    .Q(soclinux_miso[6]),
    .D(soclinux_miso_data[6]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_6_s0.INIT=1'b0;
  DFFRE soclinux_miso_5_s0 (
    .Q(soclinux_miso[5]),
    .D(soclinux_miso_data[5]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_5_s0.INIT=1'b0;
  DFFRE soclinux_miso_4_s0 (
    .Q(soclinux_miso[4]),
    .D(soclinux_miso_data[4]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_4_s0.INIT=1'b0;
  DFFRE soclinux_miso_3_s0 (
    .Q(soclinux_miso[3]),
    .D(soclinux_miso_data[3]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_3_s0.INIT=1'b0;
  DFFRE soclinux_miso_2_s0 (
    .Q(soclinux_miso[2]),
    .D(soclinux_miso_data[2]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_2_s0.INIT=1'b0;
  DFFRE soclinux_miso_1_s0 (
    .Q(soclinux_miso[1]),
    .D(soclinux_miso_data[1]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_1_s0.INIT=1'b0;
  DFFRE soclinux_miso_0_s0 (
    .Q(soclinux_miso[0]),
    .D(soclinux_miso_data[0]),
    .CLK(sys_clk),
    .CE(soclinux_miso_latch),
    .RESET(sys_rst) 
);
defparam soclinux_miso_0_s0.INIT=1'b0;
  DFFRE soclinux_count_2_s0 (
    .Q(soclinux_count[2]),
    .D(soclinux_count_spimaster_next_value[2]),
    .CLK(sys_clk),
    .CE(soclinux_count_spimaster_next_value_ce_15),
    .RESET(sys_rst) 
);
defparam soclinux_count_2_s0.INIT=1'b0;
  DFFRE soclinux_count_1_s0 (
    .Q(soclinux_count[1]),
    .D(soclinux_count_spimaster_next_value[1]),
    .CLK(sys_clk),
    .CE(soclinux_count_spimaster_next_value_ce_15),
    .RESET(sys_rst) 
);
defparam soclinux_count_1_s0.INIT=1'b0;
  DFFRE builder_soclinux_wishbone2csr_state_0_s0 (
    .Q(builder_soclinux_wishbone2csr_state[0]),
    .D(VCC),
    .CLK(sys_clk),
    .CE(builder_soclinux_wishbone_cyc),
    .RESET(n18714_6) 
);
defparam builder_soclinux_wishbone2csr_state_0_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_13_s0 (
    .Q(builder_soclinux_adr[13]),
    .D(n10174_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_13_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_12_s0 (
    .Q(builder_soclinux_adr[12]),
    .D(n10175_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_12_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_11_s0 (
    .Q(builder_soclinux_adr[11]),
    .D(n10176_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_11_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_10_s0 (
    .Q(builder_soclinux_adr[10]),
    .D(n10177_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_10_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_9_s0 (
    .Q(builder_soclinux_adr[9]),
    .D(n10178_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_9_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_8_s0 (
    .Q(builder_soclinux_adr[8]),
    .D(n10179_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_8_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_7_s0 (
    .Q(builder_soclinux_adr[7]),
    .D(n10180_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_7_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_6_s0 (
    .Q(builder_soclinux_adr[6]),
    .D(n10181_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_6_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_5_s0 (
    .Q(builder_soclinux_adr[5]),
    .D(n10182_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_5_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_4_s0 (
    .Q(builder_soclinux_adr[4]),
    .D(n10183_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_4_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_3_s0 (
    .Q(builder_soclinux_adr[3]),
    .D(n10184_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_3_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_2_s0 (
    .Q(builder_soclinux_adr[2]),
    .D(n10185_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_2_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_1_s0 (
    .Q(builder_soclinux_adr[1]),
    .D(n10186_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_1_s0.INIT=1'b0;
  DFFRE builder_soclinux_adr_0_s0 (
    .Q(builder_soclinux_adr[0]),
    .D(n10187_5),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(builder_soclinux_wishbone2csr_next_state_1_24) 
);
defparam builder_soclinux_adr_0_s0.INIT=1'b0;
  DFFRE builder_soclinux_we_s0 (
    .Q(builder_soclinux_we),
    .D(builder_soclinux_we_wishbone2csr_next_value2),
    .CLK(sys_clk),
    .CE(builder_soclinux_adr_wishbone2csr_next_value_ce1),
    .RESET(sys_rst) 
);
defparam builder_soclinux_we_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .D(builder_multiregimpl2_regs1[4]),
    .CLK(sys_clk),
    .RESET(n16287_8) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .D(builder_multiregimpl2_regs1[3]),
    .CLK(sys_clk),
    .RESET(n16287_8) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .D(builder_multiregimpl2_regs1[2]),
    .CLK(sys_clk),
    .RESET(n16287_8) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .D(builder_multiregimpl2_regs1[1]),
    .CLK(sys_clk),
    .RESET(n16287_8) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .D(builder_multiregimpl2_regs1[0]),
    .CLK(sys_clk),
    .RESET(n16287_8) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[31]),
    .D(n16299_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[30]),
    .D(n16301_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[29]),
    .D(n16303_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[28]),
    .D(n16305_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[27]),
    .D(n16307_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[26]),
    .D(n16309_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[25]),
    .D(n16311_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[24]),
    .D(n16313_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[23]),
    .D(n16315_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[22]),
    .D(n16317_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[21]),
    .D(n16319_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[20]),
    .D(n16321_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[19]),
    .D(n16323_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[18]),
    .D(n16325_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[17]),
    .D(n16327_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[16]),
    .D(n16329_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[15]),
    .D(n16331_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[14]),
    .D(n16333_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[13]),
    .D(n16335_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[12]),
    .D(n16337_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[11]),
    .D(n16339_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[10]),
    .D(n16341_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[9]),
    .D(n16343_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[8]),
    .D(n16345_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
    .D(n16347_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
    .D(n16349_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
    .D(n16351_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
    .D(n16353_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .D(n16355_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .D(n16357_10),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .D(n16358_9),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .D(n16359_9),
    .CLK(sys_clk),
    .RESET(n16360_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE soclinux_reset_storage_1_s0 (
    .Q(soclinux_reset_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_reset0_re),
    .RESET(sys_rst) 
);
defparam soclinux_reset_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_reset_storage_0_s0 (
    .Q(soclinux_reset_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_reset0_re),
    .RESET(sys_rst) 
);
defparam soclinux_reset_storage_0_s0.INIT=1'b0;
  DFFR soclinux_reset_re_s0 (
    .Q(soclinux_reset_re),
    .D(builder_csr_bankarray_csrbank1_reset0_re),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_reset_re_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_31_s0 (
    .Q(soclinux_scratch_storage[31]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_31_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_30_s0 (
    .Q(soclinux_scratch_storage[30]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_30_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_29_s0 (
    .Q(soclinux_scratch_storage[29]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_29_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_28_s0 (
    .Q(soclinux_scratch_storage[28]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_28_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_27_s0 (
    .Q(soclinux_scratch_storage[27]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_27_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_26_s0 (
    .Q(soclinux_scratch_storage[26]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_26_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_25_s0 (
    .Q(soclinux_scratch_storage[25]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_25_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_24_s0 (
    .Q(soclinux_scratch_storage[24]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_24_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_23_s0 (
    .Q(soclinux_scratch_storage[23]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_23_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_22_s0 (
    .Q(soclinux_scratch_storage[22]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_22_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_21_s0 (
    .Q(soclinux_scratch_storage[21]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_21_s0.INIT=1'b1;
  DFFSE soclinux_scratch_storage_20_s0 (
    .Q(soclinux_scratch_storage[20]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_20_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_19_s0 (
    .Q(soclinux_scratch_storage[19]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_19_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_18_s0 (
    .Q(soclinux_scratch_storage[18]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_18_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_17_s0 (
    .Q(soclinux_scratch_storage[17]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_17_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_16_s0 (
    .Q(soclinux_scratch_storage[16]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_16_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_15_s0 (
    .Q(soclinux_scratch_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_15_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_14_s0 (
    .Q(soclinux_scratch_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_14_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_13_s0 (
    .Q(soclinux_scratch_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_13_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_12_s0 (
    .Q(soclinux_scratch_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_12_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_11_s0 (
    .Q(soclinux_scratch_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_11_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_10_s0 (
    .Q(soclinux_scratch_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_10_s0.INIT=1'b1;
  DFFSE soclinux_scratch_storage_9_s0 (
    .Q(soclinux_scratch_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_9_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_8_s0 (
    .Q(soclinux_scratch_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_8_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_7_s0 (
    .Q(soclinux_scratch_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_7_s0.INIT=1'b0;
  DFFSE soclinux_scratch_storage_6_s0 (
    .Q(soclinux_scratch_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_6_s0.INIT=1'b1;
  DFFSE soclinux_scratch_storage_5_s0 (
    .Q(soclinux_scratch_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_5_s0.INIT=1'b1;
  DFFSE soclinux_scratch_storage_4_s0 (
    .Q(soclinux_scratch_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_4_s0.INIT=1'b1;
  DFFSE soclinux_scratch_storage_3_s0 (
    .Q(soclinux_scratch_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .SET(sys_rst) 
);
defparam soclinux_scratch_storage_3_s0.INIT=1'b1;
  DFFRE soclinux_scratch_storage_2_s0 (
    .Q(soclinux_scratch_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_1_s0 (
    .Q(soclinux_scratch_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_scratch_storage_0_s0 (
    .Q(soclinux_scratch_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank1_scratch0_re),
    .RESET(sys_rst) 
);
defparam soclinux_scratch_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .D(n16444_10),
    .CLK(sys_clk),
    .RESET(n16447_4) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .D(n16446_10),
    .CLK(sys_clk),
    .RESET(n16447_4) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE gw2ddrphy_dly_sel_storage_1_s0 (
    .Q(gw2ddrphy_dly_sel_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank2_dly_sel0_re),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dly_sel_storage_1_s0.INIT=1'b0;
  DFFRE gw2ddrphy_dly_sel_storage_0_s0 (
    .Q(gw2ddrphy_dly_sel_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank2_dly_sel0_re),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_dly_sel_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_sel_r_s0 (
    .Q(builder_csr_bankarray_sel_r),
    .D(builder_csr_bankarray_sel),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_csr_bankarray_sel_r_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .D(leds_storage[5]),
    .CLK(sys_clk),
    .RESET(n16459_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .D(leds_storage[4]),
    .CLK(sys_clk),
    .RESET(n16459_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .D(leds_storage[3]),
    .CLK(sys_clk),
    .RESET(n16459_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .D(leds_storage[2]),
    .CLK(sys_clk),
    .RESET(n16459_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .D(leds_storage[1]),
    .CLK(sys_clk),
    .RESET(n16459_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .D(leds_storage[0]),
    .CLK(sys_clk),
    .RESET(n16459_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE leds_storage_5_s0 (
    .Q(leds_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank3_out0_re),
    .RESET(sys_rst) 
);
defparam leds_storage_5_s0.INIT=1'b0;
  DFFRE leds_storage_4_s0 (
    .Q(leds_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank3_out0_re),
    .RESET(sys_rst) 
);
defparam leds_storage_4_s0.INIT=1'b0;
  DFFRE leds_storage_3_s0 (
    .Q(leds_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank3_out0_re),
    .RESET(sys_rst) 
);
defparam leds_storage_3_s0.INIT=1'b0;
  DFFRE leds_storage_2_s0 (
    .Q(leds_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank3_out0_re),
    .RESET(sys_rst) 
);
defparam leds_storage_2_s0.INIT=1'b0;
  DFFRE leds_storage_1_s0 (
    .Q(leds_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank3_out0_re),
    .RESET(sys_rst) 
);
defparam leds_storage_1_s0.INIT=1'b0;
  DFFRE leds_storage_0_s0 (
    .Q(leds_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank3_out0_re),
    .RESET(sys_rst) 
);
defparam leds_storage_0_s0.INIT=1'b0;
  DFFR leds_re_s0 (
    .Q(leds_re),
    .D(builder_csr_bankarray_csrbank3_out0_re),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam leds_re_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[31]),
    .D(n16523_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[30]),
    .D(n16525_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[29]),
    .D(n16527_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[28]),
    .D(n16529_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[27]),
    .D(n16531_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[26]),
    .D(n16533_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[25]),
    .D(n16535_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[24]),
    .D(n16537_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[23]),
    .D(n16539_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[22]),
    .D(n16541_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[21]),
    .D(n16543_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[20]),
    .D(n16545_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[19]),
    .D(n16547_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[18]),
    .D(n16549_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[17]),
    .D(n16551_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[16]),
    .D(n16553_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[15]),
    .D(n16555_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[14]),
    .D(n16557_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[13]),
    .D(n16559_14),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[12]),
    .D(n16561_16),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[11]),
    .D(n16563_16),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[10]),
    .D(n16565_16),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[9]),
    .D(n16567_16),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[8]),
    .D(n16569_16),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .D(n16571_18),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .D(n16573_18),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .D(n16575_18),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .D(n16577_18),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .D(n16579_19),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .D(n16581_21),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .D(n16583_21),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .D(n16585_21),
    .CLK(sys_clk),
    .RESET(n16586_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_storage_3_s0 (
    .Q(soclinux_sdram_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_storage_2_s0 (
    .Q(soclinux_sdram_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_storage_1_s0 (
    .Q(soclinux_sdram_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_storage_1_s0.INIT=1'b0;
  DFFSE soclinux_sdram_storage_0_s0 (
    .Q(soclinux_sdram_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_control0_re),
    .SET(sys_rst) 
);
defparam soclinux_sdram_storage_0_s0.INIT=1'b1;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_7_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_6_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_5_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_4_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_3_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector0_command_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector0_command_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_command_storage_0_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_12_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_12_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_11_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_11_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_10_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_10_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_9_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_9_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_8_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_8_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_7_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_7_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_6_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_6_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_5_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_5_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_4_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_4_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_3_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_3_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_2_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_1_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_address_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector0_address_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) 
);
defparam soclinux_sdram_phaseinjector0_address_storage_0_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_baddress_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector0_baddress_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re) 
);
defparam soclinux_sdram_phaseinjector0_baddress_storage_2_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_baddress_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector0_baddress_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re) 
);
defparam soclinux_sdram_phaseinjector0_baddress_storage_1_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_baddress_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector0_baddress_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re) 
);
defparam soclinux_sdram_phaseinjector0_baddress_storage_0_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_63_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[63]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_63_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_62_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[62]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_62_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_61_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[61]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_61_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_60_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[60]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_60_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_59_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[59]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_59_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_58_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[58]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_58_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_57_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[57]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_57_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_56_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[56]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_56_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_55_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[55]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_55_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_54_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[54]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_54_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_53_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[53]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_53_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_52_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[52]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_52_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_51_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[51]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_51_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_50_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[50]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_50_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_49_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[49]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_49_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_48_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[48]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_48_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_47_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[47]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_47_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_46_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[46]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_46_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_45_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[45]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_45_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_44_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[44]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_44_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_43_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[43]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_43_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_42_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[42]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_42_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_41_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[41]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_41_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_40_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[40]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_40_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_39_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[39]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_39_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_38_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[38]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_38_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_37_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[37]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_37_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_36_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[36]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_36_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_35_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[35]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_35_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_34_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[34]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_34_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_33_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[33]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_33_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_32_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[32]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_32_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_31_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[31]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_31_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_30_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[30]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_30_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_29_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[29]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_29_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_28_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[28]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_28_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_27_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[27]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_27_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_26_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[26]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_26_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_25_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[25]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_25_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_24_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[24]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_24_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_23_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[23]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_23_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_22_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[22]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_22_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_21_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[21]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_21_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_20_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[20]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_20_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_19_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[19]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_19_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_18_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[18]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_18_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_17_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[17]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_17_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_16_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[16]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_16_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_15_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_15_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_14_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_14_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_13_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_13_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_12_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_12_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_11_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_11_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_10_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_10_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_9_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_9_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_8_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_8_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_7_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_7_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_6_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_6_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_5_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_5_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_4_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_4_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_3_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_3_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_2_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_1_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector0_wrdata_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector0_wrdata_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector0_wrdata_storage_0_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_7_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_7_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_6_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_6_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_5_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_5_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_4_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_4_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_3_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_sdram_phaseinjector1_command_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector1_command_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_command0_re),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_command_storage_0_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_12_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_12_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_11_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_11_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_10_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_10_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_9_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_9_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_8_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_8_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_7_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_7_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_6_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_6_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_5_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_5_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_4_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_4_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_3_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_3_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_2_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_1_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_address_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector1_address_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) 
);
defparam soclinux_sdram_phaseinjector1_address_storage_0_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_baddress_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector1_baddress_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re) 
);
defparam soclinux_sdram_phaseinjector1_baddress_storage_2_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_baddress_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector1_baddress_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re) 
);
defparam soclinux_sdram_phaseinjector1_baddress_storage_1_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_baddress_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector1_baddress_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re) 
);
defparam soclinux_sdram_phaseinjector1_baddress_storage_0_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_63_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[63]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_63_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_62_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[62]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_62_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_61_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[61]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_61_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_60_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[60]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_60_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_59_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[59]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_59_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_58_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[58]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_58_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_57_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[57]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_57_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_56_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[56]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_56_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_55_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[55]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_55_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_54_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[54]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_54_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_53_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[53]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_53_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_52_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[52]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_52_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_51_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[51]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_51_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_50_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[50]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_50_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_49_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[49]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_49_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_48_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[48]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_48_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_47_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[47]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_47_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_46_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[46]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_46_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_45_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[45]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_45_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_44_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[44]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_44_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_43_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[43]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_43_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_42_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[42]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_42_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_41_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[41]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_41_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_40_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[40]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_40_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_39_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[39]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_39_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_38_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[38]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_38_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_37_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[37]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_37_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_36_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[36]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_36_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_35_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[35]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_35_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_34_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[34]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_34_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_33_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[33]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_33_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_32_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[32]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_32_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_31_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[31]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_31_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_30_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[30]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_30_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_29_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[29]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_29_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_28_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[28]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_28_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_27_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[27]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_27_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_26_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[26]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_26_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_25_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[25]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_25_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_24_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[24]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_24_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_23_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[23]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_23_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_22_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[22]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_22_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_21_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[21]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_21_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_20_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[20]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_20_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_19_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[19]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_19_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_18_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[18]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_18_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_17_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[17]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_17_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_16_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[16]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_16_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_15_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_15_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_14_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_14_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_13_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_13_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_12_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_12_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_11_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_11_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_10_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_10_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_9_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_9_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_8_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_8_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_7_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_7_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_6_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_6_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_5_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_5_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_4_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_4_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_3_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_3_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_2_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_2_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_1_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_1_s0.INIT=1'b0;
  DFFE soclinux_sdram_phaseinjector1_wrdata_storage_0_s0 (
    .Q(soclinux_sdram_phaseinjector1_wrdata_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) 
);
defparam soclinux_sdram_phaseinjector1_wrdata_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[16]),
    .D(soclinux_cs_storage[16]),
    .CLK(sys_clk),
    .RESET(n16847_6) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[15]),
    .D(n16817_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[14]),
    .D(n16819_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[13]),
    .D(n16821_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[12]),
    .D(n16823_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[11]),
    .D(n16825_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[10]),
    .D(n16827_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[9]),
    .D(n16829_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[8]),
    .D(n16831_9),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[7]),
    .D(n16833_11),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[6]),
    .D(n16835_11),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .D(n16837_11),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .D(n16839_11),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .D(n16841_11),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .D(n16843_11),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .D(n16845_13),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .D(n16846_13),
    .CLK(sys_clk),
    .RESET(n16848_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_15_s0 (
    .Q(soclinux_control_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_15_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_14_s0 (
    .Q(soclinux_control_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_14_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_13_s0 (
    .Q(soclinux_control_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_13_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_12_s0 (
    .Q(soclinux_control_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_12_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_11_s0 (
    .Q(soclinux_control_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_11_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_10_s0 (
    .Q(soclinux_control_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_10_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_9_s0 (
    .Q(soclinux_control_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_9_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_8_s0 (
    .Q(soclinux_control_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_8_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_7_s0 (
    .Q(soclinux_control_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_7_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_6_s0 (
    .Q(soclinux_control_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_6_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_5_s0 (
    .Q(soclinux_control_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_5_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_4_s0 (
    .Q(soclinux_control_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_4_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_3_s0 (
    .Q(soclinux_control_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_2_s0 (
    .Q(soclinux_control_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_1_s0 (
    .Q(soclinux_control_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_control_storage_0_s0 (
    .Q(soclinux_control_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_control0_re),
    .RESET(sys_rst) 
);
defparam soclinux_control_storage_0_s0.INIT=1'b0;
  DFFR soclinux_control_re_s0 (
    .Q(soclinux_control_re),
    .D(builder_csr_bankarray_csrbank5_control0_re),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_control_re_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_7_s0 (
    .Q(soclinux_mosi_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_7_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_6_s0 (
    .Q(soclinux_mosi_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_6_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_5_s0 (
    .Q(soclinux_mosi_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_5_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_4_s0 (
    .Q(soclinux_mosi_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_4_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_3_s0 (
    .Q(soclinux_mosi_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_3_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_2_s0 (
    .Q(soclinux_mosi_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_2_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_1_s0 (
    .Q(soclinux_mosi_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_1_s0.INIT=1'b0;
  DFFE soclinux_mosi_storage_0_s0 (
    .Q(soclinux_mosi_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_mosi0_re) 
);
defparam soclinux_mosi_storage_0_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_16_s0 (
    .Q(soclinux_cs_storage[16]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_16_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_15_s0 (
    .Q(soclinux_cs_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_15_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_14_s0 (
    .Q(soclinux_cs_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_14_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_13_s0 (
    .Q(soclinux_cs_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_13_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_12_s0 (
    .Q(soclinux_cs_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_12_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_11_s0 (
    .Q(soclinux_cs_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_11_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_10_s0 (
    .Q(soclinux_cs_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_10_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_9_s0 (
    .Q(soclinux_cs_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_9_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_8_s0 (
    .Q(soclinux_cs_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_8_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_7_s0 (
    .Q(soclinux_cs_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_7_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_6_s0 (
    .Q(soclinux_cs_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_6_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_5_s0 (
    .Q(soclinux_cs_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_5_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_4_s0 (
    .Q(soclinux_cs_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_4_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_3_s0 (
    .Q(soclinux_cs_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_2_s0 (
    .Q(soclinux_cs_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_cs_storage_1_s0 (
    .Q(soclinux_cs_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .RESET(sys_rst) 
);
defparam soclinux_cs_storage_1_s0.INIT=1'b0;
  DFFSE soclinux_cs_storage_0_s0 (
    .Q(soclinux_cs_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_cs0_re),
    .SET(sys_rst) 
);
defparam soclinux_cs_storage_0_s0.INIT=1'b1;
  DFFRE soclinux_loopback_storage_s0 (
    .Q(soclinux_loopback_storage),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_loopback0_re),
    .RESET(sys_rst) 
);
defparam soclinux_loopback_storage_s0.INIT=1'b0;
  DFFRE soclinux_storage_15_s0 (
    .Q(soclinux_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_15_s0.INIT=1'b0;
  DFFRE soclinux_storage_14_s0 (
    .Q(soclinux_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_14_s0.INIT=1'b0;
  DFFRE soclinux_storage_13_s0 (
    .Q(soclinux_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_13_s0.INIT=1'b0;
  DFFRE soclinux_storage_12_s0 (
    .Q(soclinux_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_12_s0.INIT=1'b0;
  DFFRE soclinux_storage_11_s0 (
    .Q(soclinux_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_11_s0.INIT=1'b0;
  DFFRE soclinux_storage_10_s0 (
    .Q(soclinux_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_10_s0.INIT=1'b0;
  DFFRE soclinux_storage_9_s0 (
    .Q(soclinux_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_9_s0.INIT=1'b0;
  DFFRE soclinux_storage_8_s0 (
    .Q(soclinux_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_8_s0.INIT=1'b0;
  DFFRE soclinux_storage_7_s0 (
    .Q(soclinux_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_7_s0.INIT=1'b0;
  DFFSE soclinux_storage_6_s0 (
    .Q(soclinux_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .SET(sys_rst) 
);
defparam soclinux_storage_6_s0.INIT=1'b1;
  DFFSE soclinux_storage_5_s0 (
    .Q(soclinux_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .SET(sys_rst) 
);
defparam soclinux_storage_5_s0.INIT=1'b1;
  DFFSE soclinux_storage_4_s0 (
    .Q(soclinux_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .SET(sys_rst) 
);
defparam soclinux_storage_4_s0.INIT=1'b1;
  DFFSE soclinux_storage_3_s0 (
    .Q(soclinux_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .SET(sys_rst) 
);
defparam soclinux_storage_3_s0.INIT=1'b1;
  DFFRE soclinux_storage_2_s0 (
    .Q(soclinux_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_storage_1_s0 (
    .Q(soclinux_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_storage_0_s0 (
    .Q(soclinux_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank5_clk_divider0_re),
    .RESET(sys_rst) 
);
defparam soclinux_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[31]),
    .D(n16944_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[30]),
    .D(n16946_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[29]),
    .D(n16948_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[28]),
    .D(n16950_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[27]),
    .D(n16952_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[26]),
    .D(n16954_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[25]),
    .D(n16956_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[24]),
    .D(n16958_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[23]),
    .D(n16960_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[22]),
    .D(n16962_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[21]),
    .D(n16964_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[20]),
    .D(n16966_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[19]),
    .D(n16968_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[18]),
    .D(n16970_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[17]),
    .D(n16972_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[16]),
    .D(n16974_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[15]),
    .D(n16976_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[14]),
    .D(n16978_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[13]),
    .D(n16980_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[12]),
    .D(n16982_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[11]),
    .D(n16984_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[10]),
    .D(n16986_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[9]),
    .D(n16988_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[8]),
    .D(n16990_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .D(n16992_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .D(n16994_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .D(n16996_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .D(n16998_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .D(n17000_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .D(n17002_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .D(n17004_9),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .D(n17005_14),
    .CLK(sys_clk),
    .RESET(n17006_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_31_s0 (
    .Q(soclinux_timer_load_storage[31]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_31_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_30_s0 (
    .Q(soclinux_timer_load_storage[30]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_30_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_29_s0 (
    .Q(soclinux_timer_load_storage[29]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_29_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_28_s0 (
    .Q(soclinux_timer_load_storage[28]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_28_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_27_s0 (
    .Q(soclinux_timer_load_storage[27]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_27_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_26_s0 (
    .Q(soclinux_timer_load_storage[26]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_26_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_25_s0 (
    .Q(soclinux_timer_load_storage[25]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_25_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_24_s0 (
    .Q(soclinux_timer_load_storage[24]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_24_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_23_s0 (
    .Q(soclinux_timer_load_storage[23]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_23_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_22_s0 (
    .Q(soclinux_timer_load_storage[22]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_22_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_21_s0 (
    .Q(soclinux_timer_load_storage[21]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_21_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_20_s0 (
    .Q(soclinux_timer_load_storage[20]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_20_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_19_s0 (
    .Q(soclinux_timer_load_storage[19]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_19_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_18_s0 (
    .Q(soclinux_timer_load_storage[18]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_18_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_17_s0 (
    .Q(soclinux_timer_load_storage[17]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_17_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_16_s0 (
    .Q(soclinux_timer_load_storage[16]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_16_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_15_s0 (
    .Q(soclinux_timer_load_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_15_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_14_s0 (
    .Q(soclinux_timer_load_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_14_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_13_s0 (
    .Q(soclinux_timer_load_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_13_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_12_s0 (
    .Q(soclinux_timer_load_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_12_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_11_s0 (
    .Q(soclinux_timer_load_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_11_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_10_s0 (
    .Q(soclinux_timer_load_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_10_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_9_s0 (
    .Q(soclinux_timer_load_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_9_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_8_s0 (
    .Q(soclinux_timer_load_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_8_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_7_s0 (
    .Q(soclinux_timer_load_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_7_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_6_s0 (
    .Q(soclinux_timer_load_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_6_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_5_s0 (
    .Q(soclinux_timer_load_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_5_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_4_s0 (
    .Q(soclinux_timer_load_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_4_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_3_s0 (
    .Q(soclinux_timer_load_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_2_s0 (
    .Q(soclinux_timer_load_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_1_s0 (
    .Q(soclinux_timer_load_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_timer_load_storage_0_s0 (
    .Q(soclinux_timer_load_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_load0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_load_storage_0_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_31_s0 (
    .Q(soclinux_timer_reload_storage[31]),
    .D(builder_soclinux_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_31_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_30_s0 (
    .Q(soclinux_timer_reload_storage[30]),
    .D(builder_soclinux_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_30_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_29_s0 (
    .Q(soclinux_timer_reload_storage[29]),
    .D(builder_soclinux_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_29_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_28_s0 (
    .Q(soclinux_timer_reload_storage[28]),
    .D(builder_soclinux_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_28_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_27_s0 (
    .Q(soclinux_timer_reload_storage[27]),
    .D(builder_soclinux_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_27_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_26_s0 (
    .Q(soclinux_timer_reload_storage[26]),
    .D(builder_soclinux_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_26_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_25_s0 (
    .Q(soclinux_timer_reload_storage[25]),
    .D(builder_soclinux_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_25_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_24_s0 (
    .Q(soclinux_timer_reload_storage[24]),
    .D(builder_soclinux_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_24_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_23_s0 (
    .Q(soclinux_timer_reload_storage[23]),
    .D(builder_soclinux_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_23_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_22_s0 (
    .Q(soclinux_timer_reload_storage[22]),
    .D(builder_soclinux_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_22_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_21_s0 (
    .Q(soclinux_timer_reload_storage[21]),
    .D(builder_soclinux_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_21_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_20_s0 (
    .Q(soclinux_timer_reload_storage[20]),
    .D(builder_soclinux_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_20_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_19_s0 (
    .Q(soclinux_timer_reload_storage[19]),
    .D(builder_soclinux_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_19_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_18_s0 (
    .Q(soclinux_timer_reload_storage[18]),
    .D(builder_soclinux_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_18_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_17_s0 (
    .Q(soclinux_timer_reload_storage[17]),
    .D(builder_soclinux_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_17_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_16_s0 (
    .Q(soclinux_timer_reload_storage[16]),
    .D(builder_soclinux_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_16_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_15_s0 (
    .Q(soclinux_timer_reload_storage[15]),
    .D(builder_soclinux_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_15_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_14_s0 (
    .Q(soclinux_timer_reload_storage[14]),
    .D(builder_soclinux_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_14_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_13_s0 (
    .Q(soclinux_timer_reload_storage[13]),
    .D(builder_soclinux_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_13_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_12_s0 (
    .Q(soclinux_timer_reload_storage[12]),
    .D(builder_soclinux_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_12_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_11_s0 (
    .Q(soclinux_timer_reload_storage[11]),
    .D(builder_soclinux_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_11_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_10_s0 (
    .Q(soclinux_timer_reload_storage[10]),
    .D(builder_soclinux_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_10_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_9_s0 (
    .Q(soclinux_timer_reload_storage[9]),
    .D(builder_soclinux_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_9_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_8_s0 (
    .Q(soclinux_timer_reload_storage[8]),
    .D(builder_soclinux_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_8_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_7_s0 (
    .Q(soclinux_timer_reload_storage[7]),
    .D(builder_soclinux_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_7_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_6_s0 (
    .Q(soclinux_timer_reload_storage[6]),
    .D(builder_soclinux_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_6_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_5_s0 (
    .Q(soclinux_timer_reload_storage[5]),
    .D(builder_soclinux_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_5_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_4_s0 (
    .Q(soclinux_timer_reload_storage[4]),
    .D(builder_soclinux_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_4_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_3_s0 (
    .Q(soclinux_timer_reload_storage[3]),
    .D(builder_soclinux_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_3_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_2_s0 (
    .Q(soclinux_timer_reload_storage[2]),
    .D(builder_soclinux_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_2_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_1_s0 (
    .Q(soclinux_timer_reload_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_timer_reload_storage_0_s0 (
    .Q(soclinux_timer_reload_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_reload0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_reload_storage_0_s0.INIT=1'b0;
  DFFRE soclinux_timer_en_storage_s0 (
    .Q(soclinux_timer_en_storage),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_en0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_en_storage_s0.INIT=1'b0;
  DFFRE soclinux_timer_update_value_storage_s0 (
    .Q(soclinux_timer_update_value_storage),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_update_value0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_update_value_storage_s0.INIT=1'b0;
  DFFR soclinux_timer_update_value_re_s0 (
    .Q(soclinux_timer_update_value_re),
    .D(builder_csr_bankarray_csrbank6_update_value0_re),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_update_value_re_s0.INIT=1'b0;
  DFFRE soclinux_timer_pending_r_s0 (
    .Q(soclinux_timer_pending_r),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_ev_pending_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_pending_r_s0.INIT=1'b0;
  DFFR soclinux_timer_pending_re_s0 (
    .Q(soclinux_timer_pending_re),
    .D(builder_csr_bankarray_csrbank6_ev_pending_re),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_timer_pending_re_s0.INIT=1'b0;
  DFFRE soclinux_timer_enable_storage_s0 (
    .Q(soclinux_timer_enable_storage),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank6_ev_enable0_re),
    .RESET(sys_rst) 
);
defparam soclinux_timer_enable_storage_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[7]),
    .D(storage_1_dat1[7]),
    .CLK(sys_clk),
    .RESET(n17136_6) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[6]),
    .D(storage_1_dat1[6]),
    .CLK(sys_clk),
    .RESET(n17136_6) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[5]),
    .D(storage_1_dat1[5]),
    .CLK(sys_clk),
    .RESET(n17136_6) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[4]),
    .D(storage_1_dat1[4]),
    .CLK(sys_clk),
    .RESET(n17136_6) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[3]),
    .D(storage_1_dat1[3]),
    .CLK(sys_clk),
    .RESET(n17136_6) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[2]),
    .D(storage_1_dat1[2]),
    .CLK(sys_clk),
    .RESET(n17136_6) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[1]),
    .D(n17134_10),
    .CLK(sys_clk),
    .RESET(n17142_4) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface7_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[0]),
    .D(n17135_16),
    .CLK(sys_clk),
    .RESET(n17142_4) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE soclinux_uart_pending_r_1_s0 (
    .Q(soclinux_uart_pending_r[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank7_ev_pending_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_pending_r_1_s0.INIT=1'b0;
  DFFRE soclinux_uart_pending_r_0_s0 (
    .Q(soclinux_uart_pending_r[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank7_ev_pending_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_pending_r_0_s0.INIT=1'b0;
  DFFR soclinux_uart_pending_re_s0 (
    .Q(soclinux_uart_pending_re),
    .D(builder_csr_bankarray_csrbank7_ev_pending_re),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_uart_pending_re_s0.INIT=1'b0;
  DFFRE soclinux_uart_enable_storage_1_s0 (
    .Q(soclinux_uart_enable_storage[1]),
    .D(builder_soclinux_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank7_ev_enable0_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_enable_storage_1_s0.INIT=1'b0;
  DFFRE soclinux_uart_enable_storage_0_s0 (
    .Q(soclinux_uart_enable_storage[0]),
    .D(builder_soclinux_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_csr_bankarray_csrbank7_ev_enable0_re),
    .RESET(sys_rst) 
);
defparam soclinux_uart_enable_storage_0_s0.INIT=1'b0;
  DFF builder_multiregimpl0_regs0_s0 (
    .Q(builder_multiregimpl0_regs0),
    .D(serial_rx_d),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl0_regs0_s0.INIT=1'b0;
  DFF builder_multiregimpl0_regs1_s0 (
    .Q(builder_multiregimpl0_regs1),
    .D(builder_multiregimpl0_regs0),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl0_regs1_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs0_4_s0 (
    .Q(builder_multiregimpl2_regs0[4]),
    .D(n18715_6),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs0_4_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs0_3_s0 (
    .Q(builder_multiregimpl2_regs0[3]),
    .D(n18716_6),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs0_3_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs0_2_s0 (
    .Q(builder_multiregimpl2_regs0[2]),
    .D(n18717_6),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs0_2_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs0_1_s0 (
    .Q(builder_multiregimpl2_regs0[1]),
    .D(n18718_6),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs0_1_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs0_0_s0 (
    .Q(builder_multiregimpl2_regs0[0]),
    .D(n18719_6),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs0_0_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs1_4_s0 (
    .Q(builder_multiregimpl2_regs1[4]),
    .D(builder_multiregimpl2_regs0[4]),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs1_4_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs1_3_s0 (
    .Q(builder_multiregimpl2_regs1[3]),
    .D(builder_multiregimpl2_regs0[3]),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs1_3_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs1_2_s0 (
    .Q(builder_multiregimpl2_regs1[2]),
    .D(builder_multiregimpl2_regs0[2]),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs1_2_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs1_1_s0 (
    .Q(builder_multiregimpl2_regs1[1]),
    .D(builder_multiregimpl2_regs0[1]),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs1_1_s0.INIT=1'b0;
  DFF builder_multiregimpl2_regs1_0_s0 (
    .Q(builder_multiregimpl2_regs1[0]),
    .D(builder_multiregimpl2_regs0[0]),
    .CLK(sys_clk) 
);
defparam builder_multiregimpl2_regs1_0_s0.INIT=1'b0;
  DFF sram_adr0_6_s0 (
    .Q(sram_adr0[6]),
    .D(soclinux_pbus_adr[6]),
    .CLK(sys_clk) 
);
  DFF sram_adr0_5_s0 (
    .Q(sram_adr0[5]),
    .D(soclinux_pbus_adr[5]),
    .CLK(sys_clk) 
);
  DFF sram_adr0_4_s0 (
    .Q(sram_adr0[4]),
    .D(soclinux_pbus_adr[4]),
    .CLK(sys_clk) 
);
  DFF sram_adr0_3_s0 (
    .Q(sram_adr0[3]),
    .D(soclinux_pbus_adr[3]),
    .CLK(sys_clk) 
);
  DFF sram_adr0_2_s0 (
    .Q(sram_adr0[2]),
    .D(soclinux_pbus_adr[2]),
    .CLK(sys_clk) 
);
  DFF mem_adr0_4_s0 (
    .Q(mem_adr0[4]),
    .D(builder_soclinux_adr[4]),
    .CLK(sys_clk) 
);
  DFF mem_adr0_3_s0 (
    .Q(mem_adr0[3]),
    .D(builder_soclinux_adr[3]),
    .CLK(sys_clk) 
);
  DFF mem_adr0_2_s0 (
    .Q(mem_adr0[2]),
    .D(builder_soclinux_adr[2]),
    .CLK(sys_clk) 
);
  DFF mem_adr0_1_s0 (
    .Q(mem_adr0[1]),
    .D(builder_soclinux_adr[1]),
    .CLK(sys_clk) 
);
  DFF mem_adr0_0_s0 (
    .Q(mem_adr0[0]),
    .D(builder_soclinux_adr[0]),
    .CLK(sys_clk) 
);
  DFFE storage_dat1_7_s0 (
    .Q(storage_dat1[7]),
    .D(n21210_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_6_s0 (
    .Q(storage_dat1[6]),
    .D(n21211_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_5_s0 (
    .Q(storage_dat1[5]),
    .D(n21212_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_4_s0 (
    .Q(storage_dat1[4]),
    .D(n21213_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_3_s0 (
    .Q(storage_dat1[3]),
    .D(n21214_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_2_s0 (
    .Q(storage_dat1[2]),
    .D(n21215_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_1_s0 (
    .Q(storage_dat1[1]),
    .D(n21216_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_0_s0 (
    .Q(storage_dat1[0]),
    .D(n21217_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_7_s0 (
    .Q(storage_1_dat1[7]),
    .D(n21284_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_6_s0 (
    .Q(storage_1_dat1[6]),
    .D(n21285_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_5_s0 (
    .Q(storage_1_dat1[5]),
    .D(n21286_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_4_s0 (
    .Q(storage_1_dat1[4]),
    .D(n21287_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_3_s0 (
    .Q(storage_1_dat1[3]),
    .D(n21288_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_2_s0 (
    .Q(storage_1_dat1[2]),
    .D(n21289_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_1_s0 (
    .Q(storage_1_dat1[1]),
    .D(n21290_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_0_s0 (
    .Q(storage_1_dat1[0]),
    .D(n21291_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_syncfifo_re) 
);
  DFFR gw2ddrphy_lock_d_s0 (
    .Q(gw2ddrphy_lock_d),
    .D(builder_multiregimpl1_regs1),
    .CLK(clk27_d),
    .RESET(crg_reset1) 
);
defparam gw2ddrphy_lock_d_s0.INIT=1'b0;
  DFFS soclinux_sdram_dfi_p1_cs_n_s1 (
    .Q(soclinux_sdram_dfi_p1_cs_n),
    .D(sys_rst),
    .CLK(sys_clk),
    .SET(GND) 
);
defparam soclinux_sdram_dfi_p1_cs_n_s1.INIT=1'b1;
  DFF soclinux_rx_phase_31_s1 (
    .Q(soclinux_rx_phase[31]),
    .D(soclinux_rx_phase_31_9),
    .CLK(sys_clk) 
);
defparam soclinux_rx_phase_31_s1.INIT=1'b0;
  DFF soclinux_tx_phase_28_s1 (
    .Q(soclinux_tx_phase[28]),
    .D(soclinux_tx_phase_28_9),
    .CLK(sys_clk) 
);
defparam soclinux_tx_phase_28_s1.INIT=1'b0;
  DFFSE crg_por_count_0_s2 (
    .Q(crg_por_count[0]),
    .D(n13364_7),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_0_s2.INIT=1'b1;
  DFFSE crg_por_count_1_s2 (
    .Q(crg_por_count[1]),
    .D(n13363_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_1_s2.INIT=1'b1;
  DFFSE crg_por_count_2_s2 (
    .Q(crg_por_count[2]),
    .D(n13362_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_2_s2.INIT=1'b1;
  DFFSE crg_por_count_3_s2 (
    .Q(crg_por_count[3]),
    .D(n13361_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_3_s2.INIT=1'b1;
  DFFSE crg_por_count_4_s2 (
    .Q(crg_por_count[4]),
    .D(n13360_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_4_s2.INIT=1'b1;
  DFFSE crg_por_count_5_s2 (
    .Q(crg_por_count[5]),
    .D(n13359_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_5_s2.INIT=1'b1;
  DFFSE crg_por_count_6_s2 (
    .Q(crg_por_count[6]),
    .D(n13358_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_6_s2.INIT=1'b1;
  DFFSE crg_por_count_7_s2 (
    .Q(crg_por_count[7]),
    .D(n13357_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_7_s2.INIT=1'b1;
  DFFSE crg_por_count_8_s2 (
    .Q(crg_por_count[8]),
    .D(n13356_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_8_s2.INIT=1'b1;
  DFFSE crg_por_count_9_s2 (
    .Q(crg_por_count[9]),
    .D(n13355_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_9_s2.INIT=1'b1;
  DFFSE crg_por_count_10_s2 (
    .Q(crg_por_count[10]),
    .D(n13354_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_10_s2.INIT=1'b1;
  DFFSE crg_por_count_11_s2 (
    .Q(crg_por_count[11]),
    .D(n13353_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_11_s2.INIT=1'b1;
  DFFSE crg_por_count_12_s2 (
    .Q(crg_por_count[12]),
    .D(n13352_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_12_s2.INIT=1'b1;
  DFFSE crg_por_count_13_s2 (
    .Q(crg_por_count[13]),
    .D(n13351_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_13_s2.INIT=1'b1;
  DFFSE crg_por_count_14_s2 (
    .Q(crg_por_count[14]),
    .D(n13350_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_14_s2.INIT=1'b1;
  DFFSE crg_por_count_15_s2 (
    .Q(crg_por_count[15]),
    .D(n13349_2),
    .CLK(clk27_d),
    .CE(crg_reset1),
    .SET(GND) 
);
defparam crg_por_count_15_s2.INIT=1'b1;
  DFFRE gw2ddrphy_counter_6_s1 (
    .Q(gw2ddrphy_counter[6]),
    .D(n13297_5),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_6_s1.INIT=1'b0;
  DFFRE gw2ddrphy_counter_5_s1 (
    .Q(gw2ddrphy_counter[5]),
    .D(n13298_5),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_5_s1.INIT=1'b0;
  DFFRE gw2ddrphy_counter_4_s1 (
    .Q(gw2ddrphy_counter[4]),
    .D(n13299_5),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_4_s1.INIT=1'b0;
  DFFRE gw2ddrphy_counter_3_s1 (
    .Q(gw2ddrphy_counter[3]),
    .D(n13300_5),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_3_s1.INIT=1'b0;
  DFFRE gw2ddrphy_counter_2_s1 (
    .Q(gw2ddrphy_counter[2]),
    .D(n13301_5),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_2_s1.INIT=1'b0;
  DFFRE gw2ddrphy_counter_1_s1 (
    .Q(gw2ddrphy_counter[1]),
    .D(n13302_5),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_1_s1.INIT=1'b0;
  DFFRE gw2ddrphy_counter_0_s1 (
    .Q(gw2ddrphy_counter[0]),
    .D(n13303_7),
    .CLK(clk27_d),
    .CE(gw2ddrphy_counter_6_8),
    .RESET(n25917_4) 
);
defparam gw2ddrphy_counter_0_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_pending_s1 (
    .Q(soclinux_uart_tx_pending),
    .D(n13701_5),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_pending_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_pending_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_pending_s1 (
    .Q(soclinux_uart_rx_pending),
    .D(n13705_3),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_pending_10),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_pending_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_readable_s1 (
    .Q(soclinux_uart_tx_fifo_readable),
    .D(soclinux_uart_tx_fifo_syncfifo_re),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_readable_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_readable_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_level0_4_s1 (
    .Q(soclinux_uart_tx_fifo_level0[4]),
    .D(n13752_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_level0_3_s1 (
    .Q(soclinux_uart_tx_fifo_level0[3]),
    .D(n13753_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_level0_2_s1 (
    .Q(soclinux_uart_tx_fifo_level0[2]),
    .D(n13754_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_level0_1_s1 (
    .Q(soclinux_uart_tx_fifo_level0[1]),
    .D(n13755_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE soclinux_uart_tx_fifo_level0_0_s1 (
    .Q(soclinux_uart_tx_fifo_level0[0]),
    .D(n13756_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_tx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_readable_s1 (
    .Q(soclinux_uart_rx_fifo_readable),
    .D(soclinux_uart_rx_fifo_syncfifo_re),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_readable_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_readable_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_level0_4_s1 (
    .Q(soclinux_uart_rx_fifo_level0[4]),
    .D(n13802_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_level0_3_s1 (
    .Q(soclinux_uart_rx_fifo_level0[3]),
    .D(n13803_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_level0_2_s1 (
    .Q(soclinux_uart_rx_fifo_level0[2]),
    .D(n13804_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_level0_1_s1 (
    .Q(soclinux_uart_rx_fifo_level0[1]),
    .D(n13805_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE soclinux_uart_rx_fifo_level0_0_s1 (
    .Q(soclinux_uart_rx_fifo_level0[0]),
    .D(n13806_2),
    .CLK(sys_clk),
    .CE(soclinux_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam soclinux_uart_rx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE soclinux_timer_zero_pending_s1 (
    .Q(soclinux_timer_zero_pending),
    .D(n13939_3),
    .CLK(sys_clk),
    .CE(soclinux_timer_zero_pending_10),
    .RESET(sys_rst) 
);
defparam soclinux_timer_zero_pending_s1.INIT=1'b0;
  DFFRE gw2ddrphy_rdly0_2_s1 (
    .Q(gw2ddrphy_rdly0[2]),
    .D(n13942_5),
    .CLK(sys_clk),
    .CE(gw2ddrphy_rdly0_2_16),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rdly0_2_s1.INIT=1'b0;
  DFFRE gw2ddrphy_rdly0_1_s1 (
    .Q(gw2ddrphy_rdly0[1]),
    .D(n13943_5),
    .CLK(sys_clk),
    .CE(gw2ddrphy_rdly0_2_16),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rdly0_1_s1.INIT=1'b0;
  DFFRE gw2ddrphy_burstdet_seen_status_1_s1 (
    .Q(gw2ddrphy_burstdet_seen_status[1]),
    .D(n14007_3),
    .CLK(sys_clk),
    .CE(gw2ddrphy_burstdet_seen_status_1_12),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_burstdet_seen_status_1_s1.INIT=1'b0;
  DFFRE gw2ddrphy_burstdet_seen_status_0_s1 (
    .Q(gw2ddrphy_burstdet_seen_status[0]),
    .D(n13955_3),
    .CLK(sys_clk),
    .CE(gw2ddrphy_burstdet_seen_status_0_10),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_burstdet_seen_status_0_s1.INIT=1'b0;
  DFFRE gw2ddrphy_rdly1_2_s1 (
    .Q(gw2ddrphy_rdly1[2]),
    .D(n13994_5),
    .CLK(sys_clk),
    .CE(gw2ddrphy_rdly1_2_10),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rdly1_2_s1.INIT=1'b0;
  DFFRE gw2ddrphy_rdly1_1_s1 (
    .Q(gw2ddrphy_rdly1[1]),
    .D(n13995_5),
    .CLK(sys_clk),
    .CE(gw2ddrphy_rdly1_2_10),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rdly1_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_6_s1 (
    .Q(soclinux_sdram_sequencer_counter[6]),
    .D(n14383_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_6_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_5_s1 (
    .Q(soclinux_sdram_sequencer_counter[5]),
    .D(n14384_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_5_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_4_s1 (
    .Q(soclinux_sdram_sequencer_counter[4]),
    .D(n14385_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_4_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_3_s1 (
    .Q(soclinux_sdram_sequencer_counter[3]),
    .D(n14386_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_3_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_2_s1 (
    .Q(soclinux_sdram_sequencer_counter[2]),
    .D(n14387_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_1_s1 (
    .Q(soclinux_sdram_sequencer_counter[1]),
    .D(n14388_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_sequencer_counter_0_s1 (
    .Q(soclinux_sdram_sequencer_counter[0]),
    .D(n14389_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_sequencer_counter_6_8),
    .RESET(n26456_5) 
);
defparam soclinux_sdram_sequencer_counter_0_s1.INIT=1'b0;
  DFFRE soclinux_sdram_zqcs_executer_counter_5_s1 (
    .Q(soclinux_sdram_zqcs_executer_counter[5]),
    .D(n14490_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_zqcs_executer_counter_5_16),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_5_s1.INIT=1'b0;
  DFFRE soclinux_sdram_zqcs_executer_counter_4_s1 (
    .Q(soclinux_sdram_zqcs_executer_counter[4]),
    .D(n14491_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_zqcs_executer_counter_5_16),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_4_s1.INIT=1'b0;
  DFFRE soclinux_sdram_zqcs_executer_counter_3_s1 (
    .Q(soclinux_sdram_zqcs_executer_counter[3]),
    .D(n14492_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_zqcs_executer_counter_5_16),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_3_s1.INIT=1'b0;
  DFFRE soclinux_sdram_zqcs_executer_counter_2_s1 (
    .Q(soclinux_sdram_zqcs_executer_counter[2]),
    .D(n14493_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_zqcs_executer_counter_5_16),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_zqcs_executer_counter_1_s1 (
    .Q(soclinux_sdram_zqcs_executer_counter[1]),
    .D(n14494_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_zqcs_executer_counter_5_16),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_refresher_state_1_s1 (
    .Q(builder_soclinux_refresher_state[1]),
    .D(builder_soclinux_refresher_next_state[1]),
    .CLK(sys_clk),
    .CE(n4075_3),
    .RESET(sys_rst) 
);
defparam builder_soclinux_refresher_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_refresher_state_0_s1 (
    .Q(builder_soclinux_refresher_state[0]),
    .D(builder_soclinux_refresher_next_state[0]),
    .CLK(sys_clk),
    .CE(n4075_3),
    .RESET(sys_rst) 
);
defparam builder_soclinux_refresher_state_0_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_level_2_s1 (
    .Q(soclinux_sdram_bankmachine0_level[2]),
    .D(n14572_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_level_3_19),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine0_twtpcon_count[2]),
    .D(n14609_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine0_trccon_count[1]),
    .D(n14624_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_trccon_count_1_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine0_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine0_trascon_count[1]),
    .D(n14637_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine0_trascon_count_1_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_level_2_s1 (
    .Q(soclinux_sdram_bankmachine1_level[2]),
    .D(n14707_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_level_3_20),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine1_twtpcon_count[2]),
    .D(n14744_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_twtpcon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine1_twtpcon_count[1]),
    .D(n14745_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine1_trccon_count[1]),
    .D(n14759_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_trccon_count_1_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine1_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine1_trascon_count[1]),
    .D(n14772_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine1_trascon_count_1_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_level_2_s1 (
    .Q(soclinux_sdram_bankmachine2_level[2]),
    .D(n14842_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_level_3_14),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine2_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine2_twtpcon_count[2]),
    .D(n14879_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine2_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_level_2_s1 (
    .Q(soclinux_sdram_bankmachine3_level[2]),
    .D(n14977_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_level_3_20),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine3_twtpcon_count[2]),
    .D(n15014_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine3_trccon_count[1]),
    .D(n15029_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_trccon_count_1_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine3_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine3_trascon_count[1]),
    .D(n15042_7),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine3_trascon_count_1_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_level_3_s1 (
    .Q(soclinux_sdram_bankmachine4_level[3]),
    .D(n15111_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_level_3_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_level_2_s1 (
    .Q(soclinux_sdram_bankmachine4_level[2]),
    .D(n15112_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_level_1_s1 (
    .Q(soclinux_sdram_bankmachine4_level[1]),
    .D(n15113_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_level_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_level_0_s1 (
    .Q(soclinux_sdram_bankmachine4_level[0]),
    .D(n15114_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_level_0_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine4_twtpcon_count[2]),
    .D(n15149_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine4_trccon_count[1]),
    .D(n15164_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_trccon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine4_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine4_trascon_count[1]),
    .D(n15177_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine4_trascon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_level_2_s1 (
    .Q(soclinux_sdram_bankmachine5_level[2]),
    .D(n15247_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_level_3_14),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine5_twtpcon_count[2]),
    .D(n15284_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine5_trccon_count[1]),
    .D(n15299_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_trccon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine5_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine5_trascon_count[1]),
    .D(n15312_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine5_trascon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_level_3_s1 (
    .Q(soclinux_sdram_bankmachine6_level[3]),
    .D(n15381_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_level_3_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_level_2_s1 (
    .Q(soclinux_sdram_bankmachine6_level[2]),
    .D(n15382_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_level_1_s1 (
    .Q(soclinux_sdram_bankmachine6_level[1]),
    .D(n15383_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_level_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_level_0_s1 (
    .Q(soclinux_sdram_bankmachine6_level[0]),
    .D(n15384_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_level_3_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_level_0_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine6_twtpcon_count[2]),
    .D(n15419_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine6_trccon_count[1]),
    .D(n15434_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_trccon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine6_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine6_trascon_count[1]),
    .D(n15447_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine6_trascon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_level_2_s1 (
    .Q(soclinux_sdram_bankmachine7_level[2]),
    .D(n15517_4),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_level_3_19),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_level_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_twtpcon_count_2_s1 (
    .Q(soclinux_sdram_bankmachine7_twtpcon_count[2]),
    .D(n15554_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_twtpcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_trccon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine7_trccon_count[1]),
    .D(n15569_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_trccon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_trccon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_bankmachine7_trascon_count_1_s1 (
    .Q(soclinux_sdram_bankmachine7_trascon_count[1]),
    .D(n15582_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_bankmachine7_trascon_count_1_8),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_trascon_count_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_time0_3_s1 (
    .Q(soclinux_sdram_time0[3]),
    .D(n15597_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_time0_4_14),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time0_3_s1.INIT=1'b0;
  DFFRE soclinux_sdram_time0_2_s1 (
    .Q(soclinux_sdram_time0[2]),
    .D(n15598_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_time0_4_14),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time0_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_time0_1_s1 (
    .Q(soclinux_sdram_time0[1]),
    .D(n15599_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_time0_4_14),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time0_1_s1.INIT=1'b0;
  DFFRE soclinux_sdram_time1_2_s1 (
    .Q(soclinux_sdram_time1[2]),
    .D(n15614_6),
    .CLK(sys_clk),
    .CE(soclinux_sdram_time1_3_17),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time1_2_s1.INIT=1'b0;
  DFFRE soclinux_sdram_twtrcon_count_2_s1 (
    .Q(soclinux_sdram_twtrcon_count[2]),
    .D(n16006_5),
    .CLK(sys_clk),
    .CE(soclinux_sdram_twtrcon_count_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_twtrcon_count_2_s1.INIT=1'b0;
  DFFRE spisdcard_clk_s3 (
    .Q(spisdcard_clk_d),
    .D(n16170_8),
    .CLK(sys_clk),
    .CE(spisdcard_clk_9),
    .RESET(sys_rst) 
);
defparam spisdcard_clk_s3.INIT=1'b0;
  DFFRE soclinux_mosi_sel_2_s1 (
    .Q(soclinux_mosi_sel[2]),
    .D(n16198_5),
    .CLK(sys_clk),
    .CE(soclinux_mosi_sel_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_sel_2_s1.INIT=1'b0;
  DFFRE soclinux_mosi_sel_1_s1 (
    .Q(soclinux_mosi_sel[1]),
    .D(n16199_5),
    .CLK(sys_clk),
    .CE(soclinux_mosi_sel_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_sel_1_s1.INIT=1'b0;
  DFFRE soclinux_mosi_sel_0_s1 (
    .Q(soclinux_mosi_sel[0]),
    .D(n16200_5),
    .CLK(sys_clk),
    .CE(soclinux_mosi_sel_2_10),
    .RESET(sys_rst) 
);
defparam soclinux_mosi_sel_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_litedramwishbone2native_state_1_s1 (
    .Q(builder_soclinux_litedramwishbone2native_state[1]),
    .D(builder_soclinux_litedramwishbone2native_next_state_1_19),
    .CLK(sys_clk),
    .CE(builder_soclinux_litedramwishbone2native_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_litedramwishbone2native_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_litedramwishbone2native_state_0_s1 (
    .Q(builder_soclinux_litedramwishbone2native_state[0]),
    .D(builder_soclinux_litedramwishbone2native_next_state_0_15),
    .CLK(sys_clk),
    .CE(builder_soclinux_litedramwishbone2native_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_litedramwishbone2native_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine0_state_2_s1 (
    .Q(builder_soclinux_bankmachine0_state[2]),
    .D(builder_soclinux_bankmachine0_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine0_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine0_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine0_state_1_s1 (
    .Q(builder_soclinux_bankmachine0_state[1]),
    .D(builder_soclinux_bankmachine0_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine0_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine0_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine0_state_0_s1 (
    .Q(builder_soclinux_bankmachine0_state[0]),
    .D(builder_soclinux_bankmachine0_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine0_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine0_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine1_state_2_s1 (
    .Q(builder_soclinux_bankmachine1_state[2]),
    .D(builder_soclinux_bankmachine1_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine1_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine1_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine1_state_1_s1 (
    .Q(builder_soclinux_bankmachine1_state[1]),
    .D(builder_soclinux_bankmachine1_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine1_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine1_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine1_state_0_s1 (
    .Q(builder_soclinux_bankmachine1_state[0]),
    .D(builder_soclinux_bankmachine1_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine1_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine1_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine2_state_2_s1 (
    .Q(builder_soclinux_bankmachine2_state[2]),
    .D(builder_soclinux_bankmachine2_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine2_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine2_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine2_state_1_s1 (
    .Q(builder_soclinux_bankmachine2_state[1]),
    .D(builder_soclinux_bankmachine2_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine2_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine2_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine2_state_0_s1 (
    .Q(builder_soclinux_bankmachine2_state[0]),
    .D(builder_soclinux_bankmachine2_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine2_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine2_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine3_state_2_s1 (
    .Q(builder_soclinux_bankmachine3_state[2]),
    .D(builder_soclinux_bankmachine3_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine3_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine3_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine3_state_1_s1 (
    .Q(builder_soclinux_bankmachine3_state[1]),
    .D(builder_soclinux_bankmachine3_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine3_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine3_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine3_state_0_s1 (
    .Q(builder_soclinux_bankmachine3_state[0]),
    .D(builder_soclinux_bankmachine3_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine3_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine3_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine4_state_2_s1 (
    .Q(builder_soclinux_bankmachine4_state[2]),
    .D(builder_soclinux_bankmachine4_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine4_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine4_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine4_state_1_s1 (
    .Q(builder_soclinux_bankmachine4_state[1]),
    .D(builder_soclinux_bankmachine4_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine4_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine4_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine4_state_0_s1 (
    .Q(builder_soclinux_bankmachine4_state[0]),
    .D(builder_soclinux_bankmachine4_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine4_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine4_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine5_state_2_s1 (
    .Q(builder_soclinux_bankmachine5_state[2]),
    .D(builder_soclinux_bankmachine5_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine5_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine5_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine5_state_1_s1 (
    .Q(builder_soclinux_bankmachine5_state[1]),
    .D(builder_soclinux_bankmachine5_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine5_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine5_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine5_state_0_s1 (
    .Q(builder_soclinux_bankmachine5_state[0]),
    .D(builder_soclinux_bankmachine5_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine5_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine5_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine6_state_2_s1 (
    .Q(builder_soclinux_bankmachine6_state[2]),
    .D(builder_soclinux_bankmachine6_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine6_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine6_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine6_state_1_s1 (
    .Q(builder_soclinux_bankmachine6_state[1]),
    .D(builder_soclinux_bankmachine6_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine6_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine6_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine6_state_0_s1 (
    .Q(builder_soclinux_bankmachine6_state[0]),
    .D(builder_soclinux_bankmachine6_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine6_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine6_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine7_state_2_s1 (
    .Q(builder_soclinux_bankmachine7_state[2]),
    .D(builder_soclinux_bankmachine7_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine7_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine7_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine7_state_1_s1 (
    .Q(builder_soclinux_bankmachine7_state[1]),
    .D(builder_soclinux_bankmachine7_next_state_1_30),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine7_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine7_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_bankmachine7_state_0_s1 (
    .Q(builder_soclinux_bankmachine7_state[0]),
    .D(builder_soclinux_bankmachine7_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_bankmachine7_state_0_10),
    .RESET(sys_rst) 
);
defparam builder_soclinux_bankmachine7_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_multiplexer_state_3_s1 (
    .Q(builder_soclinux_multiplexer_state[3]),
    .D(builder_soclinux_multiplexer_next_state[3]),
    .CLK(sys_clk),
    .CE(builder_soclinux_multiplexer_state_3_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_multiplexer_state_3_s1.INIT=1'b0;
  DFFRE builder_soclinux_multiplexer_state_2_s1 (
    .Q(builder_soclinux_multiplexer_state[2]),
    .D(builder_soclinux_multiplexer_next_state[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_multiplexer_state_3_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_multiplexer_state_2_s1.INIT=1'b0;
  DFFRE builder_soclinux_multiplexer_state_1_s1 (
    .Q(builder_soclinux_multiplexer_state[1]),
    .D(builder_soclinux_multiplexer_next_state_1_45),
    .CLK(sys_clk),
    .CE(builder_soclinux_multiplexer_state_3_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_multiplexer_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_multiplexer_state_0_s1 (
    .Q(builder_soclinux_multiplexer_state[0]),
    .D(builder_soclinux_multiplexer_next_state_0_45),
    .CLK(sys_clk),
    .CE(builder_soclinux_multiplexer_state_3_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_multiplexer_state_0_s1.INIT=1'b0;
  DFFRE builder_soclinux_fullmemorywe_state_1_s1 (
    .Q(builder_soclinux_fullmemorywe_state[1]),
    .D(builder_soclinux_fullmemorywe_next_state[1]),
    .CLK(sys_clk),
    .CE(builder_soclinux_fullmemorywe_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_fullmemorywe_state_1_s1.INIT=1'b0;
  DFFRE builder_soclinux_fullmemorywe_state_0_s1 (
    .Q(builder_soclinux_fullmemorywe_state[0]),
    .D(builder_soclinux_fullmemorywe_next_state[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_fullmemorywe_state_1_8),
    .RESET(sys_rst) 
);
defparam builder_soclinux_fullmemorywe_state_0_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_31_s1 (
    .Q(builder_soclinux_dat_w[31]),
    .D(soclinux_pbus_dat_w[31]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_31_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_30_s1 (
    .Q(builder_soclinux_dat_w[30]),
    .D(soclinux_pbus_dat_w[30]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_30_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_29_s1 (
    .Q(builder_soclinux_dat_w[29]),
    .D(soclinux_pbus_dat_w[29]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_29_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_28_s1 (
    .Q(builder_soclinux_dat_w[28]),
    .D(soclinux_pbus_dat_w[28]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_28_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_27_s1 (
    .Q(builder_soclinux_dat_w[27]),
    .D(soclinux_pbus_dat_w[27]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_27_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_26_s1 (
    .Q(builder_soclinux_dat_w[26]),
    .D(soclinux_pbus_dat_w[26]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_26_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_25_s1 (
    .Q(builder_soclinux_dat_w[25]),
    .D(soclinux_pbus_dat_w[25]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_25_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_24_s1 (
    .Q(builder_soclinux_dat_w[24]),
    .D(soclinux_pbus_dat_w[24]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_24_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_23_s1 (
    .Q(builder_soclinux_dat_w[23]),
    .D(soclinux_pbus_dat_w[23]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_23_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_22_s1 (
    .Q(builder_soclinux_dat_w[22]),
    .D(soclinux_pbus_dat_w[22]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_22_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_21_s1 (
    .Q(builder_soclinux_dat_w[21]),
    .D(soclinux_pbus_dat_w[21]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_21_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_20_s1 (
    .Q(builder_soclinux_dat_w[20]),
    .D(soclinux_pbus_dat_w[20]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_20_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_19_s1 (
    .Q(builder_soclinux_dat_w[19]),
    .D(soclinux_pbus_dat_w[19]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_19_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_18_s1 (
    .Q(builder_soclinux_dat_w[18]),
    .D(soclinux_pbus_dat_w[18]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_18_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_17_s1 (
    .Q(builder_soclinux_dat_w[17]),
    .D(soclinux_pbus_dat_w[17]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_17_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_16_s1 (
    .Q(builder_soclinux_dat_w[16]),
    .D(soclinux_pbus_dat_w[16]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_16_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_15_s1 (
    .Q(builder_soclinux_dat_w[15]),
    .D(soclinux_pbus_dat_w[15]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_15_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_14_s1 (
    .Q(builder_soclinux_dat_w[14]),
    .D(soclinux_pbus_dat_w[14]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_14_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_13_s1 (
    .Q(builder_soclinux_dat_w[13]),
    .D(soclinux_pbus_dat_w[13]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_13_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_12_s1 (
    .Q(builder_soclinux_dat_w[12]),
    .D(soclinux_pbus_dat_w[12]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_12_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_11_s1 (
    .Q(builder_soclinux_dat_w[11]),
    .D(soclinux_pbus_dat_w[11]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_11_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_10_s1 (
    .Q(builder_soclinux_dat_w[10]),
    .D(soclinux_pbus_dat_w[10]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_10_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_9_s1 (
    .Q(builder_soclinux_dat_w[9]),
    .D(soclinux_pbus_dat_w[9]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_9_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_8_s1 (
    .Q(builder_soclinux_dat_w[8]),
    .D(soclinux_pbus_dat_w[8]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_8_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_7_s1 (
    .Q(builder_soclinux_dat_w[7]),
    .D(soclinux_pbus_dat_w[7]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_7_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_6_s1 (
    .Q(builder_soclinux_dat_w[6]),
    .D(soclinux_pbus_dat_w[6]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_6_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_5_s1 (
    .Q(builder_soclinux_dat_w[5]),
    .D(soclinux_pbus_dat_w[5]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_5_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_4_s1 (
    .Q(builder_soclinux_dat_w[4]),
    .D(soclinux_pbus_dat_w[4]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_4_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_3_s1 (
    .Q(builder_soclinux_dat_w[3]),
    .D(soclinux_pbus_dat_w[3]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_3_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_2_s1 (
    .Q(builder_soclinux_dat_w[2]),
    .D(soclinux_pbus_dat_w[2]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_2_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_1_s1 (
    .Q(builder_soclinux_dat_w[1]),
    .D(soclinux_pbus_dat_w[1]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_1_s1.INIT=1'b0;
  DFFE builder_soclinux_dat_w_0_s1 (
    .Q(builder_soclinux_dat_w[0]),
    .D(soclinux_pbus_dat_w[0]),
    .CLK(sys_clk),
    .CE(builder_soclinux_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_soclinux_dat_w_0_s1.INIT=1'b0;
  DFFR soclinux_bus_errors_0_s1 (
    .Q(soclinux_bus_errors[0]),
    .D(n13525_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_bus_errors_0_s1.INIT=1'b0;
  DFFR soclinux_tx_count_3_s1 (
    .Q(soclinux_tx_count[3]),
    .D(n1489_13),
    .CLK(sys_clk),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_count_3_s1.INIT=1'b0;
  DFFR soclinux_tx_count_1_s1 (
    .Q(soclinux_tx_count[1]),
    .D(n1491_12),
    .CLK(sys_clk),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_count_1_s1.INIT=1'b0;
  DFFR soclinux_tx_count_0_s1 (
    .Q(soclinux_tx_count[0]),
    .D(n1492_9),
    .CLK(sys_clk),
    .RESET(soclinux_tx_count_rs232phytx_next_value0_3_12) 
);
defparam soclinux_tx_count_0_s1.INIT=1'b0;
  DFFR soclinux_rx_count_3_s1 (
    .Q(soclinux_rx_count[3]),
    .D(n1556_13),
    .CLK(sys_clk),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_count_3_s1.INIT=1'b0;
  DFFR soclinux_rx_count_1_s1 (
    .Q(soclinux_rx_count[1]),
    .D(n1558_12),
    .CLK(sys_clk),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_count_1_s1.INIT=1'b0;
  DFFR soclinux_rx_count_0_s1 (
    .Q(soclinux_rx_count[0]),
    .D(n1559_9),
    .CLK(sys_clk),
    .RESET(soclinux_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam soclinux_rx_count_0_s1.INIT=1'b0;
  DFFR gw2ddrphy_bitslip0_value_1_s1 (
    .Q(gw2ddrphy_bitslip0_value[1]),
    .D(n14110_12),
    .CLK(sys_clk),
    .RESET(n26396_3) 
);
defparam gw2ddrphy_bitslip0_value_1_s1.INIT=1'b0;
  DFFR gw2ddrphy_bitslip0_value_0_s1 (
    .Q(gw2ddrphy_bitslip0_value[0]),
    .D(n14048_8),
    .CLK(sys_clk),
    .RESET(n26396_3) 
);
defparam gw2ddrphy_bitslip0_value_0_s1.INIT=1'b0;
  DFFR gw2ddrphy_bitslip8_value_1_s1 (
    .Q(gw2ddrphy_bitslip8_value[1]),
    .D(n14182_12),
    .CLK(sys_clk),
    .RESET(n26412_3) 
);
defparam gw2ddrphy_bitslip8_value_1_s1.INIT=1'b0;
  DFFR gw2ddrphy_bitslip8_value_0_s1 (
    .Q(gw2ddrphy_bitslip8_value[0]),
    .D(n14120_8),
    .CLK(sys_clk),
    .RESET(n26412_3) 
);
defparam gw2ddrphy_bitslip8_value_0_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_63_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[63]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_63_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_63_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_62_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[62]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_62_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_62_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_61_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[61]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_61_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_61_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_60_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[60]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_60_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_60_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_59_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[59]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_59_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_59_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_58_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[58]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_58_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_58_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_57_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[57]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_57_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_57_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_56_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[56]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_56_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_56_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_55_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[55]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_55_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_55_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_54_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[54]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_54_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_54_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_53_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[53]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_53_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_53_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_52_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[52]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_52_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_52_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_51_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[51]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_51_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_51_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_50_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[50]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_50_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_50_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_49_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[49]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_49_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_49_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_48_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[48]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_48_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_48_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_47_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[47]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_47_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_47_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_46_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[46]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_46_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_46_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_45_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[45]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_45_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_45_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_44_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[44]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_44_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_44_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_43_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[43]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_43_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_43_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_42_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[42]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_42_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_42_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_41_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[41]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_41_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_41_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_40_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[40]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_40_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_40_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_39_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[39]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_39_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_39_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_38_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[38]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_38_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_38_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_37_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[37]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_37_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_37_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_36_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[36]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_36_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_36_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_35_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[35]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_35_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_35_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_34_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[34]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_34_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_34_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_33_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[33]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_33_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_33_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_32_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[32]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_32_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_32_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_31_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[31]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_31_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_31_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_30_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[30]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_30_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_30_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_29_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[29]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_29_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_29_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_28_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[28]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_28_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_28_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_27_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[27]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_27_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_27_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_26_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[26]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_26_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_26_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_25_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[25]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_25_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_25_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_24_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[24]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_24_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_24_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_23_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[23]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_23_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_23_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_22_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[22]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_22_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_22_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_21_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[21]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_21_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_21_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_20_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[20]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_20_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_20_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_19_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[19]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_19_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_19_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_18_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[18]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_18_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_18_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_17_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[17]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_17_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_17_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_16_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[16]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_16_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_16_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_15_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[15]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_15_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_15_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_14_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[14]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_14_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_14_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_13_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[13]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_13_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_13_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_12_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[12]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_12_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_12_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_11_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[11]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_11_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_11_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_10_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[10]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_10_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_10_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_9_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[9]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_9_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_9_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_8_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[8]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_8_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_8_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_7_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[7]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_7_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_7_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_6_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[6]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_6_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_6_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_5_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[5]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_5_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_5_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_4_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[4]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_4_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_4_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_3_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[3]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_3_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_3_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_2_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[2]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_2_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_2_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_1_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[1]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_1_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_1_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector0_rddata_status_0_s1 (
    .Q(soclinux_sdram_phaseinjector0_rddata_status[0]),
    .D(soclinux_sdram_csr_dfi_p0_rddata_0_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector0_rddata_status_0_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_63_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[63]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_63_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_63_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_62_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[62]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_62_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_62_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_61_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[61]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_61_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_61_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_60_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[60]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_60_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_60_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_59_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[59]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_59_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_59_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_58_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[58]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_58_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_58_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_57_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[57]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_57_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_57_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_56_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[56]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_56_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_56_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_55_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[55]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_55_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_55_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_54_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[54]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_54_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_54_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_53_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[53]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_53_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_53_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_52_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[52]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_52_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_52_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_51_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[51]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_51_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_51_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_50_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[50]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_50_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_50_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_49_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[49]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_49_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_49_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_48_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[48]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_48_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_48_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_47_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[47]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_47_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_47_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_46_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[46]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_46_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_46_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_45_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[45]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_45_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_45_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_44_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[44]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_44_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_44_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_43_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[43]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_43_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_43_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_42_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[42]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_42_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_42_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_41_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[41]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_41_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_41_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_40_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[40]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_40_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_40_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_39_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[39]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_39_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_39_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_38_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[38]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_38_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_38_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_37_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[37]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_37_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_37_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_36_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[36]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_36_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_36_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_35_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[35]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_35_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_35_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_34_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[34]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_34_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_34_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_33_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[33]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_33_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_33_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_32_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[32]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_32_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_32_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_31_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[31]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_31_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_31_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_30_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[30]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_30_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_30_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_29_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[29]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_29_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_29_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_28_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[28]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_28_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_28_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_27_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[27]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_27_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_27_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_26_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[26]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_26_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_26_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_25_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[25]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_25_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_25_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_24_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[24]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_24_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_24_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_23_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[23]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_23_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_23_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_22_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[22]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_22_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_22_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_21_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[21]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_21_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_21_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_20_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[20]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_20_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_20_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_19_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[19]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_19_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_19_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_18_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[18]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_18_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_18_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_17_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[17]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_17_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_17_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_16_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[16]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_16_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_16_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_15_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[15]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_15_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_15_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_14_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[14]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_14_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_14_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_13_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[13]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_13_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_13_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_12_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[12]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_12_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_12_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_11_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[11]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_11_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_11_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_10_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[10]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_10_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_10_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_9_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[9]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_9_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_9_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_8_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[8]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_8_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_8_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_7_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[7]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_7_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_7_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_6_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[6]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_6_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_6_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_5_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[5]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_5_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_5_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_4_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[4]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_4_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_4_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_3_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[3]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_3_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_3_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_2_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[2]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_2_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_2_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_1_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[1]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_1_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_1_s1.INIT=1'b0;
  DFFR soclinux_sdram_phaseinjector1_rddata_status_0_s1 (
    .Q(soclinux_sdram_phaseinjector1_rddata_status[0]),
    .D(soclinux_sdram_csr_dfi_p1_rddata_0_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_phaseinjector1_rddata_status_0_s1.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_produce_0_s2 (
    .Q(soclinux_sdram_bankmachine0_produce[0]),
    .D(n14540_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_produce_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_consume_1_s2 (
    .Q(soclinux_sdram_bankmachine0_consume[1]),
    .D(n14546_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_consume_1_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine0_consume[0]),
    .D(n14547_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine0_twtpcon_count[0]),
    .D(n14605_12),
    .CLK(sys_clk),
    .RESET(n26523_3) 
);
defparam soclinux_sdram_bankmachine0_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine0_trccon_count[0]),
    .D(n14620_12),
    .CLK(sys_clk),
    .RESET(n26525_8) 
);
defparam soclinux_sdram_bankmachine0_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine0_trascon_count[0]),
    .D(n14633_12),
    .CLK(sys_clk),
    .RESET(n26525_8) 
);
defparam soclinux_sdram_bankmachine0_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_consume_1_s2 (
    .Q(soclinux_sdram_bankmachine1_consume[1]),
    .D(n14681_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_consume_1_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine1_consume[0]),
    .D(n14682_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine1_twtpcon_count[0]),
    .D(n14740_12),
    .CLK(sys_clk),
    .RESET(n26530_5) 
);
defparam soclinux_sdram_bankmachine1_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine1_trccon_count[0]),
    .D(n14755_12),
    .CLK(sys_clk),
    .RESET(n26532_6) 
);
defparam soclinux_sdram_bankmachine1_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine1_trascon_count[0]),
    .D(n14768_12),
    .CLK(sys_clk),
    .RESET(n26532_6) 
);
defparam soclinux_sdram_bankmachine1_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine2_twtpcon_count[0]),
    .D(n14875_12),
    .CLK(sys_clk),
    .RESET(n26537_3) 
);
defparam soclinux_sdram_bankmachine2_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine2_trccon_count[0]),
    .D(n14890_12),
    .CLK(sys_clk),
    .RESET(n26539_3) 
);
defparam soclinux_sdram_bankmachine2_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine2_trascon_count[0]),
    .D(n14903_12),
    .CLK(sys_clk),
    .RESET(n26539_3) 
);
defparam soclinux_sdram_bankmachine2_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_consume_1_s2 (
    .Q(soclinux_sdram_bankmachine3_consume[1]),
    .D(n14951_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_consume_1_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine3_consume[0]),
    .D(n14952_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine3_twtpcon_count[0]),
    .D(n15010_12),
    .CLK(sys_clk),
    .RESET(n26544_3) 
);
defparam soclinux_sdram_bankmachine3_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine3_trccon_count[0]),
    .D(n15025_12),
    .CLK(sys_clk),
    .RESET(n26546_6) 
);
defparam soclinux_sdram_bankmachine3_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine3_trascon_count[0]),
    .D(n15038_12),
    .CLK(sys_clk),
    .RESET(n26546_6) 
);
defparam soclinux_sdram_bankmachine3_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine4_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine4_consume[0]),
    .D(n15087_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine4_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine4_twtpcon_count[0]),
    .D(n15145_12),
    .CLK(sys_clk),
    .RESET(n26551_3) 
);
defparam soclinux_sdram_bankmachine4_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine4_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine4_trccon_count[0]),
    .D(n15160_12),
    .CLK(sys_clk),
    .RESET(n26553_3) 
);
defparam soclinux_sdram_bankmachine4_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine4_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine4_trascon_count[0]),
    .D(n15173_12),
    .CLK(sys_clk),
    .RESET(n26553_3) 
);
defparam soclinux_sdram_bankmachine4_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine5_consume[0]),
    .D(n15222_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine5_twtpcon_count[0]),
    .D(n15280_12),
    .CLK(sys_clk),
    .RESET(n26558_3) 
);
defparam soclinux_sdram_bankmachine5_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine5_trccon_count[0]),
    .D(n15295_12),
    .CLK(sys_clk),
    .RESET(n26560_3) 
);
defparam soclinux_sdram_bankmachine5_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine5_trascon_count[0]),
    .D(n15308_12),
    .CLK(sys_clk),
    .RESET(n26560_3) 
);
defparam soclinux_sdram_bankmachine5_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine6_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine6_consume[0]),
    .D(n15357_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine6_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine6_twtpcon_count[0]),
    .D(n15415_12),
    .CLK(sys_clk),
    .RESET(n26565_3) 
);
defparam soclinux_sdram_bankmachine6_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine6_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine6_trccon_count[0]),
    .D(n15430_12),
    .CLK(sys_clk),
    .RESET(n26567_3) 
);
defparam soclinux_sdram_bankmachine6_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine6_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine6_trascon_count[0]),
    .D(n15443_12),
    .CLK(sys_clk),
    .RESET(n26567_3) 
);
defparam soclinux_sdram_bankmachine6_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_produce_0_s2 (
    .Q(soclinux_sdram_bankmachine7_produce[0]),
    .D(n15485_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_produce_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_consume_1_s2 (
    .Q(soclinux_sdram_bankmachine7_consume[1]),
    .D(n15491_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_consume_1_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_consume_0_s2 (
    .Q(soclinux_sdram_bankmachine7_consume[0]),
    .D(n15492_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_consume_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_twtpcon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine7_twtpcon_count[0]),
    .D(n15550_12),
    .CLK(sys_clk),
    .RESET(n26572_3) 
);
defparam soclinux_sdram_bankmachine7_twtpcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_trccon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine7_trccon_count[0]),
    .D(n15565_12),
    .CLK(sys_clk),
    .RESET(n26574_3) 
);
defparam soclinux_sdram_bankmachine7_trccon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_trascon_count_0_s3 (
    .Q(soclinux_sdram_bankmachine7_trascon_count[0]),
    .D(n15578_12),
    .CLK(sys_clk),
    .RESET(n26574_3) 
);
defparam soclinux_sdram_bankmachine7_trascon_count_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_twtrcon_count_0_s3 (
    .Q(soclinux_sdram_twtrcon_count[0]),
    .D(n16002_12),
    .CLK(sys_clk),
    .RESET(n26582_3) 
);
defparam soclinux_sdram_twtrcon_count_0_s3.INIT=1'b0;
  DFFR soclinux_count_0_s1 (
    .Q(soclinux_count[0]),
    .D(soclinux_count_spimaster_next_value_0_17),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_count_0_s1.INIT=1'b0;
  DFFR builder_soclinux_rs232phytx_state_s2 (
    .Q(builder_soclinux_rs232phytx_state),
    .D(soclinux_tx_count_rs232phytx_next_value0_3_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_rs232phytx_state_s2.INIT=1'b0;
  DFFR builder_soclinux_rs232phyrx_state_s2 (
    .Q(builder_soclinux_rs232phyrx_state),
    .D(soclinux_rx_count_rs232phyrx_next_value0_3_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_rs232phyrx_state_s2.INIT=1'b0;
  DFFR gw2ddrphy_rdly0_0_s3 (
    .Q(gw2ddrphy_rdly0[0]),
    .D(n13944_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rdly0_0_s3.INIT=1'b0;
  DFFR gw2ddrphy_rdly1_0_s3 (
    .Q(gw2ddrphy_rdly1[0]),
    .D(n13996_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam gw2ddrphy_rdly1_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_zqcs_executer_counter_0_s3 (
    .Q(soclinux_sdram_zqcs_executer_counter[0]),
    .D(n14495_13),
    .CLK(sys_clk),
    .RESET(n26435_5) 
);
defparam soclinux_sdram_zqcs_executer_counter_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_level_0_s3 (
    .Q(soclinux_sdram_bankmachine0_level[0]),
    .D(n14574_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_level_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine0_twtpcon_count[1]),
    .D(n14610_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_level_0_s3 (
    .Q(soclinux_sdram_bankmachine1_level[0]),
    .D(n14709_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_level_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_level_3_s4 (
    .Q(soclinux_sdram_bankmachine2_level[3]),
    .D(n14841_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_level_3_s4.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_level_1_s3 (
    .Q(soclinux_sdram_bankmachine2_level[1]),
    .D(n14843_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_level_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_level_0_s3 (
    .Q(soclinux_sdram_bankmachine2_level[0]),
    .D(n14844_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_level_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine2_twtpcon_count[1]),
    .D(n14880_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_trccon_count_1_s4 (
    .Q(soclinux_sdram_bankmachine2_trccon_count[1]),
    .D(n14894_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_trccon_count_1_s4.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine2_trascon_count_1_s4 (
    .Q(soclinux_sdram_bankmachine2_trascon_count[1]),
    .D(n14907_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine2_trascon_count_1_s4.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_level_0_s3 (
    .Q(soclinux_sdram_bankmachine3_level[0]),
    .D(n14979_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_level_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine3_twtpcon_count[1]),
    .D(n15015_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine4_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine4_twtpcon_count[1]),
    .D(n15150_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine4_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_level_3_s4 (
    .Q(soclinux_sdram_bankmachine5_level[3]),
    .D(n15246_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_level_3_s4.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_level_1_s3 (
    .Q(soclinux_sdram_bankmachine5_level[1]),
    .D(n15248_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_level_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_level_0_s3 (
    .Q(soclinux_sdram_bankmachine5_level[0]),
    .D(n15249_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_level_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine5_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine5_twtpcon_count[1]),
    .D(n15285_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine5_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine6_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine6_twtpcon_count[1]),
    .D(n15420_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine6_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_level_0_s3 (
    .Q(soclinux_sdram_bankmachine7_level[0]),
    .D(n15519_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_level_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_twtpcon_count_1_s3 (
    .Q(soclinux_sdram_bankmachine7_twtpcon_count[1]),
    .D(n15555_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_twtpcon_count_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_time0_4_s5 (
    .Q(soclinux_sdram_time0[4]),
    .D(n15596_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time0_4_s5.INIT=1'b0;
  DFFR soclinux_sdram_time0_0_s3 (
    .Q(soclinux_sdram_time0[0]),
    .D(n15600_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time0_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_time1_3_s6 (
    .Q(soclinux_sdram_time1[3]),
    .D(n15613_14),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time1_3_s6.INIT=1'b0;
  DFFR soclinux_sdram_time1_1_s3 (
    .Q(soclinux_sdram_time1[1]),
    .D(n15615_13),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time1_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_time1_0_s3 (
    .Q(soclinux_sdram_time1[0]),
    .D(n15616_9),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_time1_0_s3.INIT=1'b0;
  DFFR soclinux_sdram_twtrcon_count_1_s3 (
    .Q(soclinux_sdram_twtrcon_count[1]),
    .D(n16007_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_twtrcon_count_1_s3.INIT=1'b0;
  DFFR builder_soclinux_spimaster_state_1_s2 (
    .Q(builder_soclinux_spimaster_state[1]),
    .D(builder_soclinux_spimaster_next_state_1_15),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_spimaster_state_1_s2.INIT=1'b0;
  DFFR builder_soclinux_spimaster_state_0_s2 (
    .Q(builder_soclinux_spimaster_state[0]),
    .D(builder_soclinux_spimaster_next_state_0_15),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_spimaster_state_0_s2.INIT=1'b0;
  DFFR soclinux_sdram_trrdcon_count_s2 (
    .Q(soclinux_sdram_trrdcon_count),
    .D(n15982_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_trrdcon_count_s2.INIT=1'b0;
  DFFR soclinux_sdram_tccdcon_count_s2 (
    .Q(soclinux_sdram_tccdcon_count),
    .D(n15996_12),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_tccdcon_count_s2.INIT=1'b0;
  DFF soclinux_rx_data_7_s2 (
    .Q(soclinux_rx_data[7]),
    .D(n1561_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_7_s2.INIT=1'b0;
  DFF soclinux_rx_data_6_s2 (
    .Q(soclinux_rx_data[6]),
    .D(n1562_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_6_s2.INIT=1'b0;
  DFF soclinux_rx_data_5_s2 (
    .Q(soclinux_rx_data[5]),
    .D(n1563_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_5_s2.INIT=1'b0;
  DFF soclinux_rx_data_4_s2 (
    .Q(soclinux_rx_data[4]),
    .D(n1564_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_4_s2.INIT=1'b0;
  DFF soclinux_rx_data_3_s2 (
    .Q(soclinux_rx_data[3]),
    .D(n1565_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_3_s2.INIT=1'b0;
  DFF soclinux_rx_data_2_s2 (
    .Q(soclinux_rx_data[2]),
    .D(n1566_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_2_s2.INIT=1'b0;
  DFF soclinux_rx_data_1_s2 (
    .Q(soclinux_rx_data[1]),
    .D(n1567_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_1_s2.INIT=1'b0;
  DFF soclinux_rx_data_0_s2 (
    .Q(soclinux_rx_data[0]),
    .D(n1568_12),
    .CLK(sys_clk) 
);
defparam soclinux_rx_data_0_s2.INIT=1'b0;
  DFFR soclinux_aborted_s5 (
    .Q(soclinux_aborted),
    .D(n9858_19),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_aborted_s5.INIT=1'b0;
  DFFR builder_soclinux_wishbone2csr_state_1_s6 (
    .Q(builder_soclinux_wishbone2csr_state[1]),
    .D(builder_soclinux_wishbone2csr_next_state_1_22),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam builder_soclinux_wishbone2csr_state_1_s6.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_level_3_s6 (
    .Q(soclinux_sdram_bankmachine0_level[3]),
    .D(n14571_11),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_level_3_s6.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine0_level_1_s3 (
    .Q(soclinux_sdram_bankmachine0_level[1]),
    .D(n14573_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine0_level_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_level_3_s7 (
    .Q(soclinux_sdram_bankmachine1_level[3]),
    .D(n14706_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_level_3_s7.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine1_level_1_s3 (
    .Q(soclinux_sdram_bankmachine1_level[1]),
    .D(n14708_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine1_level_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_level_3_s7 (
    .Q(soclinux_sdram_bankmachine3_level[3]),
    .D(n14976_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_level_3_s7.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine3_level_1_s3 (
    .Q(soclinux_sdram_bankmachine3_level[1]),
    .D(n14978_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine3_level_1_s3.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_level_3_s6 (
    .Q(soclinux_sdram_bankmachine7_level[3]),
    .D(n15516_8),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_level_3_s6.INIT=1'b0;
  DFFR soclinux_sdram_bankmachine7_level_1_s3 (
    .Q(soclinux_sdram_bankmachine7_level[1]),
    .D(n15518_7),
    .CLK(sys_clk),
    .RESET(sys_rst) 
);
defparam soclinux_sdram_bankmachine7_level_1_s3.INIT=1'b0;
  pROM rom_rom_0_0_s (
    .DO({DO[31:2],rom_dat0[1:0]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_0_s.BIT_WIDTH=2;
defparam rom_rom_0_0_s.INIT_RAM_00=256'hC8970F752F99D7DB9FF5BD6F33331DFFF46112FFFFF47FFFFAAAA1FFFFFFFF55;
defparam rom_rom_0_0_s.INIT_RAM_01=256'hFC57884B7FFFE9CDEFEFFF5CB77D030507C2DF08AAAB6DFFDC5FAAAFCBFFF1C3;
defparam rom_rom_0_0_s.INIT_RAM_02=256'hFFB0DF1DFFFFF07FD7FFC21F21F7DFDD01407DD121F032FF1EF7FFB1CDDFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_03=256'h567DFFDF7ADA56CCE6D32A28AC52D2E2AAABD7F4B4B1D7AAA9A057FCAB6956A9;
defparam rom_rom_0_0_s.INIT_RAM_04=256'h5F5D15545851FFF11DD07FFF1FC5FFFFFD49D6D24B6D7549D55D5ED752DD7EFD;
defparam rom_rom_0_0_s.INIT_RAM_05=256'h75AA85EAA5B9D547F145F5451D579FF01716FDFFFFC1FD1F07FDDD7FF3FD1FF1;
defparam rom_rom_0_0_s.INIT_RAM_06=256'h71A9E45ABF656AA007FA99459F97ED5D0FAD6F47AF1FD49F7EBB03747FBCD467;
defparam rom_rom_0_0_s.INIT_RAM_07=256'hED55E017809ABF6A1ED5FB77B1DED985E90577B66F25FD5E4DEC52AA1377D325;
defparam rom_rom_0_0_s.INIT_RAM_08=256'hE026BCA555552A1DEDD78177B7AA17A90DD5E0357805E02685EA77757FE580DD;
defparam rom_rom_0_0_s.INIT_RAM_09=256'h77B05780DDEDAA97A7729DF0377C0D5E017809ABF6A75784DDEDAA17A79DEC15;
defparam rom_rom_0_0_s.INIT_RAM_0A=256'h1EFF0951FDDFD505DF7F5FD51DF1DDD555542640AF7D795DE0A97A1080E95E4D;
defparam rom_rom_0_0_s.INIT_RAM_0B=256'hA5DEE56765F95AA7B577F7CDDDD5451EAB9D17CB1D445775F771D87701555175;
defparam rom_rom_0_0_s.INIT_RAM_0C=256'hD475DFED9769A56B56ABA586919695FDF61BBB55FEADFFF6AA8BFFFFFBAAEAAA;
defparam rom_rom_0_0_s.INIT_RAM_0D=256'h00055A5545B9BB75AAAAAAA2D1CA2B29E7AEAA5FDE555BFEFFFFE17953C5733A;
defparam rom_rom_0_0_s.INIT_RAM_0E=256'h417112AAA9DD7C72B92FFED45FD57FA5BFF17C5F17FC125145FFFF1C1F2AFF1F;
defparam rom_rom_0_0_s.INIT_RAM_0F=256'h1DA7BEED197C47CAFDC657BCAC50B5C71056DF21C4441417191970D06D51F020;
defparam rom_rom_0_0_s.INIT_RAM_10=256'h9AA9F19F5FD284557797BD7E3D5D5F56AAA777297FFFFFD972AB27F77BDDD7FC;
defparam rom_rom_0_0_s.INIT_RAM_11=256'hFF5B9E85FFFBFBF6DA87FEFDAF6D775FFAC7797FFBE7FFEFFFF7EDC81FA19CC6;
defparam rom_rom_0_0_s.INIT_RAM_12=256'hF7C477FDFFECFF2FFA9FEFDFBBCBFFB769DA7BDA7A6F4279EF9F1A6BF5BB2F7F;
defparam rom_rom_0_0_s.INIT_RAM_13=256'h5B5BCD0FFD6B599EF55F7FFD8535CBFDFF332AB07FF742D92D737EA7EFFAB7EF;
defparam rom_rom_0_0_s.INIT_RAM_14=256'h71F25F75F570D6E951DEAAAA54D47DADCD47D5CD7A9D7B6D8D3ABDBFDFDFFDA9;
defparam rom_rom_0_0_s.INIT_RAM_15=256'h2D1DF7AAF7FFFFFDF42FDFFF5C144F74507FF7FF75FA6A9AAAA9B554B7D5F257;
defparam rom_rom_0_0_s.INIT_RAM_16=256'hA76A7F9997AEF132FD7F9FD7B8C094B2D49FAAAFDBDBD9E956A77EDBDEA5A541;
defparam rom_rom_0_0_s.INIT_RAM_17=256'h857756BFAA567DD6A8EA95FA9FD6F2D7AA5A8CEF97EA93D1D7A9BBE6DD7567BA;
defparam rom_rom_0_0_s.INIT_RAM_18=256'h86AA5901FD3456A95A7D7DF70F6814EA555BD2D35DA52A8D1553CFAD9EF610BD;
defparam rom_rom_0_0_s.INIT_RAM_19=256'h13A195466CFF9FF27EEFC09DCF591BC6F91BC1F1FFFC216FFAFF5D5D4256F655;
defparam rom_rom_0_0_s.INIT_RAM_1A=256'hB7DB70DFC21EF1FF07F7BDAAA976AAA05FFFC5C0D177FFFAAAB5193D5D30AA73;
defparam rom_rom_0_0_s.INIT_RAM_1B=256'hFE3DFDA55F55C944547FF5B4278316BF15FFFDA7DDC2870DFAB1FC5FDFF41357;
defparam rom_rom_0_0_s.INIT_RAM_1C=256'hF78D65D52B26A56C6EF2FFA13FC7D777FB7FE42F9F6F1E7F2AFBBBB95BF3766B;
defparam rom_rom_0_0_s.INIT_RAM_1D=256'hE37504FBA8A8787DEFEEBF1EC36BFFFFE91F2AAA9C15F75FD447B8EAAA5EAAFF;
defparam rom_rom_0_0_s.INIT_RAM_1E=256'h7D7FDDDF9FFFFFF9790579BAAA2A1E1DA7CE3E17FC9C6474AAA76F9277B50FFD;
defparam rom_rom_0_0_s.INIT_RAM_1F=256'hF4DD5F4ABB6F44C7FBD7DFBE7C45FFC7FFFF177DD15FF5F7375C7BFF5BC15BFF;
defparam rom_rom_0_0_s.INIT_RAM_20=256'hBFB99BFB99BF55D794103177A5DFD4F7AA06BFD96D7F9FDFD56AAAFBBFBF007D;
defparam rom_rom_0_0_s.INIT_RAM_21=256'hD6AA557D55F57EFE5AF556AA79AAAA673FA65C736FDFBDDC34C41F7FFF07FB99;
defparam rom_rom_0_0_s.INIT_RAM_22=256'hAAAA9B5FB5FE7FBDADF956F6DF9B1969AAA9AF7FDDF2FE7D597AAAAB6DEB5957;
defparam rom_rom_0_0_s.INIT_RAM_23=256'h2679D007D07FFAB2BC4DEAC6A5AC47F4001FFFFFFC1C7D1C7C7EE4667545D146;
defparam rom_rom_0_0_s.INIT_RAM_24=256'h1F011F5F9AEBEADF5EA4CB4C2B3CF9CFCF87ECD6C87ECD6C8DEAE6BAB9E75FF0;
defparam rom_rom_0_0_s.INIT_RAM_25=256'h25D5FC679DA975415F0A9701FFD2BAA5ED5F816AA9E51D555C794114444A87F9;
defparam rom_rom_0_0_s.INIT_RAM_26=256'hCAA09AC26B14987338C31242FFC926A846A954F35580CF5A0A5075CA53C2A1F4;
defparam rom_rom_0_0_s.INIT_RAM_27=256'h2326EF90C0B227091A30C70900C46E76B1161C143000107C03F18108673BCC6E;
defparam rom_rom_0_0_s.INIT_RAM_28=256'h130D89497B4C7400200051006000C44280C1000F9145400D9110C34B7C448520;
defparam rom_rom_0_0_s.INIT_RAM_29=256'h0DB97D489112541E0353011F83091D8EDB4ED02000200811024262234849C9C9;
defparam rom_rom_0_0_s.INIT_RAM_2A=256'hC7919CDDC1F2408DC522EE092DCD2EC2424253B0BD4401C88971DDC8CDDC013C;
defparam rom_rom_0_0_s.INIT_RAM_2B=256'hECB81FD46555D557C141204172040C6A133FF0C3CC3B3C03B0CC3444255D0DE6;
defparam rom_rom_0_0_s.INIT_RAM_2C=256'h0808082600A7ADF557FD56D79554455996955D4456D75104817D0EFDED17F321;
defparam rom_rom_0_0_s.INIT_RAM_2D=256'hC6C6C6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C7939393920;
defparam rom_rom_0_0_s.INIT_RAM_2E=256'hC6C6C6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C7939393906;
defparam rom_rom_0_0_s.INIT_RAM_2F=256'hC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B76206;
defparam rom_rom_0_0_s.INIT_RAM_30=256'hC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621D;
defparam rom_rom_0_0_s.INIT_RAM_31=256'h8DC39DF3E9224780A8B5D43803802B054D3341738411043602D5001555545F5D;
defparam rom_rom_0_0_s.INIT_RAM_32=256'hA2A22122E2E21892DA0E97F773377372373B77725A20C13CC5667D02C40680D5;
defparam rom_rom_0_0_s.INIT_RAM_33=256'h14850000000000051458F2AAA2AEC136B20028A208B822B446A09DE303962F25;
defparam rom_rom_0_0_s.INIT_RAM_34=256'h0A0000080808000800000000000000104646466428125D287090AD4BFADCBFB5;
defparam rom_rom_0_0_s.INIT_RAM_35=256'h00000000000000000000000000000000D0A0A1090909090101010A0A020A0A0A;
defparam rom_rom_0_0_s.READ_MODE=1'b0;
defparam rom_rom_0_0_s.RESET_MODE="SYNC";
  pROM rom_rom_0_1_s (
    .DO({DO_0[31:2],rom_dat0[3:2]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_1_s.BIT_WIDTH=2;
defparam rom_rom_0_1_s.INIT_RAM_00=256'h000C2CB83CDCE31B5C09800111110C011151101111F4C1044000020000000001;
defparam rom_rom_0_1_s.INIT_RAM_01=256'h022DAAE940006A01001000624C42A081806B308E0001C2001C7088856000000B;
defparam rom_rom_0_1_s.INIT_RAM_02=256'h004A5082000006000C0029B09B0C7056AAEA443BB91AEB00900C004B65100000;
defparam rom_rom_0_1_s.INIT_RAM_03=256'h3D4300C302A3013524016A783022C328FFFCE30C8588E4DD8C0003F05C417156;
defparam rom_rom_0_1_s.INIT_RAM_04=256'h4CA02AA0C8750031022001552005C00001481EC2006C3608F3FD82CBC01F170F;
defparam rom_rom_0_1_s.INIT_RAM_05=256'h350006C1D586D60B1145F445131000C030C800000000003C470C46400CC02305;
defparam rom_rom_0_1_s.INIT_RAM_06=256'h4057204000D0400CF00DF405001C1145214D4C40033030AC70003D58300F6470;
defparam rom_rom_0_1_s.INIT_RAM_07=256'h0CA563958ED0317500D3CBC83E20CD05140508334C00318540645000528700E2;
defparam rom_rom_0_1_s.INIT_RAM_08=256'h63B43081556121A10C158E88300014225245638958E563B40535455155560E02;
defparam rom_rom_0_1_s.INIT_RAM_09=256'h803D958E220C8014895390038080E2563958ED03175FD582220C801457900F55;
defparam rom_rom_0_1_s.INIT_RAM_0A=256'h200706623333264220C070156337321555553441304D59220E01450040EC5677;
defparam rom_rom_0_1_s.INIT_RAM_0B=256'h4B101544070A40000BCC14242646C60174E268CBE0C9A886FCF71888406661F6;
defparam rom_rom_0_1_s.INIT_RAM_0C=256'h54066461144D4051CD90F93204A54F0416C0801F1601000C001000000BFFED6F;
defparam rom_rom_0_1_s.INIT_RAM_0D=256'h000C93D74DC3CD85DD80000EA53C1405102052B06153B806000010145145411D;
defparam rom_rom_0_1_s.INIT_RAM_0E=256'h5C0730455717C9C37C40011CD01CC05C000781F07C0125C7DB000071524C0020;
defparam rom_rom_0_1_s.INIT_RAM_0F=256'h6134C0124EC3F40E0118BC0342C9031C661430131CCA55C4632006164EC60510;
defparam rom_rom_0_1_s.INIT_RAM_10=256'h140B03908016904A9874C282C036814DD70C109400000003020318044C010400;
defparam rom_rom_0_1_s.INIT_RAM_11=256'h00134C41005858541144010595B101A00405C780045C00300018742950A4705A;
defparam rom_rom_0_1_s.INIT_RAM_12=256'h55444001040114E015701500844805501705D001D66069CA0090168004349500;
defparam rom_rom_0_1_s.INIT_RAM_13=256'h034835F05D836D020660807145364302051100154CC080D515D3042C01021945;
defparam rom_rom_0_1_s.INIT_RAM_14=256'h8706ACCA0C70D52AD330DD74FA40400134C400C44A0144515590013D4407C198;
defparam rom_rom_0_1_s.INIT_RAM_15=256'hA6123400CF000701412557F36D297D588AC01C1CB6364B5C00000A57603F06F8;
defparam rom_rom_0_1_s.INIT_RAM_16=256'h18550154580111100040600183681C002C1C000CD4D0D62A4E9002072E26923D;
defparam rom_rom_0_1_s.INIT_RAM_17=256'hF384894030EB5717D200390E4128515C802130455428181B1581000A109544C4;
defparam rom_rom_0_1_s.INIT_RAM_18=256'h180052574014661684C2821015014B109570071C569A4016769C1440F003E501;
defparam rom_rom_0_1_s.INIT_RAM_19=256'h549F9B5E83100046000015B0055270100A6016040001668000016582362506CD;
defparam rom_rom_0_1_s.INIT_RAM_1A=256'h4C0545B08522100A00054040154C00541000C5007E1C000A1D0D95C3314F008C;
defparam rom_rom_0_1_s.INIT_RAM_1B=256'h01860284601F5D59F4C041C807C53E80DC0001A4331698570A8501E030001550;
defparam rom_rom_0_1_s.INIT_RAM_1C=256'h0BAE88458BA49B4F301A131AB6B0150831401BD0706DC180103443075401CD40;
defparam rom_rom_0_1_s.INIT_RAM_1D=256'h4440790B5BC1B742600CC0C214780000F253800123BF04D42858B33748505500;
defparam rom_rom_0_1_s.INIT_RAM_1E=256'h4055667040000039090279BDD3D06DE308D4B0500F3FCA87800463CEB444F000;
defparam rom_rom_0_1_s.INIT_RAM_1F=256'h0090D05618B55FFC00043001805F00140000340266B0190C1C8DC405546B5C01;
defparam rom_rom_0_1_s.INIT_RAM_20=256'h0000000000000821C15516055560520097C9803E71C5A1205030053800035581;
defparam rom_rom_0_1_s.INIT_RAM_21=256'hD800BB4070090102130541D500115585C444714500018456931170C0015C0000;
defparam rom_rom_0_1_s.INIT_RAM_22=256'h400152CC00334C3005CB54005C527409724141C1D710C18580060000101B53A8;
defparam rom_rom_0_1_s.INIT_RAM_23=256'h5D4BC05C24803007B04D2042900C035D1500000001518161410E4404F7540515;
defparam rom_rom_0_1_s.INIT_RAM_24=256'h20234031C4004040A350407600C3106074046677404667740C00D595400F4005;
defparam rom_rom_0_1_s.INIT_RAM_25=256'h0DDE1260B500C25394036C150020000C2F6080D8492F710211960401111008C1;
defparam rom_rom_0_1_s.INIT_RAM_26=256'h0CB463D18F20614350C43640F30E180000F3FCBEFFA04D5846AE761791400609;
defparam rom_rom_0_1_s.INIT_RAM_27=256'h9B95C7130C0348529CC808D2331A5C46FE263D95142010802001C1084F5B905C;
defparam rom_rom_0_1_s.INIT_RAM_28=256'h104392526E715C8000802008E000C02388020043A371908156601B0040164198;
defparam rom_rom_0_1_s.INIT_RAM_29=256'h53F3034D20C4B0CA14DA47939C4311713FF13A7C1A7C19355494BCCCC0521C12;
defparam rom_rom_0_1_s.INIT_RAM_2A=256'h3C2315F1D2548C1F0F00CCC30C030C048484B2040678CF0003055700030C474C;
defparam rom_rom_0_1_s.INIT_RAM_2B=256'h8819289C9FFF0FFC0A400280B0280B40123FF083CC2AFE02A0CC29886AB01304;
defparam rom_rom_0_1_s.INIT_RAM_2C=256'h595D5972E970BAAFFECBFEDFFFFDCFFAC33FFA9CFEBEB18C03CA3A8A883A2102;
defparam rom_rom_0_1_s.INIT_RAM_2D=256'hBFC0156ABFC0156ABFC0156ABFC0157FEA95403FEA95403FEA95403FEA954025;
defparam rom_rom_0_1_s.INIT_RAM_2E=256'h156ABFC0156ABFC0156ABFC0156ABFD5403FEA95403FEA95403FEA95403FEAAA;
defparam rom_rom_0_1_s.INIT_RAM_2F=256'h52F852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD00;
defparam rom_rom_0_1_s.INIT_RAM_30=256'h52F852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD38;
defparam rom_rom_0_1_s.INIT_RAM_31=256'h10BF804F967A59934C379D4114116001D1348043043108078007009965947878;
defparam rom_rom_0_1_s.INIT_RAM_32=256'hD47E973E543EA4819890FE541E943E943E943E943712E0344479401E26CACDB1;
defparam rom_rom_0_1_s.INIT_RAM_33=256'h79D8E4E4E4E4E4E4E89CA305944E10C00C802AAA05169A4C0340A52BF409F134;
defparam rom_rom_0_1_s.INIT_RAM_34=256'hC480742090ECA870D40000000000001A474747456E02A500C3948011080D1026;
defparam rom_rom_0_1_s.INIT_RAM_35=256'h0000000000000000000000000000000080646119BDC95C8488B0BCC0C4CCCCC4;
defparam rom_rom_0_1_s.READ_MODE=1'b0;
defparam rom_rom_0_1_s.RESET_MODE="SYNC";
  pROM rom_rom_0_2_s (
    .DO({DO_1[31:2],rom_dat0[5:4]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_2_s.BIT_WIDTH=2;
defparam rom_rom_0_2_s.INIT_RAM_00=256'h6A9549220910825A8AA0AB09503209A555E22011110879D5722227AAAAAAAA03;
defparam rom_rom_0_2_s.INIT_RAM_01=256'h661C88C4222458B81AB19838FC26ECBB8A0414A10888D48E1635A52FC1000852;
defparam rom_rom_0_2_s.INIT_RAM_02=256'hAAE629A8AA8E232F468883F2372C3284FFC08188C08502A641ACAAE460BA3855;
defparam rom_rom_0_2_s.INIT_RAM_03=256'h02083586153F03414D40222036008344DDDD825614D681A520BC00A4C9603330;
defparam rom_rom_0_2_s.INIT_RAM_04=256'h893A3C0C00248EA134342A0C2141AAAAA52086B8196820A08018368612580358;
defparam rom_rom_0_2_s.INIT_RAM_05=256'h2188D5B4510B85067451A01105900093D0320300000DA209C26B010264AA2AA9;
defparam rom_rom_0_2_s.INIT_RAM_06=256'h5C1940D1E56137151258180128D2380808386951EA14551926AA4F0226A80502;
defparam rom_rom_0_2_s.INIT_RAM_07=256'h38C12E04B88DE608C7829A90E9438891A21190E239A1244C150D1022E4225640;
defparam rom_rom_0_2_s.INIT_RAM_08=256'h2A21E62050640A453804B8D0E022464B59812E204B812E209188DA282B00B884;
defparam rom_rom_0_2_s.INIT_RAM_09=256'hD4EB04A884388DC62E30253A2D0E8812A04A88DE608AC4A0843882068A053AC1;
defparam rom_rom_0_2_s.INIT_RAM_0A=256'hF7DE6911657641217595755135617544444446DFE5584924381C6802200012A4;
defparam rom_rom_0_2_s.INIT_RAM_0B=256'hFFC0D003438BE225AED6A32ABCFCBE0848F1019AB4441191A121799120111FE1;
defparam rom_rom_0_2_s.INIT_RAM_0C=256'hD0519E243038B4886CCCBC10808A0FB10E4DA8AF2E0CA0FC889EBFFDAA68B269;
defparam rom_rom_0_2_s.INIT_RAM_0D=256'h280C00A650DCDC62A5241DE7404959D671E644F9CD4B7C6ABE557418808925E7;
defparam rom_rom_0_2_s.INIT_RAM_0E=256'h02D040B48B803AE0992925833EE666F01AA214550998501103F99614B84C96E5;
defparam rom_rom_0_2_s.INIT_RAM_0F=256'h9403EFB69DFE2280FA408D1A8400114920204602403C2C2D207210707A017C8E;
defparam rom_rom_0_2_s.INIT_RAM_10=256'hC769F1CA3D8110442F4728376D720C17A4870B803FFFFD4A268E46E160E85194;
defparam rom_rom_0_2_s.INIT_RAM_11=256'hF50908F4577F7F7543E17C59D10431AFF686F6AAD1FFFF4F7DF55CC74D883866;
defparam rom_rom_0_2_s.INIT_RAM_12=256'hA00864A8AF497847F3FD3E201811FCFCBF2FC1AFC367C879C404E34BF2D3D8BF;
defparam rom_rom_0_2_s.INIT_RAM_13=256'h0E0A1551F86A1886DB1D99E6EF41B2559C200883099740BF3340923263A48F42;
defparam rom_rom_0_2_s.INIT_RAM_14=256'h33F469D9AC2846790927A5083D8F187888B1A0C2188A29249A61E5E04E4E26A8;
defparam rom_rom_0_2_s.INIT_RAM_15=256'h4FC5517692FFDE18E2828E2516461424C5CAAEB991A41A80778A8000839BF465;
defparam rom_rom_0_2_s.INIT_RAM_16=256'hC61C480006006F6C5821198291D40C104C090279494545600DAA9A4A7541A014;
defparam rom_rom_0_2_s.INIT_RAM_17=256'hD770F29532C6748A0981F41A839C428C860A1802C07830A780888833464603C0;
defparam rom_rom_0_2_s.INIT_RAM_18=256'h1022508CCB0821630BD5D5BAC90AE58851880872CCAD8DC900D68D20D6534195;
defparam rom_rom_0_2_s.INIT_RAM_19=256'h1222583E397A08EC18E09848805C980203C1D9DC486620A0920A1858426A5A45;
defparam rom_rom_0_2_s.INIT_RAM_1A=256'h194B1C386E8B10A1828A9A888E0F776C466A5033342CA85A90843B6A30113706;
defparam rom_rom_0_2_s.INIT_RAM_1B=256'h2152494CF635AC23FB96001612DAFB264EA520AD781005A8632D931ABA34CE48;
defparam rom_rom_0_2_s.INIT_RAM_1C=256'hAA087E393AA9063A3B847ACB2C10A064A80A7776662BD052CE8012EC1CDFD008;
defparam rom_rom_0_2_s.INIT_RAM_1D=256'hB2D0148A6208626A3D73ED58A4403B4BAEC80DDD8A0B414D400CAEA952A863AA;
defparam rom_rom_0_2_s.INIT_RAM_1E=256'h006C64D6E669480403F040AA58A218892E3A231089CAAC2D81E22E22A1A34EF7;
defparam rom_rom_0_2_s.INIT_RAM_1F=256'h93040B08443A02C563926218F2162E72E9A3A50800FA7456CA0BE260CE601CDF;
defparam rom_rom_0_2_s.INIT_RAM_20=256'h128A2128A212341002C01623316F5931A1611FC1F4DC8FF5F08227B28283CC48;
defparam rom_rom_0_2_s.INIT_RAM_21=256'h8623FF395C6419BD58644246141E22A06EE3F01055A4E2100942EAE9ABB6A8A2;
defparam rom_rom_0_2_s.INIT_RAM_22=256'h0DDDCA59AC64E9A6E99EDE5A198AC82164294AEB09809ACD719A1DDE29604933;
defparam rom_rom_0_2_s.INIT_RAM_23=256'hA6114BA56C9D6D9AA6D063BA007206F52339A9AAA84A24C898E0E002410C4106;
defparam rom_rom_0_2_s.INIT_RAM_24=256'hC5D1F684A240C246062301D40A65F816DF020DC30020DD30005A03B3BB6587FA;
defparam rom_rom_0_2_s.INIT_RAM_25=256'h228E76E90C2CE3FF0D4895F4227C723487C54A3530C6F8FECAC9FE5CCCC0B293;
defparam rom_rom_0_2_s.INIT_RAM_26=256'h4A2EA2BA8A6AA2826EAFA4BAA6DAA8FC8AAAFE61FE3EAAC3A8BBAA2AA3002194;
defparam rom_rom_0_2_s.INIT_RAM_27=256'h89AB82B84BC2F3BCAFEEE9BC2AF3B8B8AA882BFBBEBAEE863B1AAAB0F20EACAB;
defparam rom_rom_0_2_s.INIT_RAM_28=256'h3BEAFCFC99FEBBFF9BFF0BFE0FFA3FF83FB8BBE4EAA2B48EACE3EAACC8B60BAA;
defparam rom_rom_0_2_s.INIT_RAM_29=256'h6EAE8AEBC2AF2AA7ABADAEAA3BAE2AAEAAAEAFEBAFEBAFAE2F2F2FFE8EFCEAFC;
defparam rom_rom_0_2_s.INIT_RAM_2A=256'h2BE8676EBE6F0AF6CA829B2E8AC28BCF0F0F19FABBAA0AAE4EBA6EAE0AEA4EBA;
defparam rom_rom_0_2_s.INIT_RAM_2B=256'h4412845A9BFE3FFBEAA2BEEAABEE86BFB9DA9A796A91DAA91A669BAA38AC9EDA;
defparam rom_rom_0_2_s.INIT_RAM_2C=256'h1D59517AA2A836DBFD87F8BA2FFBAFE2AACBF6BAFB61AAA0A214C75456A11028;
defparam rom_rom_0_2_s.INIT_RAM_2D=256'h777777488888889DDDDDDDE222222237777777488888889DDDDDDDE222222225;
defparam rom_rom_0_2_s.INIT_RAM_2E=256'h777777488888889DDDDDDDE222222237777777488888889DDDDDDDE222222237;
defparam rom_rom_0_2_s.INIT_RAM_2F=256'h791386C6D3B92C6C791386C6D3B92C792C46D39386EC79392C46D39386EC7937;
defparam rom_rom_0_2_s.INIT_RAM_30=256'hD3B92C6C791386C6D3B92C6C791386D386EC79392C46D39386EC79392C46D3AC;
defparam rom_rom_0_2_s.INIT_RAM_31=256'hA5BBBEA7F02AA8FEA50822BFABEABFBA2EABA2924AC28A3AFBEA2BEAAAA89686;
defparam rom_rom_0_2_s.INIT_RAM_32=256'h80BFFDEA6A554002EEF110003FFFEAAA955D4000024FFABFEADAE7425AA94955;
defparam rom_rom_0_2_s.INIT_RAM_33=256'hAE50FFAA5500FFA8550063B068090CF003F93B43E540016C90E6FFC40230B343;
defparam rom_rom_0_2_s.INIT_RAM_34=256'hF85044E8FC40E444F939393939392AAF8E8E8E8A6BCB8A9EBBEA3AB693AB69EB;
defparam rom_rom_0_2_s.INIT_RAM_35=256'h00000000000000000000000000000000409C60E048FC40AC58EC4058F05CF45C;
defparam rom_rom_0_2_s.READ_MODE=1'b0;
defparam rom_rom_0_2_s.RESET_MODE="SYNC";
  pROM rom_rom_0_3_s (
    .DO({DO_2[31:2],rom_dat0[7:6]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_3_s.BIT_WIDTH=2;
defparam rom_rom_0_3_s.INIT_RAM_00=256'h20265C381CC4D3038C04802033220C1A008332A0A00412401AFAF40000000002;
defparam rom_rom_0_3_s.INIT_RAM_01=256'h81E46551B11A44640400061C3433586474041043ABE8E241A31A554A18222CA7;
defparam rom_rom_0_3_s.INIT_RAM_02=256'h00037C52DD410310184440D303341340FEC07004C609001128FC000236510488;
defparam rom_rom_0_3_s.INIT_RAM_03=256'h3B2482E385388A103D02A061001DC282BEBCD32161A0D0FFEC0400F208083FB7;
defparam rom_rom_0_3_s.INIT_RAM_04=256'h7C1241018084697142A003080008C00000B4CAD1B2AE38F4C38D2AE3C0AC382C;
defparam rom_rom_0_3_s.INIT_RAM_05=256'hDC14A2E4546171832508F588633ACACE984F088888AB5A4CCB1F3B8B82F67354;
defparam rom_rom_0_3_s.INIT_RAM_06=256'h8A1010CA98842FB3C18860C0BE0B820C2C270C04A728AEBC3213FF07313C1A75;
defparam rom_rom_0_3_s.INIT_RAM_07=256'hACE001C0369EB29012D5CB4AB72AC0484300CAB23C81B28F882A0205E7330932;
defparam rom_rom_0_3_s.INIT_RAM_08=256'h0103F2420A0AFB92AC30B5CAB090F1512F2001180150210400500CCC8AD0B752;
defparam rom_rom_0_3_s.INIT_RAM_09=256'h4AB7B03572ACAEB1472162A154A14600940941EB2907C0B172ACA5C10752ADE0;
defparam rom_rom_0_3_s.INIT_RAM_0A=256'h222BB145311304F732C83224C03C02032023503F802C0032B4AB109931DCC25A;
defparam rom_rom_0_3_s.INIT_RAM_0B=256'h25223822292380548147721CF0FE7A08520BE44B500BACCCECBF3B00F20C4FFC;
defparam rom_rom_0_3_s.INIT_RAM_0C=256'h4022D9C890203A028D000CB50020152E0E18028D2AA05AA6141822285B43E4C9;
defparam rom_rom_0_3_s.INIT_RAM_0D=256'h6BBCC3C3102A22947FEE2BC96023B0FEB8294550A05A929A41AAB8C948809F9F;
defparam rom_rom_0_3_s.INIT_RAM_0E=256'h2FA3B63941C2C053E626930CE18391E047F180200866D0214D0669311C2A69CA;
defparam rom_rom_0_3_s.INIT_RAM_0F=256'h383C3AC1522BA1CF26A90A46D020470416B01BB98CF41AF02775A6B64E222CBA;
defparam rom_rom_0_3_s.INIT_RAM_10=256'h0EC921E0026FF0162C544008489220CA852AAA406A0A20939C2B8730BC9C3040;
defparam rom_rom_0_3_s.INIT_RAM_11=256'h82030632220A3A3E88F022AC03806C582C42C40382A48A1000FCCCA32AFCF422;
defparam rom_rom_0_3_s.INIT_RAM_12=256'hE80CC000082E260030C82DC8A6EA88BA8C2308EB8E823F233888FEA68A920BA0;
defparam rom_rom_0_3_s.INIT_RAM_13=256'h1B19854A2603833209000692DF0CB9206820216BACC021EEB3920868984532E3;
defparam rom_rom_0_3_s.INIT_RAM_14=256'hAC005C405430F20282285512743B85AC63BA43CA89151AAAE18BD13261031088;
defparam rom_rom_0_3_s.INIT_RAM_15=256'h0AE300ADCB2883009803CB3282F634B0FA41342C8C759A06AF1528838A6000E4;
defparam rom_rom_0_3_s.INIT_RAM_16=256'hB13E047309A0AF6E0F92267629388482048C90FCF8DCFC272381A483355C8242;
defparam rom_rom_0_3_s.INIT_RAM_17=256'h9D22DC0A85D83E4C406AB2201A7423542880AC2CB8AAB6716028888E3A8FF020;
defparam rom_rom_0_3_s.INIT_RAM_18=256'h8A508A8E2080014192CA0A7DBDFA8082D5C88397C88EABCDA8E0480018067089;
defparam rom_rom_0_3_s.INIT_RAM_19=256'h204291B70DA0C23ECFA25447C5F90232230EBFAF8C88C080CE2F1CA7A0A20EEC;
defparam rom_rom_0_3_s.INIT_RAM_1A=256'h820E281433EE00C0CBEAED014B07AF8C4915903FF0FC162156A403B49B64BAA9;
defparam rom_rom_0_3_s.INIT_RAM_1B=256'h1321071FF1F6ABA4BB0920430212FB397048109A34284A0C9F1E60C55D0BF100;
defparam rom_rom_0_3_s.INIT_RAM_1C=256'h07CC19213B4BE46D000027053F0EF0BAFCA7BD097B2FC0ABD86423110A2E4C50;
defparam rom_rom_0_3_s.INIT_RAM_1D=256'h85E81943456431722A081AE30E7C84249BE7AEBE0A8D0408A38031155EF29208;
defparam rom_rom_0_3_s.INIT_RAM_1E=256'h016AFCF9A1122494A2FCF4B559690C7F87B4330E608D042EA3C26BF23E9B4182;
defparam rom_rom_0_3_s.INIT_RAM_1F=256'h2300A2004E0B9AD6144A39E4CB2523FA165AC28720F7362FE30F419040330AA3;
defparam rom_rom_0_3_s.INIT_RAM_20=256'h608AC6089C600F36C2C0331E3B2A00A8EB0BE0ADCA69883213505AE4888BF8A0;
defparam rom_rom_0_3_s.INIT_RAM_21=256'h4052FF275A1E8548A992814486AC507188A8C24EE808228A0A32E00202BC08BC;
defparam rom_rom_0_3_s.INIT_RAM_22=256'h2EBEA10C1A31BC338EC28828EC21EA86579A6302EC4243281B03ABEB060EB8C0;
defparam rom_rom_0_3_s.INIT_RAM_23=256'h7444A6AC9CA09B4A31C407B841A0032E8310000000A308C0C0850860881E0438;
defparam rom_rom_0_3_s.INIT_RAM_24=256'hE0E2E1B0B0A8A0B8B20708D02008812082804AA0480CAA0C8522CEAA0201220A;
defparam rom_rom_0_3_s.INIT_RAM_25=256'h03CF2902490BD07D22811CFCB8BE85264F620D252516DE7464C8DE6ECEC97BC7;
defparam rom_rom_0_3_s.INIT_RAM_26=256'h4114545151545551544514515551155445440014000045514415115543028609;
defparam rom_rom_0_3_s.INIT_RAM_27=256'h5555555144115555511445551155551055141555141014540150000055555455;
defparam rom_rom_0_3_s.INIT_RAM_28=256'h1145555555455440104050044000401104410005115554455551554154554554;
defparam rom_rom_0_3_s.INIT_RAM_29=256'h5555554551555455155545551545154555455550155011155555511144555555;
defparam rom_rom_0_3_s.INIT_RAM_2A=256'h5551555441554455451155451545154545455154555445444555554445544554;
defparam rom_rom_0_3_s.INIT_RAM_2B=256'h5051051050014000054101415014055510101001400050000044014455551555;
defparam rom_rom_0_3_s.INIT_RAM_2C=256'h5151554441550100015000554005400155500554000400054150101051014150;
defparam rom_rom_0_3_s.INIT_RAM_2D=256'h3E943E943E943E816BC16BC16BC16BEBC16BC16BC16BC17E943E943E943E9405;
defparam rom_rom_0_3_s.INIT_RAM_2E=256'h943E943E943E942BC16BC16BC16BC1416BC16BC16BC16BD43E943E943E943E94;
defparam rom_rom_0_3_s.INIT_RAM_2F=256'h222222377777775DDDDDDDC8888888888888889DDDDDDDF7777777622222223E;
defparam rom_rom_0_3_s.INIT_RAM_30=256'h222222377777775DDDDDDDC8888888888888889DDDDDDDF77777776222222222;
defparam rom_rom_0_3_s.INIT_RAM_31=256'h4AAABFAFFFFFFF00001555551551451555054151405104155155004410401422;
defparam rom_rom_0_3_s.INIT_RAM_32=256'hAA9556559595691510F0BFFFFAAAAAAAAAAEAAAA9001FD9AC58AAAA155554055;
defparam rom_rom_0_3_s.INIT_RAM_33=256'h4500FFFFFFFFAAA99A5A40050400A4F03EAABFFE554001947000FFC2BEEAB2A6;
defparam rom_rom_0_3_s.INIT_RAM_34=256'hF8F0AC540C0CF8F4A9403FEA9540150504040410401155105104155551555501;
defparam rom_rom_0_3_s.INIT_RAM_35=256'h0000000000000000000000000000000080AC500400F0F454540C04A45C540400;
defparam rom_rom_0_3_s.READ_MODE=1'b0;
defparam rom_rom_0_3_s.RESET_MODE="SYNC";
  pROM rom_rom_0_4_s (
    .DO({DO_3[31:2],rom_dat0[9:8]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_4_s.BIT_WIDTH=2;
defparam rom_rom_0_4_s.INIT_RAM_00=256'h567DC14291993850502E096B60000125591222AA550459154E39E92222222200;
defparam rom_rom_0_4_s.INIT_RAM_01=256'h8A3100C50EEB53F7F62EB65EFBFEA533AC01F3A71392FE4011CEAAABD1940940;
defparam rom_rom_0_4_s.INIT_RAM_02=256'h882032521080CF0A8C7770E10C104135F5D821225B0D703340D088214292030F;
defparam rom_rom_0_4_s.INIT_RAM_03=256'hD6E39F18668D4B58FD78BA7A857932A04E4138555BF139FF5C6C0005214038CF;
defparam rom_rom_0_4_s.INIT_RAM_04=256'h31485500C04CFC8367E420001539222825D60131456142F62D50B414E572D7F2;
defparam rom_rom_0_4_s.INIT_RAM_05=256'hC9392212AD193444597D05D14676AB10911F9DFA5023AC818060737DE91C7C14;
defparam rom_rom_0_4_s.INIT_RAM_06=256'h90A944C0302450D0C40689E01149935894B241551C14DC318559DB8586B11013;
defparam rom_rom_0_4_s.INIT_RAM_07=256'hF2311C04001404EA142714DFC37F21192B35DFCB4105074ABC2F50E43AEC6F1F;
defparam rom_rom_0_4_s.INIT_RAM_08=256'h140404076D71F437F26420DFC924F701AC313C0E45011C0529AADDDE9A36E037;
defparam rom_rom_0_4_s.INIT_RAM_09=256'hDFC2D470B7F2043504F9B7E01DF60F52004601404EAC547837F20415ACB7F0B1;
defparam rom_rom_0_4_s.INIT_RAM_0A=256'h25BC569E466451A665966591954955746456315F665043B7F0037A5C90D9D1CB;
defparam rom_rom_0_4_s.INIT_RAM_0B=256'hA57C440C863CDE494713C3CBEC8CB90AAB9F41040405011D31084399B19558C1;
defparam rom_rom_0_4_s.INIT_RAM_0C=256'hC2853C0CD1194C21DA21AEC511329572EF5103CFC3072BB83902214D2C4E1A4E;
defparam rom_rom_0_4_s.INIT_RAM_0D=256'hF8A5C9002023B0C0AA004E416D0BE818BF5CA05BE4E3F38313FFCD01ACB0B883;
defparam rom_rom_0_4_s.INIT_RAM_0E=256'h00A088139000CD49361C593247CC3AD90F50C0701CE63882EB7D6B70082B28EE;
defparam rom_rom_0_4_s.INIT_RAM_0F=256'h2A9C1EA7003653B44D400A090084074B3052794F532D400A22F5A09042022800;
defparam rom_rom_0_4_s.INIT_RAM_10=256'h55103A383F400E340D6C60FFCD80E0B5AA0747275B19BF175400ABC1C5FC7106;
defparam rom_rom_0_4_s.INIT_RAM_11=256'hF05490C7B70B0B32910FFEA34C947CD60CA0D4E3813B7AF5F07F05C470032A88;
defparam rom_rom_0_4_s.INIT_RAM_12=256'h080BEF838DCBF0AAF2EFBC2FF0FFFCFFEEBB817B817E000F7EFE018141CA1066;
defparam rom_rom_0_4_s.INIT_RAM_13=256'h5096D55BF1441835A1DA69C4AC35305A3C000904F11FA02681935A7C8FE01704;
defparam rom_rom_0_4_s.INIT_RAM_14=256'hF002C1D1F100E550C3E6AAA8FE3CE501D3CDEE02C0177AEB23800D407DDC3C29;
defparam rom_rom_0_4_s.INIT_RAM_15=256'hFB3D4590186A541BD8043C059A062144BFDA0E316DC884B89391A2854F0002FD;
defparam rom_rom_0_4_s.INIT_RAM_16=256'h6A4CE0C35B05CCEC53C96BB4F3FC3C107C111E0176A6C585A59FD1D4480D2603;
defparam rom_rom_0_4_s.INIT_RAM_17=256'h5F33D95514F10288A1C006589F77300F00D22B00AE782575D08CFFF7FFDFF576;
defparam rom_rom_0_4_s.INIT_RAM_18=256'hCCE4CF0F71E0B0291455D53CA9FE9560F53FD433115C04001CF01D857D157001;
defparam rom_rom_0_4_s.INIT_RAM_19=256'h142727ECF4FED3FC17FF04E74F28FFC774567FF3E7DDD4157FF471894745935C;
defparam rom_rom_0_4_s.INIT_RAM_1A=256'hF81ADAB720B78BC8A37CFD5392F53908CE9EB176028F1FE02A35063ADF0010F0;
defparam rom_rom_0_4_s.INIT_RAM_1B=256'hEC02AB1379FD93143B11145EB032D7A22AF5BE14FB601F03F39B7C81F4F1B3D5;
defparam rom_rom_0_4_s.INIT_RAM_1C=256'h81402E0430002540532DF8210E0F36E3C4F93C247203FFABFA01CC6A05BFF0FE;
defparam rom_rom_0_4_s.INIT_RAM_1D=256'h33F10054A08048E03EF17F391359D37E173C04E44201DF0F80D0042A80F024A0;
defparam rom_rom_0_4_s.INIT_RAM_1E=256'h2FD521EB199EABE65BF8044AA220123B04C1071F7C5044430644D0F04FD90EBF;
defparam rom_rom_0_4_s.INIT_RAM_1F=256'hF312FF400FE01A956F1EE8A9BA8BCF0CF60AA5C210B633ECE1130DE05002058F;
defparam rom_rom_0_4_s.INIT_RAM_20=256'hFEFEFFCFEFFE2FFC2D100390F83F00F32A0E3659DC7CDFFFD154E0F6FFFE10FF;
defparam rom_rom_0_4_s.INIT_RAM_21=256'h34E4B333FD9F6D3CC87392AA6304E441CE26D7DE39D904505215324B2BEC8FEF;
defparam rom_rom_0_4_s.INIT_RAM_22=256'h84E407C17986E147DF14C95D71873457208280CB714010ED73570E415557B498;
defparam rom_rom_0_4_s.INIT_RAM_23=256'h50D9D8055895C413C68D64342508845410218B222008ED1090EC044461519452;
defparam rom_rom_0_4_s.INIT_RAM_24=256'hF5F3313438C1C4BC34A701F3000CC13CFF0C1FFD00CDFFDC0941EF40B3676950;
defparam rom_rom_0_4_s.INIT_RAM_25=256'h041350553D40053C14C2BDE8A8CC1E456AD60F40954FCD101B4D034011013E16;
defparam rom_rom_0_4_s.INIT_RAM_26=256'h0B2AAEAAB86BAE114195DC0F8E29EBE40B2D55E75501800324800EEF32C0039C;
defparam rom_rom_0_4_s.INIT_RAM_27=256'h07C1965944A3288AA160094A112199C414703801D7170402030B0000567A701C;
defparam rom_rom_0_4_s.INIT_RAM_28=256'h2E8D4A8A736C24400800680430004020C0038008BB18C8402401C69238D00FC7;
defparam rom_rom_0_4_s.INIT_RAM_29=256'h4125B560A042AB41006C852246852E8152415980298029F262A28E55458A200A;
defparam rom_rom_0_4_s.INIT_RAM_2A=256'h4C3B49F00282845F0CB31144B044B00282828E68C451457545C88975CDF94509;
defparam rom_rom_0_4_s.INIT_RAM_2B=256'h1CD110C3D554D156B40240B0D44B0150534C3CD1FC33CFC3303C31B09631D312;
defparam rom_rom_0_4_s.INIT_RAM_2C=256'h0000000260FB4C75543D5457D553B5500155539755E79CC052CC6DED3E24F115;
defparam rom_rom_0_4_s.INIT_RAM_2D=256'hFFEAAA955540003FFFEAAA955540003FFFEAAA955540003FFFEAAA9555400000;
defparam rom_rom_0_4_s.INIT_RAM_2E=256'hAABFFFC00015556AAABFFFC00015556AAABFFFC00015556AAABFFFC00015557F;
defparam rom_rom_0_4_s.INIT_RAM_2F=256'h414141414141414141414141414141541414141414141414141414141414142A;
defparam rom_rom_0_4_s.INIT_RAM_30=256'hBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEABEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBC1;
defparam rom_rom_0_4_s.INIT_RAM_31=256'h55000000000000AAAABDF6E92EA2CC03613800914151000742FD0078208014FE;
defparam rom_rom_0_4_s.INIT_RAM_32=256'h6A6AA9AA6A6A94688A5155555555555555555555455500403AEF3F5555555555;
defparam rom_rom_0_4_s.INIT_RAM_33=256'h4D2B5555555555555E564385C55154F2BFFFFFFFFFCAA944415FFFC7FFFFF1A9;
defparam rom_rom_0_4_s.INIT_RAM_34=256'hF8F404080804F4F8F955400000001505CD050D00081D681240003EB433EB4313;
defparam rom_rom_0_4_s.INIT_RAM_35=256'h00000000000000000000000000000000809C00A8A050505C5C505C0C040C0008;
defparam rom_rom_0_4_s.READ_MODE=1'b0;
defparam rom_rom_0_4_s.RESET_MODE="SYNC";
  pROM rom_rom_0_5_s (
    .DO({DO_4[31:2],rom_dat0[11:10]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_5_s.BIT_WIDTH=2;
defparam rom_rom_0_5_s.INIT_RAM_00=256'h445D81C111591454535541991222011554220155550091140F950C05AF05AF02;
defparam rom_rom_0_5_s.INIT_RAM_01=256'h8BB80000A23A00128962065138A1C45E040008053EA556AAA5D31B13C0A94160;
defparam rom_rom_0_5_s.INIT_RAM_02=256'h50811EF3A4A807BAA948FAE92A8A2800ECF00303090412382ACA50810291A8FA;
defparam rom_rom_0_5_s.INIT_RAM_03=256'hBD5975145506B9AA5E6059DAC4552168FA90145F5958146CB4500004757014CD;
defparam rom_rom_0_5_s.INIT_RAM_04=256'h912400019C85D68B866454000641305AF5B5C911756181453BC05918D553BD53;
defparam rom_rom_0_5_s.INIT_RAM_05=256'h49EA0E2D611037445F790849D7355511B58D54AAA5167441045033547930D4E0;
defparam rom_rom_0_5_s.INIT_RAM_06=256'hA9CA605115412451055B58C0314751500C12516118355FB18688D3C184910D54;
defparam rom_rom_0_5_s.INIT_RAM_07=256'h51552C2440490471042114D543551455ED15D5450130074F441710A9D2444607;
defparam rom_rom_0_5_s.INIT_RAM_08=256'h2C1104B36776943651545055452907C4001D1C44480120127DF1D4CE401561B5;
defparam rom_rom_0_5_s.INIT_RAM_09=256'h554074B03551492710515558455A11D2C24B04904714744435514917B4755019;
defparam rom_rom_0_5_s.INIT_RAM_0A=256'hB554955B455455A775557559A44A64776656573F555146755811614970D6D181;
defparam rom_rom_0_5_s.INIT_RAM_0B=256'h6154440045024A9949588561C6CE1A1F1945A584B59A9551150B475DB9999449;
defparam rom_rom_0_5_s.INIT_RAM_0C=256'hC0E0972755144D3C43B52F41626045117D41454641055554EA501D5604792C59;
defparam rom_rom_0_5_s.INIT_RAM_0D=256'h5556F90000661350C61CBA9F324A95D7B6A59C15645BF9519B5541814440522B;
defparam rom_rom_0_5_s.INIT_RAM_0E=256'h029A44FEA710DC914473F7E1F96A45E35738D4158D183094C3D714142C15D450;
defparam rom_rom_0_5_s.INIT_RAM_0F=256'h369FD5172CDD0E05D64501545571A14A30CE5547C15420259475504021359C00;
defparam rom_rom_0_5_s.INIT_RAM_10=256'h4653501005000030054D40D406206412A1CDCD11159554855940955DA54B7D64;
defparam rom_rom_0_5_s.INIT_RAM_11=256'h5604C04E55050531410955534CD454F7A64256C089155555493D01401A001C01;
defparam rom_rom_0_5_s.INIT_RAM_12=256'h0400D151154C501531F45C0450C54C7D1F47C147C11510A755550145537D00D5;
defparam rom_rom_0_5_s.INIT_RAM_13=256'h404745055154545550151D441C013055D6220A7A5115810001231E9A5596D100;
defparam rom_rom_0_5_s.INIT_RAM_14=256'h5350C1912F40A55391AA6CD8D40C904D00C9D5C5544F45550101354154541468;
defparam rom_rom_0_5_s.INIT_RAM_15=256'h132761A51455545554201404D80004C4D4654451A94295B4BEA6539E49035071;
defparam rom_rom_0_5_s.INIT_RAM_16=256'h574C5CC087054C845865959050681C105C212A418585855051986664706D6351;
defparam rom_rom_0_5_s.INIT_RAM_17=256'h7319E1A6195209417E41115505D1230145640800C55401B910445555557FD955;
defparam rom_rom_0_5_s.INIT_RAM_18=256'h48A9460E912002C4449515B6C1543D14F0155168DD5C090405CF46F87555F055;
defparam rom_rom_0_5_s.INIT_RAM_19=256'h3205270C5153515DD155C269C0043555500A805062442426D55A59D14382A5DC;
defparam rom_rom_0_5_s.INIT_RAM_1A=256'h56BF50E50019410806D45C7EA35FEA52E468A654119541546D61D78DE5DB2491;
defparam rom_rom_0_5_s.INIT_RAM_1B=256'h74B4551CB92F040C3F14185018207F957645745F96C001015391548769551009;
defparam rom_rom_0_5_s.INIT_RAM_1C=256'h011028511417110051215C584C29D099C49DFC15DC13F554D5516457055C5055;
defparam rom_rom_0_5_s.INIT_RAM_1D=256'h1E9621E880C40C50155D859A09D565919D160FA958537D7A8D894831B1D068BA;
defparam rom_rom_0_5_s.INIT_RAM_1E=256'h95C20094D56159645EF8E48C670103131BC14519184213A20A9A14754948B654;
defparam rom_rom_0_5_s.INIT_RAM_1F=256'h973E994445A0048D6595765414C655051955155C80157D5FD9234564D8170566;
defparam rom_rom_0_5_s.INIT_RAM_20=256'h565445754456CC7044303950F435286E058A16AC14D44435711FA47454540019;
defparam rom_rom_0_5_s.INIT_RAM_21=256'h37A81157D96E56543BB0A4585D3FA93CF755F79F17C47000044C195199067544;
defparam rom_rom_0_5_s.INIT_RAM_22=256'h4FA916E16D45F146551405F59156999EFC5684658180105561153A905458B605;
defparam rom_rom_0_5_s.INIT_RAM_23=256'h0C55F40D402A4951450C583DB044485CC005254948105418905C580549755D64;
defparam rom_rom_0_5_s.INIT_RAM_24=256'hD6E355145F4149C4154301C1040454044504D665C04956582C55DD4117561590;
defparam rom_rom_0_5_s.INIT_RAM_25=256'h151454E5549054BD294711FD744C5A857E360EDB568FD0311746258000127428;
defparam rom_rom_0_5_s.INIT_RAM_26=256'h433C3EF0FDB03EC184190CF3000C0F00432FFF9AFF38046308D403FFC2401816;
defparam rom_rom_0_5_s.INIT_RAM_27=256'h34F0D75546810C03F1003D431D258D0C773B001E246596C028000020E6964C4D;
defparam rom_rom_0_5_s.INIT_RAM_28=256'h38FD43C3C45104020882FA000200C01104208000B3070044091015007000C3F4;
defparam rom_rom_0_5_s.INIT_RAM_29=256'h41793D543390FE9DD0733534A7353F4AD74AD9920992093080C0D00344030143;
defparam rom_rom_0_5_s.INIT_RAM_2A=256'h0D0301752B00C7574C7355A877407540C0C0C833C8DC894445000144CD034503;
defparam rom_rom_0_5_s.INIT_RAM_2B=256'h18E320AC1FFCB3FE01B0C10B64108214A2FFFCBEFC22CFC2203C220613771740;
defparam rom_rom_0_5_s.INIT_RAM_2C=256'hFFFFFFF5B0FF492FFCFBFC77FFF22FF31E9FF3AAFE8291049298CA8A3A482226;
defparam rom_rom_0_5_s.INIT_RAM_2D=256'hFFFFFFFFFFFFFFEAAAAAAAAAAAAAAA955555555555555540000000000000003F;
defparam rom_rom_0_5_s.INIT_RAM_2E=256'hFFFFFFFFFFFFFFEAAAAAAAAAAAAAAA955555555555555540000000000000003F;
defparam rom_rom_0_5_s.INIT_RAM_2F=256'hEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403F;
defparam rom_rom_0_5_s.INIT_RAM_30=256'hEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403F;
defparam rom_rom_0_5_s.INIT_RAM_31=256'h55000000000000FFFFE1C6E02E02CC04600843D30050041DB0010243CF3CF43F;
defparam rom_rom_0_5_s.INIT_RAM_32=256'h0000000000000003300000000000000000000000000000400000005555555555;
defparam rom_rom_0_5_s.INIT_RAM_33=256'h411CE4E4E4E4E4E6EC92F380200500F17FFFFFFFFFC5543C5004000000000000;
defparam rom_rom_0_5_s.INIT_RAM_34=256'h00000C0C0C0CF4FCFC0000000000003D05CDC9CC0FB23BD4500C3C3093C70970;
defparam rom_rom_0_5_s.INIT_RAM_35=256'h00000000000000000000000000000000C0A80054545454505058585C505C5050;
defparam rom_rom_0_5_s.READ_MODE=1'b0;
defparam rom_rom_0_5_s.RESET_MODE="SYNC";
  pROM rom_rom_0_6_s (
    .DO({DO_5[31:2],rom_dat0[13:12]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_6_s.BIT_WIDTH=2;
defparam rom_rom_0_6_s.INIT_RAM_00=256'h000C44324420C1232EA02A48044464800000748888452840400553AAAAAAAA02;
defparam rom_rom_0_6_s.INIT_RAM_01=256'h237400401982000082998E147611C0088E000C42001740438000005040AAAC11;
defparam rom_rom_0_6_s.INIT_RAM_02=256'hAA6237FAEA03AC5D1E62B5DB158619003C3000830F8001B10806AA6300590E00;
defparam rom_rom_0_6_s.INIT_RAM_03=256'h3C24810000C101300CC0D0D01200C1000154C1020B42C001560C0193008016CF;
defparam rom_rom_0_6_s.INIT_RAM_04=256'hF818C00B0B00402FE28328C0E0066AAAA2006C74308484D003E53C4900203D40;
defparam rom_rom_0_6_s.INIT_RAM_05=256'h02014A010A671B03059605E640000088000002AAAAA200A0D20400010090B240;
defparam rom_rom_0_6_s.INIT_RAM_06=256'h8C0204C010848042010021C0304000000402808005022C30015120C001120981;
defparam rom_rom_0_6_s.INIT_RAM_07=256'h000E043820214005800701C00300022E03EEC0008006838F010EEC00CC102113;
defparam rom_rom_0_6_s.INIT_RAM_08=256'h0C080006A2B0E03000A800C00205281700060002810A04094605CCCC00301070;
defparam rom_rom_0_6_s.INIT_RAM_09=256'hC0000810300001485C1C30380C0E006083820214005D5830300000F80F30000E;
defparam rom_rom_0_6_s.INIT_RAM_0A=256'hA002922A3223221A2080A02E2232222AAAA808FC039B82300015850430402080;
defparam rom_rom_0_6_s.INIT_RAM_0B=256'h0D000000010125580745000001C18041563B589320896886E832038800222862;
defparam rom_rom_0_6_s.INIT_RAM_0C=256'hC030410370020801A9465F40200015203003110D00001004014680F040000100;
defparam rom_rom_0_6_s.INIT_RAM_0D=256'h0000D400080101804050401F30C00300500C11D800F3F0814FCC800000001000;
defparam rom_rom_0_6_s.INIT_RAM_0E=256'h013000101540CC4030049000E10113303408E93A0E743000C303B2382404B200;
defparam rom_rom_0_6_s.INIT_RAM_0F=256'h1F4C00032080010004C083340CC033E470393103000C1013003030C00C426C00;
defparam rom_rom_0_6_s.INIT_RAM_10=256'h2000520A2C400030002D28B02EA004080003000043C0014310000C00D0343030;
defparam rom_rom_0_6_s.INIT_RAM_11=256'h05611C40C5050500C10050F0400F9035404202E88104F35C2931004000000008;
defparam rom_rom_0_6_s.INIT_RAM_12=256'h0030EAA8A804000C3101100230C30C4010040044091C020305040980C0000000;
defparam rom_rom_0_6_s.INIT_RAM_13=256'h039085087E83A03040A41D300C2A3302095545752CCA84C004168D5218454C00;
defparam rom_rom_0_6_s.INIT_RAM_14=256'hB0C0E8C21430C80202840154FC00100400010200101B051403001134450F5009;
defparam rom_rom_0_6_s.INIT_RAM_15=256'h000718008F0CCE8890000B62A000088BC06986A8EA208030405523020B40C0FC;
defparam rom_rom_0_6_s.INIT_RAM_16=256'h7A001884CB040040C404E4E000430F3CCF080008313132430C0B8C02340A0700;
defparam rom_rom_0_6_s.INIT_RAM_17=256'h432070740071000000C01000183D370400200400C00005F10040001D307FC010;
defparam rom_rom_0_6_s.INIT_RAM_18=256'h4C0507020811B01700C2C2800202AD0000000133CC0000002042800935CD0073;
defparam rom_rom_0_6_s.INIT_RAM_19=256'h22531F0C10050124C480504E9C341008000183C04AC00000400B3CCF030C00CC;
defparam rom_rom_0_6_s.INIT_RAM_1A=256'h000F00D100204010000C5215430C5503E203140003808001542C333397000597;
defparam rom_rom_0_6_s.INIT_RAM_1B=256'h1032C70CFA3F000C3C89307802103028400C020017800300C0104025D4403001;
defparam rom_rom_0_6_s.INIT_RAM_1C=256'h600C180B43005C9C1010031334007C107201F001F08CE4310051032004007080;
defparam rom_rom_0_6_s.INIT_RAM_1D=256'h007000431400B0D0130C333982C08C5CC304015400015B000008308550F845A0;
defparam rom_rom_0_6_s.INIT_RAM_1E=256'h2000000D0C030091AC08A33151002C331C8030000C2C1C000410037137610250;
defparam rom_rom_0_6_s.INIT_RAM_1F=256'h03008004061000407040020000060100244000244011F04C391C5200C1000403;
defparam rom_rom_0_6_s.INIT_RAM_20=256'h16000160001600004C00F700C00C21801440410314044FC17085507101020080;
defparam rom_rom_0_6_s.INIT_RAM_21=256'h78051103F80E0040E003801103040590080003FF05440000000C0A28AA02A000;
defparam rom_rom_0_6_s.INIT_RAM_22=256'h015400E41810E41302440C002400000204124828020C482003C000150701B000;
defparam rom_rom_0_6_s.INIT_RAM_23=256'h00C2C001409950001C060038040C020C0038A8AAA8082328C8280040F2080208;
defparam rom_rom_0_6_s.INIT_RAM_24=256'h300F0E30004000C430043340C22061028932C081D32C081D00000100030B00C0;
defparam rom_rom_0_6_s.INIT_RAM_25=256'h4B4700C0025440C100347C3C9A00705C7930328040DF143007C430C000000D50;
defparam rom_rom_0_6_s.INIT_RAM_26=256'h0A2AE8ABAA2DE8A38EEAA8AAE3BAFAFC8E2AFF69FE2EFEF2B8BAEEAAB3540731;
defparam rom_rom_0_6_s.INIT_RAM_27=256'hAA62BAEE8BD2B8EEEAB38AEE3E3AEBE8AA843AFAAB6AEAA83BA223BCB83C90AA;
defparam rom_rom_0_6_s.INIT_RAM_28=256'h27FAAEAE7EBEBBFFA3FF03BE9FFE2EE93FF83FE12EAEEC8EBA22EAE9ECAA896A;
defparam rom_rom_0_6_s.INIT_RAM_29=256'h8EEEEABAE2EBB9EEEBBFFA2F2BFA2AAAAEAAA2FBF2FBF2ABBBBBBBBA8AEE3BEE;
defparam rom_rom_0_6_s.INIT_RAM_2A=256'h86362EDABECB8FAD8AA2EEAAAE8AAE8B8B8B87FF8AAA8ABA8AAECEBA8AEE8A3E;
defparam rom_rom_0_6_s.INIT_RAM_2B=256'hD4000D51EBFE6BF8AB423FCAB3FC8FAAE9B55A6EA691A5A91A96928E6AD86D8B;
defparam rom_rom_0_6_s.INIT_RAM_2C=256'h5555555EA8AAA7DBFFA7F8EAAFF91FE2BAEBFEE1F8512206A344B454C4A352A8;
defparam rom_rom_0_6_s.INIT_RAM_2D=256'hC6C6C6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C7939393915;
defparam rom_rom_0_6_s.INIT_RAM_2E=256'h93939386C6C6C6F93939392C6C6C6C5393939386C6C6C6F93939392C6C6C6C46;
defparam rom_rom_0_6_s.INIT_RAM_2F=256'hE4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B13;
defparam rom_rom_0_6_s.INIT_RAM_30=256'hE4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B24;
defparam rom_rom_0_6_s.INIT_RAM_31=256'hAA000080000000AAAA8E38BE8BF8AAAFBEBFE2A28EA28E3AA3EE23B28A2888A4;
defparam rom_rom_0_6_s.INIT_RAM_32=256'h0000000000000002200000000000000000000000000000A02A2000AAAAAAAAAA;
defparam rom_rom_0_6_s.INIT_RAM_33=256'h8E10FFAA5500FFA8510163800000A85015555555554000240000000000000000;
defparam rom_rom_0_6_s.INIT_RAM_34=256'h5454505050500800000000000000002AC28282880AC6AEAABABA2BE2B2BA2BAF;
defparam rom_rom_0_6_s.INIT_RAM_35=256'h000000000000000000000000000000008000A050545454545450505054505454;
defparam rom_rom_0_6_s.READ_MODE=1'b0;
defparam rom_rom_0_6_s.RESET_MODE="SYNC";
  pROM rom_rom_0_7_s (
    .DO({DO_6[31:2],rom_dat0[15:14]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_7_s.BIT_WIDTH=2;
defparam rom_rom_0_7_s.INIT_RAM_00=256'h19B800C160992418B00980E000002008032032808000C8000555550000000002;
defparam rom_rom_0_7_s.INIT_RAM_01=256'h2B20004008200100002AAE10B643C0090A00140095544B1B9410FFF018000500;
defparam rom_rom_0_7_s.INIT_RAM_02=256'h00A321EBF719AC040A007ED92DA208003C3001830E800290008600A203186600;
defparam rom_rom_0_7_s.INIT_RAM_03=256'h544902104AC656982E506A68F06616225554240C85A324FFFE940000F87813CE;
defparam rom_rom_0_7_s.INIT_RAM_04=256'hE0B02AAC5740B00223936AA2F68D0000014932225A61CD8925736E1CD2925682;
defparam rom_rom_0_7_s.INIT_RAM_05=256'h4D55452FFDED345F075D4C9D02251500650855000003A420C0002216A1302008;
defparam rom_rom_0_7_s.INIT_RAM_06=256'h41FD3089487055A4548BDC80BB8EE81038235050602A19A2028870C0488305E7;
defparam rom_rom_0_7_s.INIT_RAM_07=256'hD11D20748195407F0102088F423D194DFECD8F465031014F18A0DE55D3C4B665;
defparam rom_rom_0_7_s.INIT_RAM_08=256'h246540F054704863D104808F449507FDD01120644811206541FF8889003581A3;
defparam rom_rom_0_7_s.INIT_RAM_09=256'h8F405491A3D1A555F646A3C468F119124749195407F84495A3D1A545FBA3D01D;
defparam rom_rom_0_7_s.INIT_RAM_0A=256'h41644890000019C400084215C03C00155557375473434863D1957F00D4A95201;
defparam rom_rom_0_7_s.INIT_RAM_0B=256'hA48E0020E0285550420E824180C00513FEDAA2CB00069009E0FC0900C1999449;
defparam rom_rom_0_7_s.INIT_RAM_0C=256'hC0531023B11D9D3E53FEFB9271A3C51132478DCBD2A82F8255742A02F8AA2FAB;
defparam rom_rom_0_7_s.INIT_RAM_0D=256'h00058A0000CAEE60FFFE555F304A2929FCAFFF5820B6A9C203EEC14100006000;
defparam rom_rom_0_7_s.INIT_RAM_0E=256'h06D0025555408D12AB1AA210A036233116A09425099860008209F92428297B10;
defparam rom_rom_0_7_s.INIT_RAM_0F=256'h37A8B17269E8424A8F428D1884D01A4E216E22020008206D1022D1515D135D54;
defparam rom_rom_0_7_s.INIT_RAM_10=256'h996260103C800420068B80F8CFE0D43EBFEA99352A2F17C846E479109BA42010;
defparam rom_rom_0_7_s.INIT_RAM_11=256'h5F17CE9A7F0B0B008A59F0B2808354AB2A036880C1609962543901C008011012;
defparam rom_rom_0_7_s.INIT_RAM_12=256'hA6B0AEA9A0298045722D602630D3DC89A2688B288EEE074A43051A64A67E10B8;
defparam rom_rom_0_7_s.INIT_RAM_13=256'h470A15F22C5B18E2C214A53000210B012C0025702CEF41C400C24D68904FF6AA;
defparam rom_rom_0_7_s.INIT_RAM_14=256'hF240AC012178F6011BBEFFFEAB29B050929B05C07BCE2A2812C96174561B60B8;
defparam rom_rom_0_7_s.INIT_RAM_15=256'h426E3455C3808789248A93731844CE27CF68A68C313F3AFE555783008D8240A2;
defparam rom_rom_0_7_s.INIT_RAM_16=256'h85001C0205A480026A0C1858893F9F8E5F9C955CC9C9C9A052A74E1B0FF1B314;
defparam rom_rom_0_7_s.INIT_RAM_17=256'h9AFB329CA5420102FDE95D4AC8AE030FA57FB020C32A85F780A0116E283A8A92;
defparam rom_rom_0_7_s.INIT_RAM_18=256'h8255C803114003FD490909420280333EA013D28FDDA82540303450F0A26E609B;
defparam rom_rom_0_7_s.INIT_RAM_19=256'h34F60A886B80111008C5339DCC78314C5402C3C214C8200580576DCCD302021C;
defparam rom_rom_0_7_s.INIT_RAM_1A=256'h241F00C10032C1200698819557F95553A90380401545290BFFC5CB70DEEF95F7;
defparam rom_rom_0_7_s.INIT_RAM_1B=256'hCC535A0EE7BA08083C8E1C9413C0241CC604CCA410000D01602104284064200F;
defparam rom_rom_0_7_s.INIT_RAM_1C=256'h033C1C0C1B27F55C610487B1F019ABAD3B92F82AE0ECF4FE25BD079E09A010C3;
defparam rom_rom_0_7_s.INIT_RAM_1D=256'h1EF5111BFCE4FC882B19BB6A14EBAC74A61365559840DFD0098FB8BFFFA25500;
defparam rom_rom_0_7_s.INIT_RAM_1E=256'h4E8000361C033328C504B8BFFF393F229CC2FD19CF7CF74125542BA6FFB7D1DB;
defparam rom_rom_0_7_s.INIT_RAM_1F=256'h85915AC88A2000D8B2922508CC87C80090AC14400012786A383C0300CA020B03;
defparam rom_rom_0_7_s.INIT_RAM_20=256'h0410204102044A68829AF260C02C2424FF2BC89D24A0A4217165553A161700D1;
defparam rom_rom_0_7_s.INIT_RAM_21=256'hD5551106A18866481A0057FF4E9555E040252F1F1F28C0000122904008A40102;
defparam rom_rom_0_7_s.INIT_RAM_22=256'hE5554ABEA1329CBB69E902069E8A1969BFFDEA69E9AEC8654A0A9554E02B5A14;
defparam rom_rom_0_7_s.INIT_RAM_23=256'h0889A11881FDB542B409250EF0585F022A40000002924192024B792529619967;
defparam rom_rom_0_7_s.INIT_RAM_24=256'h003C1700AF2B25E202F039DBE4C38C3232B603260B6032608816BA82EE265200;
defparam rom_rom_0_7_s.INIT_RAM_25=256'h3FD000E4955604C0143FE03CAA0245513800B1EFE83A0C01130931C0000940D0;
defparam rom_rom_0_7_s.INIT_RAM_26=256'h450154455155545145555455451155004514005500155451141405455002900C;
defparam rom_rom_0_7_s.INIT_RAM_27=256'h1551555544111445115015451104154055551451554114411105000054405455;
defparam rom_rom_0_7_s.INIT_RAM_28=256'h1505454555551401000150001100401140110005151544441511555154504555;
defparam rom_rom_0_7_s.INIT_RAM_29=256'h4555555451514551114445155445154555455010101011515151544545451145;
defparam rom_rom_0_7_s.INIT_RAM_2A=256'h4515455515414455445155045544554141414504445545554544455545554515;
defparam rom_rom_0_7_s.INIT_RAM_2B=256'h1451415550001000555141515415015451555050041105011014115455555551;
defparam rom_rom_0_7_s.INIT_RAM_2C=256'h0000000510550510005400554000400115500154005505444014445414505110;
defparam rom_rom_0_7_s.INIT_RAM_2D=256'hBFC0156ABFC0156ABFC0156ABFC0157FEA95403FEA95403FEA95403FEA954000;
defparam rom_rom_0_7_s.INIT_RAM_2E=256'h156ABFC0156ABFC0156ABFC0156ABFD5403FEA95403FEA95403FEA95403FEAAA;
defparam rom_rom_0_7_s.INIT_RAM_2F=256'h2BFE81542BFE81542BFE81542BFE81417EABD4017EABD4017EABD4017EABD400;
defparam rom_rom_0_7_s.INIT_RAM_30=256'h81542BFE81542BFE81542BFE81542BEBD4017EABD4017EABD4017EABD4017E94;
defparam rom_rom_0_7_s.INIT_RAM_31=256'h000000000000000000155405005004054511415145510415455501155554407E;
defparam rom_rom_0_7_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_33=256'h4500FFFFFFFFAAA9A65640050000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_34=256'h5050505050505050500000000000001044444444015551551000155451554541;
defparam rom_rom_0_7_s.INIT_RAM_35=256'h00000000000000000000000000000000C0540054505050505050505050505050;
defparam rom_rom_0_7_s.READ_MODE=1'b0;
defparam rom_rom_0_7_s.RESET_MODE="SYNC";
  pROM rom_rom_0_8_s (
    .DO({DO_7[31:2],rom_dat0[17:16]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_8_s.BIT_WIDTH=2;
defparam rom_rom_0_8_s.INIT_RAM_00=256'h5DEA7143B1A91C64115395FC7FFFF154453FFF884407C45106AAAB5555555555;
defparam rom_rom_0_8_s.INIT_RAM_01=256'h31D9FFEFFBFF7F1FEE9EEB51EF417FFD7F7FF1FFDAAAEC04D7D0AAA01955579C;
defparam rom_rom_0_8_s.INIT_RAM_02=256'h007BF87DE207F7EA17CC9FBE7BE77D77FFFFFFDFFFDFFFCC7287007B7F1C1F00;
defparam rom_rom_0_8_s.INIT_RAM_03=256'hBFD9752086BD952F5B5FF3B3E5DF2F2D6AA91C66E6F50D6AA96BD405E9A4F5FF;
defparam rom_rom_0_8_s.INIT_RAM_04=256'hF075FFFDD7DFF5477517FDFFF3DF1555556D2E2B5D524B6D2BF2D524B7D2BF52;
defparam rom_rom_0_8_s.INIT_RAM_05=256'h87AAAD1AABB91E5F47DF0B5F71B56507F95E5655555FF5F17C11F7977931F407;
defparam rom_rom_0_8_s.INIT_RAM_06=256'hD7A966E18099AA09E40AA69FE72EDD67FDF1E1AD60B525F34D647FFFCA41FDF7;
defparam rom_rom_0_8_s.INIT_RAM_07=256'hE0377B5DEDAA85EA752D1497845E02AFD93F9780A17A45DFDEF1F36AB7C4A21D;
defparam rom_rom_0_8_s.INIT_RAM_08=256'h7B6A85E9D5DD7EC5E05DEDD7819ABF6A5EF77B45DED77B6AAFDA55DD5FFD6D55;
defparam rom_rom_0_8_s.INIT_RAM_09=256'h5784DDED15E0269CAAC795CB4572D177B5DEDAA85EA49DEC15E026BCA795E137;
defparam rom_rom_0_8_s.INIT_RAM_0A=256'hB57CBEBB0150577D545455177537551DDDDDFA9FD441DE05E599F67BDFF57793;
defparam rom_rom_0_8_s.INIT_RAM_0B=256'hAADE9DF5E5D5E6A94B6BDC5BDFFFEDB6AB6D7D7B01CDF547DD775DD47F777BC7;
defparam rom_rom_0_8_s.INIT_RAM_0C=256'hFFEB7271D07AA5B9EAA395EAA797A9371FAB595DEF9DFB556AA0115468AA2AAA;
defparam rom_rom_0_8_s.INIT_RAM_0D=256'h7FFD6E7FFFD6C5F7EAA96AABFF2EB9BA1CAAAA9C11D5678B17FFDF6F7FFFF7FF;
defparam rom_rom_0_8_s.INIT_RAM_0E=256'hFC47FF6AAA6BC7DB6E741153E715A17F4557C1F07C85FBF3EFD4E771F5F26570;
defparam rom_rom_0_8_s.INIT_RAM_0F=256'hF1E441627AD2FD6D121D9C46D1F7C65C3757217F1FFEF7C475F5871F7EB71BFF;
defparam rom_rom_0_8_s.INIT_RAM_10=256'h6AAB27B57E9FFDF7FC6A55F9F597D0F6AA97AC7B5BF9DA6A479474589B962801;
defparam rom_rom_0_8_s.INIT_RAM_11=256'h66AACD9D7FBFBFBF9E7FF9BB6FD5D6DA059FC6955F76FF6683BCBF9FF07F79FE;
defparam rom_rom_0_8_s.INIT_RAM_12=256'hFDFFFBFDF1DDC7EADFBFCBFFB7FBF7EF4BD2DFD2DF667FD59797BF6477AE5FEF;
defparam rom_rom_0_8_s.INIT_RAM_13=256'hA7B7C3CF2DE7BAD547745535FFFFBF4975FFF6AFCED75FCFFFEFD7A3EC5AAF77;
defparam rom_rom_0_8_s.INIT_RAM_14=256'hA307DD5BD577FD5F5786AAA955B9F6A15B9F557F5A95634D7B6DBDF2F7DB3DEB;
defparam rom_rom_0_8_s.INIT_RAM_15=256'h677D5D6AD70513DD25FFF335F7FFFFFDF0BDDFCD6FBAB6AD6AAA97D5ED4F07D4;
defparam rom_rom_0_8_s.INIT_RAM_16=256'h2E7FFDFF7D56DFFF7DA874DAC924C0D340DD5AAD7C7F7D5BAA5B8E175BABA9C1;
defparam rom_rom_0_8_s.INIT_RAM_17=256'h5678B7951A9B3FDFA9D58652ACC13FFF449A59F7FF146DDED7E5D559DD5D5799;
defparam rom_rom_0_8_s.INIT_RAM_18=256'hCF6A9CFF05AFFBAA6A4545DFBFD5F659ABF553093755F69FF0F561A695095BC2;
defparam rom_rom_0_8_s.INIT_RAM_19=256'h79A9759EC5C353170D90939DDFFEF41D07FD6FE78CC1F7F0C50DD77697DE0B65;
defparam rom_rom_0_8_s.INIT_RAM_1A=256'hB417CBFFBFF9EFFBFFD5FEAAA9F5AAABD5147F5FF5DD3D0AAA9969D612441A47;
defparam rom_rom_0_8_s.INIT_RAM_1B=256'hB8F78577B96D7DFEFFC17ED5FBEFF6F35DC8B8D0062FFE7FB7D7C1F75FC5FBFF;
defparam rom_rom_0_8_s.INIT_RAM_1C=256'h03FEF9FEA786A9AC4DDEC7AA7BF4D5C479CDEDF8737EFA687A6FBB89BEF7F7D6;
defparam rom_rom_0_8_s.INIT_RAM_1D=256'hB7317B47AA96FA5DFAC73B82AEA1FD1D7075C6AAA1DFFB102C5C7AAAAA516A00;
defparam rom_rom_0_8_s.INIT_RAM_1E=256'hFDAFFFFE7B363F5DD77DEDFAAAA5BE95597FBC74C7ACA947B6A87301781153F1;
defparam rom_rom_0_8_s.INIT_RAM_1F=256'h05F15C5DDC97FFFC9797D079EDDD337F2CA8745DFFF22E367D7EFB07F5BFBE8D;
defparam rom_rom_0_8_s.INIT_RAM_20=256'h7455D7455D746E66DDF7FD57FDFC7675AAAF5E58B6FED5FD65AAAA5C4040FFCE;
defparam rom_rom_0_8_s.INIT_RAM_21=256'hDEAABBBD9A868ED9E61796AAA55AAAB5D1BA7ED7FF5DD3FFFE1DF0400C7C055D;
defparam rom_rom_0_8_s.INIT_RAM_22=256'h96AA95DC46366F7D57F9FE057F95F9579AA99DFCBF9FDDF2AD45DAA95117DD7D;
defparam rom_rom_0_8_s.INIT_RAM_23=256'hFDDAB7FD5FECB69775FF5ABEAAA7DF05FFF0000001F1C1F1D1C72BD69F5D175D;
defparam rom_rom_0_8_s.INIT_RAM_24=256'hF0777371EA5716B371A9FD137482C9B3234FB204BCFB204BDF59BB6F996AF157;
defparam rom_rom_0_8_s.INIT_RAM_25=256'hF5D9017442A995DF703E947F651F4AA55F737F5AAA557DF771DC7F7FFFFDADD5;
defparam rom_rom_0_8_s.INIT_RAM_26=256'hC72BFCAFF940FC2046EBEC5F10587F000F3E5529550466525090032442FF5B16;
defparam rom_rom_0_8_s.INIT_RAM_27=256'h1110C30400301C5733301C6718040C98D1B12042C5230D6D153402000434D490;
defparam rom_rom_0_8_s.INIT_RAM_28=256'h0F013737179A14020C0034002100200000200085266404070913200F5C0340D1;
defparam rom_rom_0_8_s.INIT_RAM_29=256'hC501511E7139D0BAE1559D32985508461836101C241C16E5A5D5EE204CF71547;
defparam rom_rom_0_8_s.INIT_RAM_2A=256'h0E04749A4749C6C989B32237B28BB2C9C9C9CA45CEC6CD0C4575450C0135CD15;
defparam rom_rom_0_8_s.INIT_RAM_2B=256'h74B01545C955FD5414135C7E5A87C5CCC1BFFC6E0F10CD010C0013914118309D;
defparam rom_rom_0_8_s.INIT_RAM_2C=256'h000000081041C159556554802557F5519419565B54150C0D01E4B51454559241;
defparam rom_rom_0_8_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_8_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_8_s.INIT_RAM_2F=256'hF19B0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B00;
defparam rom_rom_0_8_s.INIT_RAM_30=256'hF19B0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B24;
defparam rom_rom_0_8_s.INIT_RAM_31=256'h9AD4999A624FC8000021844C04C4498044017010805007200331010145147824;
defparam rom_rom_0_8_s.INIT_RAM_32=256'h35737F46B474E5E7760792808887B8B880484BB8B1987E2911603300E4C8C00F;
defparam rom_rom_0_8_s.INIT_RAM_33=256'h0801AAAAAAAAAAABA69D30801070129104403DF78DD4000483602E18B3983776;
defparam rom_rom_0_8_s.INIT_RAM_34=256'h000000000000000000000000000000000404040008421951282109075090751A;
defparam rom_rom_0_8_s.INIT_RAM_35=256'h0000000000000000000000000000000000000C00000000000000000000000000;
defparam rom_rom_0_8_s.READ_MODE=1'b0;
defparam rom_rom_0_8_s.RESET_MODE="SYNC";
  pROM rom_rom_0_9_s (
    .DO({DO_8[31:2],rom_dat0[19:18]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_9_s.BIT_WIDTH=2;
defparam rom_rom_0_9_s.INIT_RAM_00=256'h5CF23148B16300589008C2047111135444411144440444500000030000000000;
defparam rom_rom_0_9_s.INIT_RAM_01=256'h193400100820009012B6690B0162800081400B00100037A67410DDD12800078C;
defparam rom_rom_0_9_s.INIT_RAM_02=256'hAA100AC7A7A4542B8D22F007C05507C800000060005000624965AAD0C0969100;
defparam rom_rom_0_9_s.INIT_RAM_03=256'h0035D220054180D0BC4008CCC3C320613FFC0066E71D20A21453C005C5630300;
defparam rom_rom_0_9_s.INIT_RAM_04=256'h00093003E4445947755C5501155C000006ECC02B0DB2006C300019200B438083;
defparam rom_rom_0_9_s.INIT_RAM_05=256'h440001142C9F0007470C044C7100400F30800000001C5031401000015024305C;
defparam rom_rom_0_9_s.INIT_RAM_06=256'h2F2274CC157200BEE9522C0015E156480400012D444501C2C92170000A1100C5;
defparam rom_rom_0_9_s.INIT_RAM_07=256'h638C83220C800508B51114558256380C501C958E014405000503CD400710BD61;
defparam rom_rom_0_9_s.INIT_RAM_08=256'h832005141120310563920C158ED031B55600831520C083200C58942050002C85;
defparam rom_rom_0_9_s.INIT_RAM_09=256'h1582120C5563B400D40B05431D50C4C83220C8005088900F5563B43083856088;
defparam rom_rom_0_9_s.INIT_RAM_0A=256'hB65CBCCB4064400C64941510057455400111396F051020E568D114B3CD704808;
defparam rom_rom_0_9_s.INIT_RAM_0B=256'h047651072D18000154E14120700002D289C7423385210990EDB461D90D444B00;
defparam rom_rom_0_9_s.INIT_RAM_0C=256'h001001402DC00E840011BB1004CC22507001951140875551400D55656C4A0A79;
defparam rom_rom_0_9_s.INIT_RAM_0D=256'h4000334000023A1822D660000062FD3D7075CB64322F256C955570A000001000;
defparam rom_rom_0_9_s.INIT_RAM_0E=256'h02DC0045554C30106ECD70081AC011801FF01605815C0404107DDE450D065D00;
defparam rom_rom_0_9_s.INIT_RAM_0F=256'h073B5D434E3D03436543512E09041441800833000000082D430114504D009000;
defparam rom_rom_0_9_s.INIT_RAM_10=256'h0000680A8570000001262B161420070A24810100D55555405B407090D1B43C92;
defparam rom_rom_0_9_s.INIT_RAM_11=256'h5500ECB2554181C0438156542007180A6840166A604F5565D842408008400401;
defparam rom_rom_0_9_s.INIT_RAM_12=256'h01041155514444150084780550054021C84201561095001E45450025500DC015;
defparam rom_rom_0_9_s.INIT_RAM_13=256'h07497C752C07480640841536001C8346571110001EE951E00061D809444F5340;
defparam rom_rom_0_9_s.INIT_RAM_14=256'h60441D54AB31F160C175A20A154118055401B47C1154556744511472054B1411;
defparam rom_rom_0_9_s.INIT_RAM_15=256'hC4066D40DB4A5F561C100335C70007014A16514D5CB14A801000280C33704417;
defparam rom_rom_0_9_s.INIT_RAM_16=256'h210017004107600056140440030E6A596A6D980DB1B2B288192D043F5374B33D;
defparam rom_rom_0_9_s.INIT_RAM_17=256'h4411C0EAD00CC060A450145F447D8101731D070C01363160642E194667F00919;
defparam rom_rom_0_9_s.INIT_RAM_18=256'h3040330019A04C72C0959751803B0274C0097465CC4F04000F01A2D61658C015;
defparam rom_rom_0_9_s.INIT_RAM_19=256'h89D247D12945152494A5B8A554020D635402806095550C054255040A34025880;
defparam rom_rom_0_9_s.INIT_RAM_1A=256'h580000054005509401652840061400501F1530A00322560F619F0D269717D095;
defparam rom_rom_0_9_s.INIT_RAM_1B=256'h56185700094141030005031700E00225F154551C364002009030470DC5720801;
defparam rom_rom_0_9_s.INIT_RAM_1C=256'h58CC0002CF3FC70EA66247F2FC05411177196107C18C0A15404D1B2901581401;
defparam rom_rom_0_9_s.INIT_RAM_1D=256'h45DC8C9784E43825055BD905A24F977B7E44F001561051F0223136789DC65555;
defparam rom_rom_0_9_s.INIT_RAM_1E=256'h24000005C519159D2C022C3A21BD0E0451303749530EB418060147ED71EFE157;
defparam rom_rom_0_9_s.INIT_RAM_1F=256'h4300257033C80030B18966141502554054554427000D635D410E112805000187;
defparam rom_rom_0_9_s.INIT_RAM_20=256'h1188211882118000330410140204429EC1B4D693071F27154F00054D9596C015;
defparam rom_rom_0_9_s.INIT_RAM_21=256'hD00000E8FD9778691F604E3A26555540000E8A1C05240C00004305D454815882;
defparam rom_rom_0_9_s.INIT_RAM_22=256'h00016C1F50F4EE77E0DA03020D3C08208B5DB5143051D710044C1002E430C242;
defparam rom_rom_0_9_s.INIT_RAM_23=256'h021FB002A0557410F4077003D00747030004545557071306141B14701CC17082;
defparam rom_rom_0_9_s.INIT_RAM_24=256'h000505402945000540A0059C511045010165803786580378476270F0185EC2AC;
defparam rom_rom_0_9_s.INIT_RAM_25=256'h13C20204E00010108085AC409A504000A342045DDC994404C4130000000102E7;
defparam rom_rom_0_9_s.INIT_RAM_26=256'h0B33DCEF79C5DCF1C804FC9F401B7700470EFF14FF2504905CD2812540054051;
defparam rom_rom_0_9_s.INIT_RAM_27=256'hD0D314414601D0441C425554150631B030423C43FEA38152250800380C48B4E4;
defparam rom_rom_0_9_s.INIT_RAM_28=256'h101304442FCCEC0100013C0000082000C010084934C018C44510004C70844910;
defparam rom_rom_0_9_s.INIT_RAM_29=256'h0713730C413137F30DFBC310FC431D573D073013801383CD41013F74C1041294;
defparam rom_rom_0_9_s.INIT_RAM_2A=256'hC015C832C58105430333000030003001010100C4CCC1030103448B0103090319;
defparam rom_rom_0_9_s.INIT_RAM_2B=256'hC0C21D0B2BFF8BFC0020C4B2BC0B0C36F0AFFC2B0F00FE000C0003020E204130;
defparam rom_rom_0_9_s.INIT_RAM_2C=256'h0000000B185701EBFF73FCC52FFEEFF1693BFF0EFC0814CD5280A200F0270055;
defparam rom_rom_0_9_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_9_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_9_s.INIT_RAM_2F=256'h12C7B8784792ED12ED384787B86D12D2ED384787B86D12ED12C7B8784792ED00;
defparam rom_rom_0_9_s.INIT_RAM_30=256'hB86D12D2ED3847B84792ED2D12C7B8784792ED2D12C7B847B86D12D2ED3847AD;
defparam rom_rom_0_9_s.INIT_RAM_31=256'h408C8B11857E430000279C4C44C04121C5015343C17105344307018145146887;
defparam rom_rom_0_9_s.INIT_RAM_32=256'h56369C3C553CE413E890C2A50FA43F9503E50E9502A0160A8496433A8945FD34;
defparam rom_rom_0_9_s.INIT_RAM_33=256'hCB21E4E4E4E4E4E7E4DD2385005000CD039AAAAAEFA0000053202562C80A7E3C;
defparam rom_rom_0_9_s.INIT_RAM_34=256'h000000000000000000000000000000330BCBCBCC0A47EA4160C33D4CA3D4CA12;
defparam rom_rom_0_9_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_9_s.READ_MODE=1'b0;
defparam rom_rom_0_9_s.RESET_MODE="SYNC";
  pROM rom_rom_0_10_s (
    .DO({DO_9[31:2],rom_dat0[21:20]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_10_s.BIT_WIDTH=2;
defparam rom_rom_0_10_s.INIT_RAM_00=256'h1BB02873288106250011A59C09999130056555000028404029DDDEE44E4EE500;
defparam rom_rom_0_10_s.INIT_RAM_01=256'h86B6A236A000EA8638B09867946729A6A40BEDA68777BD040946A5203800020A;
defparam rom_rom_0_10_s.INIT_RAM_02=256'h24458F2B000822482D00B250C608A0E295963889BD02A806E3102115E86420F4;
defparam rom_rom_0_10_s.INIT_RAM_03=256'h908830C381A9C0353DF5D1D18386853448880606834C046961EA0021BCA1AB88;
defparam rom_rom_0_10_s.INIT_RAM_04=256'h598CAAA881CE80EE2109E89BB019B93612682A0A48203968790A5C0296271007;
defparam rom_rom_0_10_s.INIT_RAM_05=256'hB177695A9189C70E0669B149A58364B26A30100000099CAC66CC5998E88CAAB6;
defparam rom_rom_0_10_s.INIT_RAM_06=256'h46950404901B2211890E460678460306199C7CA86A10209C31102653710C4C95;
defparam rom_rom_0_10_s.INIT_RAM_07=256'h26210E343888B192E1C5C68490126079883984982C6031429392931DE2670175;
defparam rom_rom_0_10_s.INIT_RAM_08=256'h0E20A1A27249269126043804988DE608CCD10E3143810E237982C5898AA92891;
defparam rom_rom_0_10_s.INIT_RAM_09=256'h04808438C12220B6208E412E304B8C10E343888A192D053AC12221E621112021;
defparam rom_rom_0_10_s.INIT_RAM_0A=256'hA1C3AB9A0010019810405011912111357575622A730443812C8962EE8BE0D4C2;
defparam rom_rom_0_10_s.INIT_RAM_0B=256'h64A2680BA8C181DC4A8A483A9AA935F25061942C11055441984118849B919A91;
defparam rom_rom_0_10_s.INIT_RAM_0C=256'h54722321A4E06C880F349FA0708C80DAB90B40000E8710A03764ABD1095A642F;
defparam rom_rom_0_10_s.INIT_RAM_0D=256'h95541A24960245402921089EA9DA2362D7E2649A1969308F15CE39322525219A;
defparam rom_rom_0_10_s.INIT_RAM_0E=256'hE44D99A37700E6C1AAD00D96780A441532498160580F7DA5B74070135014701A;
defparam rom_rom_0_10_s.INIT_RAM_0F=256'h5BA164001DC2BC065A478822896D50C411E2401906645344D39189053521317F;
defparam rom_rom_0_10_s.INIT_RAM_10=256'hC62FB163A31FFD52AAEEBA9DC502B1B7E102BEFB5A199BCBFA03E2000030010D;
defparam rom_rom_0_10_s.INIT_RAM_11=256'h1F8FBCFC7616161747FD644F45E775444845A6C4077E74F4E91735CFF07F685D;
defparam rom_rom_0_10_s.INIT_RAM_12=256'hA8AF50A802390F7EE01891F4FF4F8806D17463F441709B7DC0F02D238BE84FD1;
defparam rom_rom_0_10_s.INIT_RAM_13=256'h021515D228721BC125926C2175B9A601CCBBBB788882570DD9E384D5700C8664;
defparam rom_rom_0_10_s.INIT_RAM_14=256'h83C18C49241B2619CB1BA9930093D028B93D30E22CBC261B292484D29489084B;
defparam rom_rom_0_10_s.INIT_RAM_15=256'hA3F51863C79087093078A13192FFDE18E588880C693CD6A4923708A2680DC180;
defparam rom_rom_0_10_s.INIT_RAM_16=256'h47AD641917031999CC201DC0B301D1D3D1FC41EC6666647BAA1082331A41AA94;
defparam rom_rom_0_10_s.INIT_RAM_17=256'hE96814F54DDD5A4288C0804620D44380D1E80B4E68B12EB4102516D131B4010D;
defparam rom_rom_0_10_s.INIT_RAM_18=256'h501DC52901B5EA48066120C692640638C826C20B6E07409A4494E82002025820;
defparam rom_rom_0_10_s.INIT_RAM_19=256'h080B32CC930F001900DBC6455EFB76C5C964E0321CDC85BB81CC9E6A8188A228;
defparam rom_rom_0_10_s.INIT_RAM_1A=256'h960A8962959C250A560090777982223A42C2E6154358243A96077BAA0B094206;
defparam rom_rom_0_10_s.INIT_RAM_1B=256'hE53933121B842C9E667E873251B5996E7ABDC183D2299516ED7AD262DCB15DA8;
defparam rom_rom_0_10_s.INIT_RAM_1C=256'hF0911C22FCEA2922111602AA4D4E15A72EB4F05C6D2253431C985AEE8045F006;
defparam rom_rom_0_10_s.INIT_RAM_1D=256'h8175221292B3AA20CB120F9BCC852A6260278888BC8B6F7308D1EE2A4251AE02;
defparam rom_rom_0_10_s.INIT_RAM_1E=256'h40208810EC87702A8D5529AA9424EA8D8F68C0A23EB2A1B2E09F2E418F577DFF;
defparam rom_rom_0_10_s.INIT_RAM_1F=256'hFB5C38B880C29EAD230E113872678C2DF1BE180F2223F1715B604EC521DA80BF;
defparam rom_rom_0_10_s.INIT_RAM_20=256'h037410374103628873AABA12E4D71330AA7D7A85137379754F3DD2DB476CA482;
defparam rom_rom_0_10_s.INIT_RAM_21=256'h85DDAAC072A1AEF164C9AA848728DDE5E2AAD23C2040659D5707A06D08683741;
defparam rom_rom_0_10_s.INIT_RAM_22=256'h8888B84872226861D189F7031898621148A558AC268389800C084888DC11A53F;
defparam rom_rom_0_10_s.INIT_RAM_23=256'h5742A1FEA6C820C17C6E1DA62822CC2C9A94C87678AFB0638F8E21D1C9041104;
defparam rom_rom_0_10_s.INIT_RAM_24=256'h9CD3AE2CA20011E23C8A6F0530CC802C021C90111DC90111CE1CA16FDC2ABBA5;
defparam rom_rom_0_10_s.INIT_RAM_25=256'h30C2406650DA3485A05C3FDA20091DE3CA2C5D052A4CD2415F83265A666474C3;
defparam rom_rom_0_10_s.INIT_RAM_26=256'h0A2AA8AAA2A8A8A38AFEA8EAEA62AA008A38FFEBFF3BBAA3A8AAFACFA09F0C94;
defparam rom_rom_0_10_s.INIT_RAM_27=256'h32B2FFCACB83A8AA2FA3EBBA2E2BAF2CEADA2BAAAB8EEAA02AC0232CE8208CAE;
defparam rom_rom_0_10_s.INIT_RAM_28=256'h3AAE3AEA26EFEAEEA3EF93FE9FFE8FFA3EEA7FB02BABB88BEA22BAE8A8A8CAB2;
defparam rom_rom_0_10_s.INIT_RAM_29=256'hCA3AAE2BA3AE9BEFFE9AEE2B9AAA3BAAEBBAE3AAFBAAFABABABABBBB8EBA2AAA;
defparam rom_rom_0_10_s.INIT_RAM_2A=256'h8B3A18EC2A8E8BAECCE22219E2CDE28E8E8E8F6A8BABCE3E8ABA8A3ECE2ECE2E;
defparam rom_rom_0_10_s.INIT_RAM_2B=256'h9C10A9C0B3FF57FCEEA3BEA8ABEA8AEEAB1966C7A6B376AB36AAB2E82A2C33C6;
defparam rom_rom_0_10_s.INIT_RAM_2C=256'h0000000A30FACEB3FEAFFCAB8FFD9FF2ABA3FAA9FCC3240AE05CDCCC8CAA70BA;
defparam rom_rom_0_10_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_10_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_10_s.INIT_RAM_2F=256'hD56A80002A957FD57FC02AAA803FD56A803FD5557FC02A802A957FFFD56A8000;
defparam rom_rom_0_10_s.INIT_RAM_30=256'h2A957FFFD56A802A803FD5557FC02A957FC02AAA803FD57FD56A80002A957FFF;
defparam rom_rom_0_10_s.INIT_RAM_31=256'h61EDDE69FE2AAB00000E38AA8AA8AEABAA8A92F28BA2892EEAAE22E3CF3CD800;
defparam rom_rom_0_10_s.INIT_RAM_32=256'h023BF7DA69950443F1BF44000FFFEAAAA9D55000033C05B52B8D010196997756;
defparam rom_rom_0_10_s.INIT_RAM_33=256'h8E14FFAA5500FFA8550033C500EB470A93C03B430554E4808009FFFD02103F43;
defparam rom_rom_0_10_s.INIT_RAM_34=256'h0000000000000000000000000000002E8A8A8A8803A2A2AAB8FA2AA1A2AE1A2F;
defparam rom_rom_0_10_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_10_s.READ_MODE=1'b0;
defparam rom_rom_0_10_s.RESET_MODE="SYNC";
  pROM rom_rom_0_11_s (
    .DO({DO_10[31:2],rom_dat0[23:22]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_11_s.BIT_WIDTH=2;
defparam rom_rom_0_11_s.INIT_RAM_00=256'hCFC93116B39E49A14D860A0C80000B200C10A0C04804107100141FFF0FFA5400;
defparam rom_rom_0_11_s.INIT_RAM_01=256'h13D4112811918040C4594DE341DC345290041D5150506F03328E554918B1B34D;
defparam rom_rom_0_11_s.INIT_RAM_02=256'h1110C7F50007130D3C6553244385404840690444C00154318C02148244601CE7;
defparam rom_rom_0_11_s.INIT_RAM_03=256'h224E71D20BB6204232F802A2C3CB186814144992D00658BFE86B0030CA0005C4;
defparam rom_rom_0_11_s.INIT_RAM_04=256'h09E03000C82189133C06BC00216C954880AE3C930F11228EA22CAC9023026242;
defparam rom_rom_0_11_s.INIT_RAM_05=256'h34AF86C4542A920A030C700C37A0F02730D1C2C6C6CC5EB13B2508BE2B27BB48;
defparam rom_rom_0_11_s.INIT_RAM_06=256'h9316122125038524D27050808C0B20E98E012085080F04C07AAD31AABAD028C2;
defparam rom_rom_0_11_s.INIT_RAM_07=256'h0194AB32ACA434545080A010B10292FCA0AC80369012F4AB82014A2BFB015EC0;
defparam rom_rom_0_11_s.INIT_RAM_08=256'hAB2970423A2CB2400192AC30341EB290EF24AB312ACCAB2BACA44220E15E8CC0;
defparam rom_rom_0_11_s.INIT_RAM_09=256'hB0B052ACE0210432420BE82B3B0ACC4AB32ACA41C54552ADE00103F2406C205C;
defparam rom_rom_0_11_s.INIT_RAM_0A=256'hB8C13E0BF24D2CCE4818AE0008F04CE22222341F1FC32B5C2813285BD4B28A85;
defparam rom_rom_0_11_s.INIT_RAM_0B=256'h4692D485044322BF005972F9C5320002568288368EA9213C0E3C86D30C000B68;
defparam rom_rom_0_11_s.INIT_RAM_0C=256'hA2380397CCDADE20AC46A1E8A0A61BF91CA3806A218FF0F06F8224E40BD21508;
defparam rom_rom_0_11_s.INIT_RAM_0D=256'h8820351A61A28288BFE9516BD8D677F4C981450C2AA5800000CE340910109865;
defparam rom_rom_0_11_s.INIT_RAM_0E=256'h128A4452FA0C87004FE133E90682B38273F84290A405005A40F0F2CB028AF24E;
defparam rom_rom_0_11_s.INIT_RAM_0F=256'h25D24A03E3294802A12BE4735EB02DC1886373C4B111042804474C18E950240A;
defparam rom_rom_0_11_s.INIT_RAM_10=256'h285EBA53DF18828016623B7F0C1034280146220286C447E23B177780C0903F0A;
defparam rom_rom_0_11_s.INIT_RAM_11=256'h8F2BC4183303030238E03C322AA138133808E23C1347CDCDEC0B82C20CA01C09;
defparam rom_rom_0_11_s.INIT_RAM_12=256'h000838FA030E0E0DE006EA8CB82B722A00A003AA882B64AEF8A89A02A8ECAA08;
defparam rom_rom_0_11_s.INIT_RAM_13=256'hA103928A2129089CD8CD2D3488649964CC2222FE20B82288268A72B3300108C0;
defparam rom_rom_0_11_s.INIT_RAM_14=256'hAA6243382A82330462309514280F820CFAF83831002FB8611AA8660046AA2A00;
defparam rom_rom_0_11_s.INIT_RAM_15=256'h88E28707A0BE8D3C2284023CCF288380BF8CC0030C300208152FBEFA16826248;
defparam rom_rom_0_11_s.INIT_RAM_16=256'hA2108E842BC02666CAF0ADC97B22AB8AEAB006913030302A801E0A09C35082D7;
defparam rom_rom_0_11_s.INIT_RAM_17=256'h278BE8B8CBCA45E190A1023A088040C8C6884D0534900ADAC8270C1313FAFB80;
defparam rom_rom_0_11_s.INIT_RAM_18=256'hB27E8AA008A21051E83400CB891E2831121E94C3BFBB21418160C041A4F098BC;
defparam rom_rom_0_11_s.INIT_RAM_19=256'h804100AA408FE72A23F5E4EBBBAE86A1CA88EA7C2EEC2440CF6CC33A28D1090C;
defparam rom_rom_0_11_s.INIT_RAM_1A=256'hC30B843F42483A0DA3C00EBAF2C905228EE6392023A43CF156C5E1E22A3C902B;
defparam rom_rom_0_11_s.INIT_RAM_1B=256'h9D342C43E3FA08099BB2AA388ACA613175AD8163D20A48A93238D29DABFA0A54;
defparam rom_rom_0_11_s.INIT_RAM_1C=256'hC6CB0F9A2010EB8C000800009A8D2AF200EBE088FEBCA00282AC433020883016;
defparam rom_rom_0_11_s.INIT_RAM_1D=256'hAA758D071093102C8BF7EF30F028ACAA7A2BE4142E64A3F31788122566624C00;
defparam rom_rom_0_11_s.INIT_RAM_1E=256'h314840031FFF60DF6C002E5156E4C80E1BB2D109233D01F9956B9241B365B30F;
defparam rom_rom_0_11_s.INIT_RAM_1F=256'hFDAE39707BAA0971350F2FF9312B4FA0F1AF203F188BC021CF8D03CAB3A5A8B5;
defparam rom_rom_0_11_s.INIT_RAM_20=256'h6FEF36BDF367E23180080CB831078A0B7BC81A8C80B01C0467BEB0EFEBD6C2B0;
defparam rom_rom_0_11_s.INIT_RAM_21=256'h92BE112A74D337C881C206553114BEB2B2164AB222F92C00A8C8002D08803FF3;
defparam rom_rom_0_11_s.INIT_RAM_22=256'h1414320388760372D882080380AE1408C5945C2890CA8C42A19611405278C000;
defparam rom_rom_0_11_s.INIT_RAM_23=256'hA9BE38828991F1F82E194B5A4203A106002ACCBBB00E33020C0300869CE0F821;
defparam rom_rom_0_11_s.INIT_RAM_24=256'h6D821EA6448106B22C130B62848C828C22B8A2082B8A2082A18B3C0A31E8E6AC;
defparam rom_rom_0_11_s.INIT_RAM_25=256'h85FD89BEE2E3C21002885FCEF5026BC8FF1C8A3540C64388CEE0A9228A88F0C1;
defparam rom_rom_0_11_s.INIT_RAM_26=256'h4505541551055451455554555051550045140014001155515410014542221888;
defparam rom_rom_0_11_s.INIT_RAM_27=256'h5151554545115455115155551505150051510541554145550154001444545014;
defparam rom_rom_0_11_s.INIT_RAM_28=256'h1515155515111401040014001004000040104445155514454511104554454551;
defparam rom_rom_0_11_s.INIT_RAM_29=256'h4511551551155414515515115455155551155015441545554545444545551555;
defparam rom_rom_0_11_s.INIT_RAM_2A=256'h4515545441454545455111155145514545454445454545154555451545154515;
defparam rom_rom_0_11_s.INIT_RAM_2B=256'h5051050550005000101100544405444550014400040054000400015145145155;
defparam rom_rom_0_11_s.INIT_RAM_2C=256'h0000000110554140015000450001500155100555001414405050001050514114;
defparam rom_rom_0_11_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_2F=256'hBFD54000157FEABFEA801555402ABFD5402ABFFFEA801540157FEAAABFD54000;
defparam rom_rom_0_11_s.INIT_RAM_30=256'h157FEAAABFD54015402ABFFFEA80157FEA801555402ABFEABFD54000157FEAAA;
defparam rom_rom_0_11_s.INIT_RAM_31=256'h52A8BFABFFFFFF00000514044044054145015050415105044115004145145000;
defparam rom_rom_0_11_s.INIT_RAM_32=256'h6A9559659656A654003FC3FFFAAAAAAAA22AAAAA994000A0463AFFA855554015;
defparam rom_rom_0_11_s.INIT_RAM_33=256'h4100FFFFFFFFAAA9A69901051254C04FF2803FFE055500801FE53FFF820A3DAA;
defparam rom_rom_0_11_s.INIT_RAM_34=256'h0000000000000000000000000000001105454544010551504441154551545500;
defparam rom_rom_0_11_s.INIT_RAM_35=256'h0000000000000000000000000000000040000000000000000000000000000000;
defparam rom_rom_0_11_s.READ_MODE=1'b0;
defparam rom_rom_0_11_s.RESET_MODE="SYNC";
  pROM rom_rom_0_12_s (
    .DO({DO_11[31:2],rom_dat0[25:24]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_12_s.BIT_WIDTH=2;
defparam rom_rom_0_12_s.INIT_RAM_00=256'h930F8361886494D521A17998C7F7FF044DBA554CCC255800078E705550AAAA00;
defparam rom_rom_0_12_s.INIT_RAM_01=256'h910F088013FFC87E347008BC708CEFDFBD002C1E54E4AF84272700011F5AA4E1;
defparam rom_rom_0_12_s.INIT_RAM_02=256'h059289D357020C25B1773C030004C04440550F3910400843609405104854009D;
defparam rom_rom_0_12_s.INIT_RAM_03=256'h79E94C9B65B53BF38BC743A30F2456BE539394E4296395557D18008D2485876A;
defparam rom_rom_0_12_s.INIT_RAM_04=256'h14F488213A4813E40D79033B3171DFFBA5C1B5DC60B9A56197955CD854E17939;
defparam rom_rom_0_12_s.INIT_RAM_05=256'h15390F380953D468C4613951C4A5F50445E5146ABFD1F3C57D284CC22C2F815E;
defparam rom_rom_0_12_s.INIT_RAM_06=256'h7801A4310F83243510D9001CD85A30CEFB3D4062419F0616D73387F7113E5E14;
defparam rom_rom_0_12_s.INIT_RAM_07=256'h243DFCB7F24935C041A5E7544810800131F144330B78397FF1B11F6410732CC3;
defparam rom_rom_0_12_s.INIT_RAM_08=256'hFC81396B7778C6411437F254005404EAF2ADFCAF7F2DFC8101305733F22DB231;
defparam rom_rom_0_12_s.INIT_RAM_09=256'h645837F2B1180534A80C6D0CAD4321DFCB7F20919C0777F0B1180404075D1E0D;
defparam rom_rom_0_12_s.INIT_RAM_0A=256'h4D818190B1591991D67A93D559A51595555547F05B5B7F050E114C401149DFE1;
defparam rom_rom_0_12_s.INIT_RAM_0B=256'h08332DAA3B0B064240B770653D0BDE1001C716460BC4556150719B3691999479;
defparam rom_rom_0_12_s.INIT_RAM_0C=256'hAFF060DB543C0339422175910137030B2DC3C87F0553000E79114504AB64C09A;
defparam rom_rom_0_12_s.INIT_RAM_0D=256'hFAC0552D3C51C4EEC0A95380ACC50746722282B223CE9C043FDDB6CF8777CB28;
defparam rom_rom_0_12_s.INIT_RAM_0E=256'h8C0AAA579025DF29F1602F019600686A337C42A0A8031481D120B6C3034AB87A;
defparam rom_rom_0_12_s.INIT_RAM_0F=256'h6310F0A95444B4A645170D204E802DE827E396AAE08A0AC0A0274B3706A04016;
defparam rom_rom_0_12_s.INIT_RAM_10=256'h8A420F60F38C62A2288403CF0B220FB988140402501111404C94466A680AD60A;
defparam rom_rom_0_12_s.INIT_RAM_11=256'h1504075D30FCFCFF29FC0207EAE14FF44E72805241A41151C039EE2030D8F3ED;
defparam rom_rom_0_12_s.INIT_RAM_12=256'h838DC102023B07EC3BA0FFFCFEFF0BFFAAFABBBABA9EA28E30F03E740D115B11;
defparam rom_rom_0_12_s.INIT_RAM_13=256'h069417D2294F949DA6DA41096EF14C6D053B350719AF14879BCB05400482ADEF;
defparam rom_rom_0_12_s.INIT_RAM_14=256'h5F43B25693B30752232100017FAFC84315FC2D81C6A3C8E37AE927D2F4BB0B23;
defparam rom_rom_0_12_s.INIT_RAM_15=256'hFBF21264668088612B6D8009186A549BFFD2300651A6950554D0CF7F6D954349;
defparam rom_rom_0_12_s.INIT_RAM_16=256'h58924AB3ACD17BBFCAC0EB91730FFFCFFFFE56454444463F59A4C11994A943C3;
defparam rom_rom_0_12_s.INIT_RAM_17=256'hDFDE1D70141551AE0935072C8C91DFB8D41259E4B8DD543C1F774C3BBFFFFC05;
defparam rom_rom_0_12_s.INIT_RAM_18=256'hF7641FC1003FC4A0C07262BC3FFCF0397EED70841DDFF511F0D402A431E37DF8;
defparam rom_rom_0_12_s.INIT_RAM_19=256'hF0A1A90C09C0F5001B3530833E32AFE5CEC51D7D7ACF89900FFB36FB7591F0DD;
defparam rom_rom_0_12_s.INIT_RAM_1A=256'hCEA5EE03F83B3D8FDA870013900D4E45D2FC45148E502866820BDB05116C144C;
defparam rom_rom_0_12_s.INIT_RAM_1B=256'h70FA2A66F07F4D2524505C760D273781B60E2043C01420F00F8C293170CFECD8;
defparam rom_rom_0_12_s.INIT_RAM_1C=256'h131D57CC15468B0C133F8982A75C30EEB6A6FEF2ED2532430410C921982CF6FD;
defparam rom_rom_0_12_s.INIT_RAM_1D=256'h5230231508540061E3840345307CD1004007053903FD0F030CCD48102A405401;
defparam rom_rom_0_12_s.INIT_RAM_1E=256'hC3FBB8C0848380501A42D0540205001350CBC00CA4742BCFE580C503072236FF;
defparam rom_rom_0_12_s.INIT_RAM_1F=256'h3F7EF11CFCBFFDC36D3CA0BBC05F40CD062CC2D3DF22CC03CAC50ECFDC5B983F;
defparam rom_rom_0_12_s.INIT_RAM_20=256'hCAEFFC8EFFC8FFBFDD2C83844A54D4188229402015CD51F44514E430D4D40703;
defparam rom_rom_0_12_s.INIT_RAM_21=256'h54E4370315D27D15DDE57C201995E417C1E1D9F76521497502E92052044AAEFF;
defparam rom_rom_0_12_s.INIT_RAM_22=256'h15393986D16D72CFE69776066A79A89602AB1380043BD140056593925D961525;
defparam rom_rom_0_12_s.INIT_RAM_23=256'h70DBCA440ED5350A5E9C142EA044640E18B00200058302439104295411194699;
defparam rom_rom_0_12_s.INIT_RAM_24=256'h3FDF2CFD425414143C434FFFF40E0B0C00FCF01D7FCF01D7D451496B01AF1805;
defparam rom_rom_0_12_s.INIT_RAM_25=256'hC7C18B5EF044353102FE13D721334E453C4E279AA01703D553842C39DCCD0655;
defparam rom_rom_0_12_s.INIT_RAM_26=256'h482740BD027340724B259084213290008C305551152073B294B90048203F510E;
defparam rom_rom_0_12_s.INIT_RAM_27=256'hB3B100030C707CCF0301CC1F271810009E4826D98340101B206C00048C909082;
defparam rom_rom_0_12_s.INIT_RAM_28=256'h1E371F3F21014C000C00240010002000400000023D4408053621D40B0074C733;
defparam rom_rom_0_12_s.INIT_RAM_29=256'h071F0305F1A7CE6465C90301CFC3209131D1302C602C609683C3C400CC7F339F;
defparam rom_rom_0_12_s.INIT_RAM_2A=256'h451D00648007C98645C03321C340C34FCBC7CD3C0999031C030C031C47110311;
defparam rom_rom_0_12_s.INIT_RAM_2B=256'hB4427B48A1553D540BC216C40B6C4B454933FC4C7C11CC311F30124E74248140;
defparam rom_rom_0_12_s.INIT_RAM_2C=256'h000000030081042154F454248554D550797153055459004C11147454B402D207;
defparam rom_rom_0_12_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_12_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_12_s.INIT_RAM_2F=256'h71A4DB1B24F18E718E5B24E4DB0E71A4DB0E71B18E5B24DB24F18E4E71A4DB00;
defparam rom_rom_0_12_s.INIT_RAM_30=256'h24F18E4E71A4DB24DB0E71B18E5B24F18E5B24E4DB0E718E71A4DB1B24F18E4E;
defparam rom_rom_0_12_s.INIT_RAM_31=256'h55030040000000000000001941901E440481205000328A25565C104386388C1B;
defparam rom_rom_0_12_s.INIT_RAM_32=256'hA9A2A69869A959AAA1554555555555555995555565553F0AB8BFFC5555555555;
defparam rom_rom_0_12_s.INIT_RAM_33=256'h410BFFFFFFFFFFFDF7D1130C3400094FF3CABFFF2FFFFFA010003FFFCF3F3FA9;
defparam rom_rom_0_12_s.INIT_RAM_34=256'h0000000000000000000000000000000008484844020B4280040920C0820F0800;
defparam rom_rom_0_12_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_12_s.READ_MODE=1'b0;
defparam rom_rom_0_12_s.RESET_MODE="SYNC";
  pROM rom_rom_0_13_s (
    .DO({DO_12[31:2],rom_dat0[27:26]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_13_s.BIT_WIDTH=2;
defparam rom_rom_0_13_s.INIT_RAM_00=256'h91154951495A971C1D5196C449155B0C8D1555CCCC0D402203E540FFFFFFFF00;
defparam rom_rom_0_13_s.INIT_RAM_01=256'h03216BA960CF500900200CFA08F4888290AE8E500FA91C000B741B1045555451;
defparam rom_rom_0_13_s.INIT_RAM_02=256'h008AEBC0CC000280F83303A2AB3C43C46AFEAC0F7A2876005264008A46700015;
defparam rom_rom_0_13_s.INIT_RAM_03=256'h5536C8D34D6B6A95B5D55959391415563EA7563536A594AC6C5400C9169101D5;
defparam rom_rom_0_13_s.INIT_RAM_04=256'h519145042A98429C452A411150110000005165D85051756115515F555CD95529;
defparam rom_rom_0_13_s.INIT_RAM_05=256'h51EA52616D858457C451F551C754D01C44D500000011434D764C514234E54305;
defparam rom_rom_0_13_s.INIT_RAM_06=256'h98C6D41045552907184A67145C1712C35D144A51535F121DF5CF8555C9F25614;
defparam rom_rom_0_13_s.INIT_RAM_07=256'h2C6D5455518A69F10DD5E464649180411C115470186C2156D150112914741066;
defparam rom_rom_0_13_s.INIT_RAM_08=256'h545251EF5961458D2435515460890471595D5447551D5452411135115039511D;
defparam rom_rom_0_13_s.INIT_RAM_09=256'h7475355159201244C40C5904464116D5455514A65F11755019241104B151190D;
defparam rom_rom_0_13_s.INIT_RAM_0A=256'h45124154915A1551107C5E199599518664464AF06B0D55891146450001455554;
defparam rom_rom_0_13_s.INIT_RAM_0B=256'hD831215D080B469245271004D16D5A611871D6440847596DD04DD526D15DD49D;
defparam rom_rom_0_13_s.INIT_RAM_0C=256'h55305053D044565841D052124569430415474425055000052A54000006595856;
defparam rom_rom_0_13_s.INIT_RAM_0D=256'hFF29DDEBA4CE7F4A46C41E901DD6C74524605B380065540600FF19655475449B;
defparam rom_rom_0_13_s.INIT_RAM_0E=256'h7841551EA4A54DC9615017127119C455207540681911696326013D515ED13D60;
defparam rom_rom_0_13_s.INIT_RAM_0F=256'h525C71E15981DD26033554318D7E75D4165D12595645A184D2D54A36B9450A55;
defparam rom_rom_0_13_s.INIT_RAM_10=256'h0A920D70D3057B541894C34F4104001A9D804495C00000044442C31858161400;
defparam rom_rom_0_13_s.INIT_RAM_11=256'h00C401753054545505D4010555534D500F09C94034300010C094753A41DEEC55;
defparam rom_rom_0_13_s.INIT_RAM_12=256'h51154001009D0D1C0450C54C7D170117C5F157F1555C5145007005500D10F580;
defparam rom_rom_0_13_s.INIT_RAM_13=256'h05540142284E55411DD1C00155D165050499D24DE8A429655D5505920805B7D1;
defparam rom_rom_0_13_s.INIT_RAM_14=256'h41096A659EBE069DEE026CD85557409D35745542491940C1455445511599197D;
defparam rom_rom_0_13_s.INIT_RAM_15=256'hD5D3D268B4000331155E51091455549564411009512B96781FA44D3C540709DA;
defparam rom_rom_0_13_s.INIT_RAM_16=256'h14794355555199D1ED42521153066045E1754699444444255974823C541D5D93;
defparam rom_rom_0_13_s.INIT_RAM_17=256'h4D046E70C925ED5568D45505581215D440151D5560105414355F4C1799554C07;
defparam rom_rom_0_13_s.INIT_RAM_18=256'h45291441015578B4C5559514575D5510556C3E37A751525D5EE4106213C53571;
defparam rom_rom_0_13_s.INIT_RAM_19=256'h54D4A965498212311D355F5914595C171258263908CD9D65C70D15515AA1355D;
defparam rom_rom_0_13_s.INIT_RAM_1A=256'h402FC5E3555D158457CA0C7EA5C4FA8565C1863FBAAC144B2C0557B121470944;
defparam rom_rom_0_13_s.INIT_RAM_1B=256'h21A54D265055C73754515555A505DD909003038FD51564D50584336F14CD55A4;
defparam rom_rom_0_13_s.INIT_RAM_1C=256'h051D6A7517A5D31C400581D5E5542504D543D550CDB9D252665041535436465C;
defparam rom_rom_0_13_s.INIT_RAM_1D=256'hA9F8E480758017315320C3B2149480048F6133EA41A707B31254E9219C111900;
defparam rom_rom_0_13_s.INIT_RAM_1E=256'h4155D7574F30CC008A5EA1286D100DCD43414304045C57C55190408D178AF00D;
defparam rom_rom_0_13_s.INIT_RAM_1F=256'h07EE90B9249694C60014002042560350030C684156D3D502537D44C9645B5431;
defparam rom_rom_0_13_s.INIT_RAM_20=256'h00CC700CC700D5115546514447509508D48A802E114D7354452FA910C0C01541;
defparam rom_rom_0_13_s.INIT_RAM_21=256'h47A94841E94652039AC269786847A908404F9F7D703041D5A915404000500CC7;
defparam rom_rom_0_13_s.INIT_RAM_22=256'h43EA7D5A85E55E3575E955C951554A85D30681000415818005914EA782452558;
defparam rom_rom_0_13_s.INIT_RAM_23=256'h54754554074022355D64D9756C94540A5253000002518041518C05511155B555;
defparam rom_rom_0_13_s.INIT_RAM_24=256'h5F555541DA0611105D876761500D050C00545004544500455453455584D5140D;
defparam rom_rom_0_13_s.INIT_RAM_25=256'h53868E7270974DA563D5071730150A9D147EEA96C52119555194565555544786;
defparam rom_rom_0_13_s.INIT_RAM_26=256'h0D3BC4CF13C0C4424FC5E0DD050331000134FFC73F20F7C304C1E48C10D5418D;
defparam rom_rom_0_13_s.INIT_RAM_27=256'h0001104C00424C131C41D103301C110480312411F049D643210C02249C6834B0;
defparam rom_rom_0_13_s.INIT_RAM_28=256'h3FCB233321311C0000000080000002008000C8230678AC0EBB31110400400400;
defparam rom_rom_0_13_s.INIT_RAM_29=256'h4713033C3174CCF4B1C8171D061734263106323E663E65E744C4C444C17307D3;
defparam rom_rom_0_13_s.INIT_RAM_2A=256'h801514801044CCF809D1331DD385D300C0C0C3214D304701470147018B134713;
defparam rom_rom_0_13_s.INIT_RAM_2B=256'hAC624ACC43FF3BFC1852DC4858C48A80532FFCC8FC33CC333F30333BC9301105;
defparam rom_rom_0_13_s.INIT_RAM_2C=256'h0000000330C30EC3FC8CFC580FFCCFF13AB3F278FCFF0CC1320CACFCAC56B24C;
defparam rom_rom_0_13_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_13_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_13_s.INIT_RAM_2F=256'h92F86D386D0792ED3852C792C7AD3852C7AD386D3852C7B86D0792C792F86D00;
defparam rom_rom_0_13_s.INIT_RAM_30=256'h6D0792C792F86D12C7AD386D3852C7AD3852C792C7AD384792F86D386D0792C7;
defparam rom_rom_0_13_s.INIT_RAM_31=256'h5500000000000000000104D10D14D0444401009048420827945D32C1CF2C0038;
defparam rom_rom_0_13_s.INIT_RAM_32=256'h000C000300000000000000000000000000000000000000000000005555555555;
defparam rom_rom_0_13_s.INIT_RAM_33=256'h0031E4E4E4E4E4E5E7E033C03FFF400FF3C57FFF1FFFFFF04555400000000000;
defparam rom_rom_0_13_s.INIT_RAM_34=256'h0000000000000000000000000000002B0343434403019350C4113461D3441D04;
defparam rom_rom_0_13_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_13_s.READ_MODE=1'b0;
defparam rom_rom_0_13_s.RESET_MODE="SYNC";
  pROM rom_rom_0_14_s (
    .DO({DO_13[31:2],rom_dat0[29:28]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_14_s.BIT_WIDTH=2;
defparam rom_rom_0_14_s.INIT_RAM_00=256'h2B903C802C02C3000EA42A8108888F091C030011110635F3780156FFFFFFFF00;
defparam rom_rom_0_14_s.INIT_RAM_01=256'h03539896B0CFEA021010007D407210800023618220055C000000005032AAA30F;
defparam rom_rom_0_14_s.INIT_RAM_02=256'h0000ECD1CC0002C0F4331801601CE36EF3F00E0574092800E1A000006A300000;
defparam rom_rom_0_14_s.INIT_RAM_03=256'h0A70C0C30C0240D03030004041C3C0D281578208C10E808157C140B24004AD22;
defparam rom_rom_0_14_s.INIT_RAM_04=256'hCCE02AA8808101722600808AA2A4155557C4C00181343084D0A02040010D0A0D;
defparam rom_rom_0_14_s.INIT_RAM_05=256'h180052610012400148301080E300008E00100055554803299204110324B3220E;
defparam rom_rom_0_14_s.INIT_RAM_06=256'h1802885005230002085008000C0302C80C800202830A0402CB0303C010340008;
defparam rom_rom_0_14_s.INIT_RAM_07=256'h040C003000015605C242793820E08000013038200B806E21008F00801033C022;
defparam rom_rom_0_14_s.INIT_RAM_08=256'h00003E0333040006003000A800214005CD1C0003000C00005005D884C1000006;
defparam rom_rom_0_14_s.INIT_RAM_09=256'h081030000E08096014BD0E00038000C003000016E05D30000E0C0800050E0C0C;
defparam rom_rom_0_14_s.INIT_RAM_0A=256'h22222C031821088C20BC2F288E38EE222222103AE40F0006082601F3D430C001;
defparam rom_rom_0_14_s.INIT_RAM_0B=256'h1030340D0C03015484933020C8030200559681B2100209880DB820888C888228;
defparam rom_rom_0_14_s.INIT_RAM_0C=256'hC00224234054040180552D400004030017400040014300008040000003000140;
defparam rom_rom_0_14_s.INIT_RAM_0D=256'h0000001040001A2200178017601C00000C08107450CF000300331C0118100003;
defparam rom_rom_0_14_s.INIT_RAM_0E=256'hD023408005D00E04CC7003010000003233FE58D23443821358000CE3AC200C00;
defparam rom_rom_0_14_s.INIT_RAM_0F=256'h3340F05074000090002F04304CD5FC0C30C00B04090052023143247480030380;
defparam rom_rom_0_14_s.INIT_RAM_10=256'h80010000036954028C80800F4062A0B8001000800000000000104714341D0000;
defparam rom_rom_0_14_s.INIT_RAM_11=256'h0000C440303C3C3D050000050F4000F00C00880304C00010C010250950D52000;
defparam rom_rom_0_14_s.INIT_RAM_12=256'hA8A800000CEC0C500230C30C4044008F03C0C3C0C09C580600400008000C03C0;
defparam rom_rom_0_14_s.INIT_RAM_13=256'h01080042E40D001A01C0002A53CC2282108889529A80A0414088E855150152EA;
defparam rom_rom_0_14_s.INIT_RAM_14=256'h00010CA1083863A5480001570050000C050010B5002200C30516045044890843;
defparam rom_rom_0_14_s.INIT_RAM_15=256'hD300A88068000122C042AE228F0CCE88B0000838886009018055463F00010102;
defparam rom_rom_0_14_s.INIT_RAM_16=256'h00134048848DE84C0C00010083C040410073A003A0A0A004003020AD220003C3;
defparam rom_rom_0_14_s.INIT_RAM_17=256'hCC007C5020051403010011000D10085440004D041C00101000000033FFF14004;
defparam rom_rom_0_14_s.INIT_RAM_18=256'hC2814C8340110205C08C0C0C01300011001032030739580A5070000003433010;
defparam rom_rom_0_14_s.INIT_RAM_19=256'h001738405B51016048000241D24940300DD400350C0C8C60E00C00100048910C;
defparam rom_rom_0_14_s.INIT_RAM_1A=256'h48010013524C14C543C04C05504255000C153020212C00005407C3B000046508;
defparam rom_rom_0_14_s.INIT_RAM_1B=256'h0103002600000010A300000003C2C0F090002070180238B903C000903CCF0210;
defparam rom_rom_0_14_s.INIT_RAM_1C=256'h01C830004B00171C00015104F704004050431050C38CC103000C410000380200;
defparam rom_rom_0_14_s.INIT_RAM_1D=256'h1812A30B0538B070010F01011010C0007003C95400A701158C00800544C08100;
defparam rom_rom_0_14_s.INIT_RAM_1E=256'hC20048B00C00042E04028E51540E241C273500A80B0007C2381413032101000D;
defparam rom_rom_0_14_s.INIT_RAM_1F=256'h0F003070340013E1003C003440000300000C000588A3100BC224C40310580001;
defparam rom_rom_0_14_s.INIT_RAM_20=256'h000000000000000044A284001C70100044008001317140344711504800008001;
defparam rom_rom_0_14_s.INIT_RAM_21=256'h600151401000000200CB08014B200152CC15FC00000041595400A0C003E80000;
defparam rom_rom_0_14_s.INIT_RAM_22=256'h1954380CC030BCF260C60C2200280220051670831208020C0C08201770204200;
defparam rom_rom_0_14_s.INIT_RAM_23=256'h54401030070018018C3120200002010F8A80030000A08B20B28DC02034802083;
defparam rom_rom_0_14_s.INIT_RAM_24=256'h01C00000401160200003200080013020CC0844C000844C0001A3108C01004001;
defparam rom_rom_0_14_s.INIT_RAM_25=256'h07410F1DCC130CBC2F0174C43088801C050200B0110CFC40C0400100444A03C1;
defparam rom_rom_0_14_s.INIT_RAM_26=256'h8B2AACBAB218ACA08ABBB8BBACB2EB00CF2CFFAEBF0EAAA2E8BABECAA080004C;
defparam rom_rom_0_14_s.INIT_RAM_27=256'hF2F3B8CB8CB2A8EA3BA2AF2A3B28FB2CEAA30BABAB8FAFA40E900338E8D0E02A;
defparam rom_rom_0_14_s.INIT_RAM_28=256'h1BFD2A2A3BAAB4FFA7FF93FF8BBE9FFE2FFA3FF83BA8A8CBAA22EBBBB0A9CAF2;
defparam rom_rom_0_14_s.INIT_RAM_29=256'hC92AB12AA2EA8B6ABA4EAD3A89E92EEA92AA93EBBBEBBBBA8A8A8EAA4EAA3AAA;
defparam rom_rom_0_14_s.INIT_RAM_2A=256'h8A2A8CB87ECA8EFB8EB3220AB288B28E8E8E8D9ECAEACD2E893ECD2ECD2ACD2A;
defparam rom_rom_0_14_s.INIT_RAM_2B=256'hD803BD81D3FFE7FCFFB03BB8CBBB81AAE21D56869AA2A6AA259AA2AA1B287283;
defparam rom_rom_0_14_s.INIT_RAM_2C=256'h0000000220AA0BB3FE7AFCAA8FFFBFF2AEA3F9EBFC82008EA0C81888D8FB60AB;
defparam rom_rom_0_14_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_2F=256'h4E4E4E5B1B1B1B31B1B1B1A4E4E4E4F1B1B1B1A4E4E4E4CE4E4E4E5B1B1B1B00;
defparam rom_rom_0_14_s.INIT_RAM_30=256'hE4E4E4F1B1B1B19B1B1B1B0E4E4E4E5B1B1B1B0E4E4E4E64E4E4E4F1B1B1B18E;
defparam rom_rom_0_14_s.INIT_RAM_31=256'hAA02000000000000000B2CAE8AE8AFCACA42B2B28AB34F0AABA703B082080C24;
defparam rom_rom_0_14_s.INIT_RAM_32=256'h00080002000000000000000000000000000000000000000AA88000AAAAAAAAAA;
defparam rom_rom_0_14_s.INIT_RAM_33=256'h8A14FFAA5500FFA9540033CC3AAA828551401555055555500000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_34=256'h0000000000000000015555555555553EC2C2C2CC02C6B2E3A82A2EE8B2EF8B3A;
defparam rom_rom_0_14_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_14_s.READ_MODE=1'b0;
defparam rom_rom_0_14_s.RESET_MODE="SYNC";
  pROM rom_rom_0_15_s (
    .DO({DO_14[31:2],rom_dat0[31:30]}),
    .AD({soclinux_pbus_adr[12:0],GND}),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam rom_rom_0_15_s.BIT_WIDTH=2;
defparam rom_rom_0_15_s.INIT_RAM_00=256'hD226474087A659EC140281004000020008418000000C3031055554FFFFFFFF00;
defparam rom_rom_0_15_s.INIT_RAM_01=256'h020A88A2B0CFA010201000ED40F240414021104315556D000610FFF018000491;
defparam rom_rom_0_15_s.INIT_RAM_02=256'h00406C80CC000340E03303030038A32AD170660410081D0082F0004066200000;
defparam rom_rom_0_15_s.INIT_RAM_03=256'h8090486182AD956A9C00808035182061555518F636250A7FFD24404D3BE30822;
defparam rom_rom_0_15_s.INIT_RAM_04=256'h00C80003141C000C0D94298883D000000DA1E228D3625A6168029124ACD68026;
defparam rom_rom_0_15_s.INIT_RAM_05=256'h9455555FFCA94153D4001C5080148008008402000010020760022A033832000A;
defparam rom_rom_0_15_s.INIT_RAM_06=256'hA4FDF6644ADE955B28AAF7902CC302AE4C8417A351CA30279E8703EC1874B104;
defparam rom_rom_0_15_s.INIT_RAM_07=256'h2068F463D1A541FF413135B485D206501CC0B481935E0DB48E2D04556030E461;
defparam rom_rom_0_15_s.INIT_RAM_08=256'hF469517E263842112023D1048095407F8EA8F4463D18F469501F448988096111;
defparam rom_rom_0_15_s.INIT_RAM_09=256'h5495A3D11D246540FEB891044441118F463D1A551FF4A3D01D246540F2912568;
defparam rom_rom_0_15_s.INIT_RAM_0A=256'h8901C1C8C19C90019854551005F055C000000FE0C4863D152194074400358F57;
defparam rom_rom_0_15_s.INIT_RAM_0B=256'hFE7270DC2C0E255748272806DE0151C2FE7922F70F408670FE70912700000810;
defparam rom_rom_0_15_s.INIT_RAM_0C=256'hE10A6072545A56BCA7F2956951B7FA061DA4CC242A970007556C110408AA3FEA;
defparam rom_rom_0_15_s.INIT_RAM_0D=256'h4001662BA2C625887FFD6555B02E888A5CA3FFE037DB600A00330424C4604489;
defparam rom_rom_0_15_s.INIT_RAM_0E=256'h390D886555EB8908AE5002062418405BB3F98360D80249E5A4000C925CD40C40;
defparam rom_rom_0_15_s.INIT_RAM_0F=256'h1661B0E2DA12E0E3123688B2EF4D78345691234816234D90DA8A0E268ECD0148;
defparam rom_rom_0_15_s.INIT_RAM_10=256'h25570880832DB2040D28020EC3B4231EAFC0583E9410416544C1C378B80E2813;
defparam rom_rom_0_15_s.INIT_RAM_11=256'h05E5CDA1300C0C0D2280050B4BD208101910D28320C90460C01C131E44ACB12A;
defparam rom_rom_0_15_s.INIT_RAM_12=256'hA9A02AA9AC9C5B602410D3DC8958098F91E447E4C46C768520A09A651A5DAA05;
defparam rom_rom_0_15_s.INIT_RAM_13=256'hA6C4BE5AE812CA8108808061514CB2090388855E88BC90830AE8C750100FF8AE;
defparam rom_rom_0_15_s.INIT_RAM_14=256'h8E191F4A0464701A1412BFFD40A2025C2A2005744BD104B22A294573849B09FE;
defparam rom_rom_0_15_s.INIT_RAM_15=256'hA3831F55C6113389C1C2AE3DC38087893FA89ABF6C3B86B865558C28A0181900;
defparam rom_rom_0_15_s.INIT_RAM_16=256'h40514366605E1C8C0C006018CBE53D04352C595C7070723AAA488233DBFCAED6;
defparam rom_rom_0_15_s.INIT_RAM_17=256'h2880B18055797017BC147606F01670B4D35B1D16041D680A23EA48221EA8298A;
defparam rom_rom_0_15_s.INIT_RAM_18=256'h5455550303A01AFFA5C5C51C8619561C83C82C3B674C75537D9420F39000A3C0;
defparam rom_rom_0_15_s.INIT_RAM_19=256'h78FD05A83E00803ACE201C80C3C6E8020FCC053C0C0D1010CA0D9642960A0869;
defparam rom_rom_0_15_s.INIT_RAM_1A=256'h84140803830C20C803C08E55550155580400F010249C000BFFCE9E72524D554C;
defparam rom_rom_0_15_s.INIT_RAM_1B=256'h03CD019300402092DB00F24D05F3C6709B00010432231CFE054401E02CCA0B00;
defparam rom_rom_0_15_s.INIT_RAM_1C=256'h0FCED672DF8FFE9CF33A03FFBBBCE5B4F98324B0838EE2C3091C8FCF3C1404E8;
defparam rom_rom_0_15_s.INIT_RAM_1D=256'h1846CB0EBF952B30B01F44B220241000F762D5555171045025DCFA2FFF516500;
defparam rom_rom_0_15_s.INIT_RAM_1E=256'h430F33104C00003E00412F2BFFE54ACD5773718C0F9CBE85765446DEA4C5A40C;
defparam rom_rom_0_15_s.INIT_RAM_1F=256'h0A2160E1BC969970082830B2811B0308000C044122032C0F834A480FC08C3C00;
defparam rom_rom_0_15_s.INIT_RAM_20=256'h828A6828A6828408150410402631B600FFF0445C9272E204629555DC8083E182;
defparam rom_rom_0_15_s.INIT_RAM_21=256'hD15568919A82A217A6CC92FFE5595543CC4A1ECBC0228736FB910A28A302A8A6;
defparam rom_rom_0_15_s.INIT_RAM_22=256'hC555619B06AA7B2906A923146E91AA469FFDD9ABB219E9AEA90195570104D190;
defparam rom_rom_0_15_s.INIT_RAM_23=256'h9EAAB4002500256571139572FE5713400008A8AAA90920090923FC114C118418;
defparam rom_rom_0_15_s.INIT_RAM_24=256'h0005C041EF04317001BE246E50423DA0EC70A2F1230A2F121314B86088AAE118;
defparam rom_rom_0_15_s.INIT_RAM_25=256'h42A31040BE5B01044CC7D000301845511B41C44FFB15DE14018C40C0CCC55384;
defparam rom_rom_0_15_s.INIT_RAM_26=256'h4505441510514450451550151510510045140045000055505414544412204503;
defparam rom_rom_0_15_s.INIT_RAM_27=256'h1111104504015455154055150504110015450555514105550154011014145411;
defparam rom_rom_0_15_s.INIT_RAM_28=256'h1415151511115400040014401000110040004011155454455511551410554551;
defparam rom_rom_0_15_s.INIT_RAM_29=256'h4515111551554554454515154555045511551015041505554545444445551555;
defparam rom_rom_0_15_s.INIT_RAM_2A=256'h4515145450454105455111155145514141414115455545154515451545114511;
defparam rom_rom_0_15_s.INIT_RAM_2B=256'h0451104550001400015040505405004555155444101104011510115155145145;
defparam rom_rom_0_15_s.INIT_RAM_2C=256'h0000000110410540001400544000400155500054005504050014145404541041;
defparam rom_rom_0_15_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2F=256'h7878787878787878787878787878786D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D00;
defparam rom_rom_0_15_s.INIT_RAM_30=256'h87878787878787878787878787878792D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F8;
defparam rom_rom_0_15_s.INIT_RAM_31=256'h0000000000000000000104454454454044411050405041055155010104104407;
defparam rom_rom_0_15_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_33=256'h4100FFFFFFFFAAA9A59901003000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_34=256'h0000000000000000000000000000001505454544001551500414045150451504;
defparam rom_rom_0_15_s.INIT_RAM_35=256'h0000000000000000000000000000000080000000000000000000000000000000;
defparam rom_rom_0_15_s.READ_MODE=1'b0;
defparam rom_rom_0_15_s.RESET_MODE="SYNC";
  SP sram_3_sram_3_0_0_s (
    .DO({DO_15[31:8],soclinux_ram_dat_r[31:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,soclinux_pbus_dat_w[31:24]}),
    .BLKSEL({GND,GND,GND}),
    .AD({soclinux_pbus_adr[10:0],GND,GND,GND}),
    .WRE(soclinux_ram_we[3]),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_3_sram_3_0_0_s.BIT_WIDTH=8;
defparam sram_3_sram_3_0_0_s.BLK_SEL=3'b000;
defparam sram_3_sram_3_0_0_s.READ_MODE=1'b0;
defparam sram_3_sram_3_0_0_s.RESET_MODE="SYNC";
defparam sram_3_sram_3_0_0_s.WRITE_MODE=2'b01;
  SP sram_2_sram_2_0_0_s (
    .DO({DO_16[31:8],soclinux_ram_dat_r[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,soclinux_pbus_dat_w[23:16]}),
    .BLKSEL({GND,GND,GND}),
    .AD({soclinux_pbus_adr[10:0],GND,GND,GND}),
    .WRE(soclinux_ram_we[2]),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_2_sram_2_0_0_s.BIT_WIDTH=8;
defparam sram_2_sram_2_0_0_s.BLK_SEL=3'b000;
defparam sram_2_sram_2_0_0_s.READ_MODE=1'b0;
defparam sram_2_sram_2_0_0_s.RESET_MODE="SYNC";
defparam sram_2_sram_2_0_0_s.WRITE_MODE=2'b01;
  SP sram_1_sram_1_0_0_s (
    .DO({DO_17[31:8],soclinux_ram_dat_r[15:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,soclinux_pbus_dat_w[15:8]}),
    .BLKSEL({GND,GND,GND}),
    .AD({soclinux_pbus_adr[10:0],GND,GND,GND}),
    .WRE(soclinux_ram_we[1]),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_1_sram_1_0_0_s.BIT_WIDTH=8;
defparam sram_1_sram_1_0_0_s.BLK_SEL=3'b000;
defparam sram_1_sram_1_0_0_s.READ_MODE=1'b0;
defparam sram_1_sram_1_0_0_s.RESET_MODE="SYNC";
defparam sram_1_sram_1_0_0_s.WRITE_MODE=2'b01;
  SP sram_0_sram_0_0_0_s (
    .DO({DO_18[31:8],soclinux_ram_dat_r[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,soclinux_pbus_dat_w[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({soclinux_pbus_adr[10:0],GND,GND,GND}),
    .WRE(soclinux_ram_we[0]),
    .CLK(sys_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_0_sram_0_0_0_s.BIT_WIDTH=8;
defparam sram_0_sram_0_0_0_s.BLK_SEL=3'b000;
defparam sram_0_sram_0_0_0_s.READ_MODE=1'b0;
defparam sram_0_sram_0_0_0_s.RESET_MODE="SYNC";
defparam sram_0_sram_0_0_0_s.WRITE_MODE=2'b01;
  RAM16SDP4 tag_mem_tag_mem_0_0_s (
    .DO({tag_mem_67,tag_mem_66,tag_mem_65,tag_mem_64}),
    .DI(soclinux_pbus_adr[10:7]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_113),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_0_1_s (
    .DO({tag_mem_71,tag_mem_70,tag_mem_69,tag_mem_68}),
    .DI(soclinux_pbus_adr[14:11]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_113),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_0_2_s (
    .DO({tag_mem_75,tag_mem_74,tag_mem_73,tag_mem_72}),
    .DI(soclinux_pbus_adr[18:15]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_113),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_0_3_s (
    .DO({tag_mem_79,tag_mem_78,tag_mem_77,tag_mem_76}),
    .DI(soclinux_pbus_adr[22:19]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_113),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_0_4_s (
    .DO({tag_mem_83,tag_mem_82,tag_mem_81,tag_mem_80}),
    .DI(soclinux_pbus_adr[26:23]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_113),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_0_5_s (
    .DO({tag_mem_87,tag_mem_86,tag_mem_85,tag_mem_84}),
    .DI({soclinux_tag_di_dirty,soclinux_pbus_adr[29:27]}),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_113),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_1_0_s (
    .DO({tag_mem_91,tag_mem_90,tag_mem_89,tag_mem_88}),
    .DI(soclinux_pbus_adr[10:7]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_115),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_1_1_s (
    .DO({tag_mem_95,tag_mem_94,tag_mem_93,tag_mem_92}),
    .DI(soclinux_pbus_adr[14:11]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_115),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_1_2_s (
    .DO({tag_mem_99,tag_mem_98,tag_mem_97,tag_mem_96}),
    .DI(soclinux_pbus_adr[18:15]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_115),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_1_3_s (
    .DO({tag_mem_103,tag_mem_102,tag_mem_101,tag_mem_100}),
    .DI(soclinux_pbus_adr[22:19]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_115),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_1_4_s (
    .DO({tag_mem_107,tag_mem_106,tag_mem_105,tag_mem_104}),
    .DI(soclinux_pbus_adr[26:23]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_115),
    .CLK(sys_clk) 
);
  RAM16SDP4 tag_mem_tag_mem_1_5_s (
    .DO({tag_mem_111,tag_mem_110,tag_mem_109,tag_mem_108}),
    .DI({soclinux_tag_di_dirty,soclinux_pbus_adr[29:27]}),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(tag_mem_115),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain10_data_mem_grain10_0_0_s (
    .DO({data_mem_grain10_25,data_mem_grain10_24,data_mem_grain10_23,data_mem_grain10_22}),
    .DI(soclinux_data_port_dat_w[83:80]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain10_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain10_data_mem_grain10_0_1_s (
    .DO({data_mem_grain10_29,data_mem_grain10_28,data_mem_grain10_27,data_mem_grain10_26}),
    .DI(soclinux_data_port_dat_w[87:84]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain10_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain10_data_mem_grain10_1_0_s (
    .DO({data_mem_grain10_33,data_mem_grain10_32,data_mem_grain10_31,data_mem_grain10_30}),
    .DI(soclinux_data_port_dat_w[83:80]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain10_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain10_data_mem_grain10_1_1_s (
    .DO({data_mem_grain10_37,data_mem_grain10_36,data_mem_grain10_35,data_mem_grain10_34}),
    .DI(soclinux_data_port_dat_w[87:84]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain10_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain11_data_mem_grain11_0_0_s (
    .DO({data_mem_grain11_25,data_mem_grain11_24,data_mem_grain11_23,data_mem_grain11_22}),
    .DI(soclinux_data_port_dat_w[91:88]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain11_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain11_data_mem_grain11_0_1_s (
    .DO({data_mem_grain11_29,data_mem_grain11_28,data_mem_grain11_27,data_mem_grain11_26}),
    .DI(soclinux_data_port_dat_w[95:92]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain11_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain11_data_mem_grain11_1_0_s (
    .DO({data_mem_grain11_33,data_mem_grain11_32,data_mem_grain11_31,data_mem_grain11_30}),
    .DI(soclinux_data_port_dat_w[91:88]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain11_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain11_data_mem_grain11_1_1_s (
    .DO({data_mem_grain11_37,data_mem_grain11_36,data_mem_grain11_35,data_mem_grain11_34}),
    .DI(soclinux_data_port_dat_w[95:92]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain11_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain12_data_mem_grain12_0_0_s (
    .DO({data_mem_grain12_25,data_mem_grain12_24,data_mem_grain12_23,data_mem_grain12_22}),
    .DI(soclinux_data_port_dat_w[99:96]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain12_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain12_data_mem_grain12_0_1_s (
    .DO({data_mem_grain12_29,data_mem_grain12_28,data_mem_grain12_27,data_mem_grain12_26}),
    .DI(soclinux_data_port_dat_w[103:100]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain12_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain12_data_mem_grain12_1_0_s (
    .DO({data_mem_grain12_33,data_mem_grain12_32,data_mem_grain12_31,data_mem_grain12_30}),
    .DI(soclinux_data_port_dat_w[99:96]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain12_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain12_data_mem_grain12_1_1_s (
    .DO({data_mem_grain12_37,data_mem_grain12_36,data_mem_grain12_35,data_mem_grain12_34}),
    .DI(soclinux_data_port_dat_w[103:100]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain12_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain13_data_mem_grain13_0_0_s (
    .DO({data_mem_grain13_25,data_mem_grain13_24,data_mem_grain13_23,data_mem_grain13_22}),
    .DI(soclinux_data_port_dat_w[107:104]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain13_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain13_data_mem_grain13_0_1_s (
    .DO({data_mem_grain13_29,data_mem_grain13_28,data_mem_grain13_27,data_mem_grain13_26}),
    .DI(soclinux_data_port_dat_w[111:108]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain13_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain13_data_mem_grain13_1_0_s (
    .DO({data_mem_grain13_33,data_mem_grain13_32,data_mem_grain13_31,data_mem_grain13_30}),
    .DI(soclinux_data_port_dat_w[107:104]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain13_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain13_data_mem_grain13_1_1_s (
    .DO({data_mem_grain13_37,data_mem_grain13_36,data_mem_grain13_35,data_mem_grain13_34}),
    .DI(soclinux_data_port_dat_w[111:108]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain13_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain14_data_mem_grain14_0_0_s (
    .DO({data_mem_grain14_25,data_mem_grain14_24,data_mem_grain14_23,data_mem_grain14_22}),
    .DI(soclinux_data_port_dat_w[115:112]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain14_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain14_data_mem_grain14_0_1_s (
    .DO({data_mem_grain14_29,data_mem_grain14_28,data_mem_grain14_27,data_mem_grain14_26}),
    .DI(soclinux_data_port_dat_w[119:116]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain14_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain14_data_mem_grain14_1_0_s (
    .DO({data_mem_grain14_33,data_mem_grain14_32,data_mem_grain14_31,data_mem_grain14_30}),
    .DI(soclinux_data_port_dat_w[115:112]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain14_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain14_data_mem_grain14_1_1_s (
    .DO({data_mem_grain14_37,data_mem_grain14_36,data_mem_grain14_35,data_mem_grain14_34}),
    .DI(soclinux_data_port_dat_w[119:116]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain14_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain15_data_mem_grain15_0_0_s (
    .DO({data_mem_grain15_25,data_mem_grain15_24,data_mem_grain15_23,data_mem_grain15_22}),
    .DI(soclinux_data_port_dat_w[123:120]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain15_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain15_data_mem_grain15_0_1_s (
    .DO({data_mem_grain15_29,data_mem_grain15_28,data_mem_grain15_27,data_mem_grain15_26}),
    .DI(soclinux_data_port_dat_w[127:124]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain15_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain15_data_mem_grain15_1_0_s (
    .DO({data_mem_grain15_33,data_mem_grain15_32,data_mem_grain15_31,data_mem_grain15_30}),
    .DI(soclinux_data_port_dat_w[123:120]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain15_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain15_data_mem_grain15_1_1_s (
    .DO({data_mem_grain15_37,data_mem_grain15_36,data_mem_grain15_35,data_mem_grain15_34}),
    .DI(soclinux_data_port_dat_w[127:124]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain15_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain0_data_mem_grain0_0_0_s (
    .DO({data_mem_grain0_25,data_mem_grain0_24,data_mem_grain0_23,data_mem_grain0_22}),
    .DI(soclinux_data_port_dat_w[3:0]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain0_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain0_data_mem_grain0_0_1_s (
    .DO({data_mem_grain0_29,data_mem_grain0_28,data_mem_grain0_27,data_mem_grain0_26}),
    .DI(soclinux_data_port_dat_w[7:4]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain0_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain0_data_mem_grain0_1_0_s (
    .DO({data_mem_grain0_33,data_mem_grain0_32,data_mem_grain0_31,data_mem_grain0_30}),
    .DI(soclinux_data_port_dat_w[3:0]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain0_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain0_data_mem_grain0_1_1_s (
    .DO({data_mem_grain0_37,data_mem_grain0_36,data_mem_grain0_35,data_mem_grain0_34}),
    .DI(soclinux_data_port_dat_w[7:4]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain0_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain1_data_mem_grain1_0_0_s (
    .DO({data_mem_grain1_25,data_mem_grain1_24,data_mem_grain1_23,data_mem_grain1_22}),
    .DI(soclinux_data_port_dat_w[11:8]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain1_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain1_data_mem_grain1_0_1_s (
    .DO({data_mem_grain1_29,data_mem_grain1_28,data_mem_grain1_27,data_mem_grain1_26}),
    .DI(soclinux_data_port_dat_w[15:12]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain1_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain1_data_mem_grain1_1_0_s (
    .DO({data_mem_grain1_33,data_mem_grain1_32,data_mem_grain1_31,data_mem_grain1_30}),
    .DI(soclinux_data_port_dat_w[11:8]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain1_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain1_data_mem_grain1_1_1_s (
    .DO({data_mem_grain1_37,data_mem_grain1_36,data_mem_grain1_35,data_mem_grain1_34}),
    .DI(soclinux_data_port_dat_w[15:12]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain1_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain2_data_mem_grain2_0_0_s (
    .DO({data_mem_grain2_25,data_mem_grain2_24,data_mem_grain2_23,data_mem_grain2_22}),
    .DI(soclinux_data_port_dat_w[19:16]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain2_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain2_data_mem_grain2_0_1_s (
    .DO({data_mem_grain2_29,data_mem_grain2_28,data_mem_grain2_27,data_mem_grain2_26}),
    .DI(soclinux_data_port_dat_w[23:20]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain2_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain2_data_mem_grain2_1_0_s (
    .DO({data_mem_grain2_33,data_mem_grain2_32,data_mem_grain2_31,data_mem_grain2_30}),
    .DI(soclinux_data_port_dat_w[19:16]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain2_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain2_data_mem_grain2_1_1_s (
    .DO({data_mem_grain2_37,data_mem_grain2_36,data_mem_grain2_35,data_mem_grain2_34}),
    .DI(soclinux_data_port_dat_w[23:20]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain2_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain3_data_mem_grain3_0_0_s (
    .DO({data_mem_grain3_25,data_mem_grain3_24,data_mem_grain3_23,data_mem_grain3_22}),
    .DI(soclinux_data_port_dat_w[27:24]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain3_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain3_data_mem_grain3_0_1_s (
    .DO({data_mem_grain3_29,data_mem_grain3_28,data_mem_grain3_27,data_mem_grain3_26}),
    .DI(soclinux_data_port_dat_w[31:28]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain3_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain3_data_mem_grain3_1_0_s (
    .DO({data_mem_grain3_33,data_mem_grain3_32,data_mem_grain3_31,data_mem_grain3_30}),
    .DI(soclinux_data_port_dat_w[27:24]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain3_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain3_data_mem_grain3_1_1_s (
    .DO({data_mem_grain3_37,data_mem_grain3_36,data_mem_grain3_35,data_mem_grain3_34}),
    .DI(soclinux_data_port_dat_w[31:28]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain3_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain4_data_mem_grain4_0_0_s (
    .DO({data_mem_grain4_25,data_mem_grain4_24,data_mem_grain4_23,data_mem_grain4_22}),
    .DI(soclinux_data_port_dat_w[35:32]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain4_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain4_data_mem_grain4_0_1_s (
    .DO({data_mem_grain4_29,data_mem_grain4_28,data_mem_grain4_27,data_mem_grain4_26}),
    .DI(soclinux_data_port_dat_w[39:36]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain4_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain4_data_mem_grain4_1_0_s (
    .DO({data_mem_grain4_33,data_mem_grain4_32,data_mem_grain4_31,data_mem_grain4_30}),
    .DI(soclinux_data_port_dat_w[35:32]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain4_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain4_data_mem_grain4_1_1_s (
    .DO({data_mem_grain4_37,data_mem_grain4_36,data_mem_grain4_35,data_mem_grain4_34}),
    .DI(soclinux_data_port_dat_w[39:36]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain4_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain5_data_mem_grain5_0_0_s (
    .DO({data_mem_grain5_25,data_mem_grain5_24,data_mem_grain5_23,data_mem_grain5_22}),
    .DI(soclinux_data_port_dat_w[43:40]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain5_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain5_data_mem_grain5_0_1_s (
    .DO({data_mem_grain5_29,data_mem_grain5_28,data_mem_grain5_27,data_mem_grain5_26}),
    .DI(soclinux_data_port_dat_w[47:44]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain5_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain5_data_mem_grain5_1_0_s (
    .DO({data_mem_grain5_33,data_mem_grain5_32,data_mem_grain5_31,data_mem_grain5_30}),
    .DI(soclinux_data_port_dat_w[43:40]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain5_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain5_data_mem_grain5_1_1_s (
    .DO({data_mem_grain5_37,data_mem_grain5_36,data_mem_grain5_35,data_mem_grain5_34}),
    .DI(soclinux_data_port_dat_w[47:44]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain5_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain6_data_mem_grain6_0_0_s (
    .DO({data_mem_grain6_25,data_mem_grain6_24,data_mem_grain6_23,data_mem_grain6_22}),
    .DI(soclinux_data_port_dat_w[51:48]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain6_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain6_data_mem_grain6_0_1_s (
    .DO({data_mem_grain6_29,data_mem_grain6_28,data_mem_grain6_27,data_mem_grain6_26}),
    .DI(soclinux_data_port_dat_w[55:52]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain6_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain6_data_mem_grain6_1_0_s (
    .DO({data_mem_grain6_33,data_mem_grain6_32,data_mem_grain6_31,data_mem_grain6_30}),
    .DI(soclinux_data_port_dat_w[51:48]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain6_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain6_data_mem_grain6_1_1_s (
    .DO({data_mem_grain6_37,data_mem_grain6_36,data_mem_grain6_35,data_mem_grain6_34}),
    .DI(soclinux_data_port_dat_w[55:52]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain6_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain7_data_mem_grain7_0_0_s (
    .DO({data_mem_grain7_25,data_mem_grain7_24,data_mem_grain7_23,data_mem_grain7_22}),
    .DI(soclinux_data_port_dat_w[59:56]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain7_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain7_data_mem_grain7_0_1_s (
    .DO({data_mem_grain7_29,data_mem_grain7_28,data_mem_grain7_27,data_mem_grain7_26}),
    .DI(soclinux_data_port_dat_w[63:60]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain7_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain7_data_mem_grain7_1_0_s (
    .DO({data_mem_grain7_33,data_mem_grain7_32,data_mem_grain7_31,data_mem_grain7_30}),
    .DI(soclinux_data_port_dat_w[59:56]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain7_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain7_data_mem_grain7_1_1_s (
    .DO({data_mem_grain7_37,data_mem_grain7_36,data_mem_grain7_35,data_mem_grain7_34}),
    .DI(soclinux_data_port_dat_w[63:60]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain7_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain8_data_mem_grain8_0_0_s (
    .DO({data_mem_grain8_25,data_mem_grain8_24,data_mem_grain8_23,data_mem_grain8_22}),
    .DI(soclinux_data_port_dat_w[67:64]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain8_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain8_data_mem_grain8_0_1_s (
    .DO({data_mem_grain8_29,data_mem_grain8_28,data_mem_grain8_27,data_mem_grain8_26}),
    .DI(soclinux_data_port_dat_w[71:68]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain8_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain8_data_mem_grain8_1_0_s (
    .DO({data_mem_grain8_33,data_mem_grain8_32,data_mem_grain8_31,data_mem_grain8_30}),
    .DI(soclinux_data_port_dat_w[67:64]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain8_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain8_data_mem_grain8_1_1_s (
    .DO({data_mem_grain8_37,data_mem_grain8_36,data_mem_grain8_35,data_mem_grain8_34}),
    .DI(soclinux_data_port_dat_w[71:68]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain8_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain9_data_mem_grain9_0_0_s (
    .DO({data_mem_grain9_25,data_mem_grain9_24,data_mem_grain9_23,data_mem_grain9_22}),
    .DI(soclinux_data_port_dat_w[75:72]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain9_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain9_data_mem_grain9_0_1_s (
    .DO({data_mem_grain9_29,data_mem_grain9_28,data_mem_grain9_27,data_mem_grain9_26}),
    .DI(soclinux_data_port_dat_w[79:76]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain9_39),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain9_data_mem_grain9_1_0_s (
    .DO({data_mem_grain9_33,data_mem_grain9_32,data_mem_grain9_31,data_mem_grain9_30}),
    .DI(soclinux_data_port_dat_w[75:72]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain9_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 data_mem_grain9_data_mem_grain9_1_1_s (
    .DO({data_mem_grain9_37,data_mem_grain9_36,data_mem_grain9_35,data_mem_grain9_34}),
    .DI(soclinux_data_port_dat_w[79:76]),
    .WAD(soclinux_pbus_adr[5:2]),
    .RAD(sram_adr0[5:2]),
    .WRE(data_mem_grain9_41),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_2_storage_2_0_0_s (
    .DO(soclinux_sdram_bankmachine0_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine0_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine0_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine0_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_2_storage_2_0_1_s (
    .DO(soclinux_sdram_bankmachine0_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine0_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine0_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine0_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_2_storage_2_0_2_s (
    .DO(soclinux_sdram_bankmachine0_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine0_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine0_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine0_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_2_storage_2_0_3_s (
    .DO(soclinux_sdram_bankmachine0_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine0_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine0_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine0_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_2_storage_2_0_4_s (
    .DO(soclinux_sdram_bankmachine0_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine0_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine0_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine0_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_2_storage_2_0_5_s (
    .DO({DO_19[3:1],soclinux_sdram_bankmachine0_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine0_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine0_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine0_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_3_storage_3_0_0_s (
    .DO(soclinux_sdram_bankmachine1_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine1_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine1_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine1_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_3_storage_3_0_1_s (
    .DO(soclinux_sdram_bankmachine1_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine1_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine1_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine1_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_3_storage_3_0_2_s (
    .DO(soclinux_sdram_bankmachine1_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine1_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine1_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine1_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_3_storage_3_0_3_s (
    .DO(soclinux_sdram_bankmachine1_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine1_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine1_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine1_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_3_storage_3_0_4_s (
    .DO(soclinux_sdram_bankmachine1_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine1_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine1_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine1_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_3_storage_3_0_5_s (
    .DO({DO_20[3:1],soclinux_sdram_bankmachine1_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine1_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine1_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine1_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_4_storage_4_0_0_s (
    .DO(soclinux_sdram_bankmachine2_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine2_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine2_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine2_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_4_storage_4_0_1_s (
    .DO(soclinux_sdram_bankmachine2_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine2_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine2_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine2_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_4_storage_4_0_2_s (
    .DO(soclinux_sdram_bankmachine2_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine2_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine2_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine2_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_4_storage_4_0_3_s (
    .DO(soclinux_sdram_bankmachine2_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine2_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine2_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine2_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_4_storage_4_0_4_s (
    .DO(soclinux_sdram_bankmachine2_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine2_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine2_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine2_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_4_storage_4_0_5_s (
    .DO({DO_21[3:1],soclinux_sdram_bankmachine2_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine2_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine2_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine2_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_5_storage_5_0_0_s (
    .DO(soclinux_sdram_bankmachine3_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine3_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine3_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine3_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_5_storage_5_0_1_s (
    .DO(soclinux_sdram_bankmachine3_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine3_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine3_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine3_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_5_storage_5_0_2_s (
    .DO(soclinux_sdram_bankmachine3_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine3_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine3_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine3_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_5_storage_5_0_3_s (
    .DO(soclinux_sdram_bankmachine3_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine3_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine3_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine3_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_5_storage_5_0_4_s (
    .DO(soclinux_sdram_bankmachine3_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine3_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine3_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine3_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_5_storage_5_0_5_s (
    .DO({DO_22[3:1],soclinux_sdram_bankmachine3_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine3_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine3_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine3_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_6_storage_6_0_0_s (
    .DO(soclinux_sdram_bankmachine4_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine4_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine4_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine4_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_6_storage_6_0_1_s (
    .DO(soclinux_sdram_bankmachine4_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine4_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine4_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine4_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_6_storage_6_0_2_s (
    .DO(soclinux_sdram_bankmachine4_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine4_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine4_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine4_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_6_storage_6_0_3_s (
    .DO(soclinux_sdram_bankmachine4_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine4_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine4_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine4_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_6_storage_6_0_4_s (
    .DO(soclinux_sdram_bankmachine4_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine4_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine4_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine4_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_6_storage_6_0_5_s (
    .DO({DO_23[3:1],soclinux_sdram_bankmachine4_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine4_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine4_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine4_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_7_storage_7_0_0_s (
    .DO(soclinux_sdram_bankmachine5_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine5_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine5_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine5_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_7_storage_7_0_1_s (
    .DO(soclinux_sdram_bankmachine5_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine5_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine5_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine5_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_7_storage_7_0_2_s (
    .DO(soclinux_sdram_bankmachine5_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine5_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine5_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine5_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_7_storage_7_0_3_s (
    .DO(soclinux_sdram_bankmachine5_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine5_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine5_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine5_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_7_storage_7_0_4_s (
    .DO(soclinux_sdram_bankmachine5_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine5_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine5_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine5_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_7_storage_7_0_5_s (
    .DO({DO_24[3:1],soclinux_sdram_bankmachine5_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine5_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine5_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine5_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_8_storage_8_0_0_s (
    .DO(soclinux_sdram_bankmachine6_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine6_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine6_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine6_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_8_storage_8_0_1_s (
    .DO(soclinux_sdram_bankmachine6_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine6_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine6_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine6_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_8_storage_8_0_2_s (
    .DO(soclinux_sdram_bankmachine6_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine6_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine6_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine6_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_8_storage_8_0_3_s (
    .DO(soclinux_sdram_bankmachine6_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine6_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine6_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine6_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_8_storage_8_0_4_s (
    .DO(soclinux_sdram_bankmachine6_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine6_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine6_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine6_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_8_storage_8_0_5_s (
    .DO({DO_25[3:1],soclinux_sdram_bankmachine6_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine6_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine6_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine6_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_9_storage_9_0_0_s (
    .DO(soclinux_sdram_bankmachine7_rdport_dat_r[3:0]),
    .DI({soclinux_pbus_adr[4:2],soclinux_interface_we}),
    .WAD({GND,soclinux_sdram_bankmachine7_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine7_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine7_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_9_storage_9_0_1_s (
    .DO(soclinux_sdram_bankmachine7_rdport_dat_r[7:4]),
    .DI({\tag_mem_DOL_1_G[0]_2 ,\tag_mem_DOL_0_G[0]_2 ,soclinux_pbus_adr[6:5]}),
    .WAD({GND,soclinux_sdram_bankmachine7_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine7_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine7_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_9_storage_9_0_2_s (
    .DO(soclinux_sdram_bankmachine7_rdport_dat_r[11:8]),
    .DI({\tag_mem_DOL_8_G[0]_2 ,\tag_mem_DOL_7_G[0]_2 ,\tag_mem_DOL_6_G[0]_2 ,\tag_mem_DOL_5_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine7_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine7_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine7_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_9_storage_9_0_3_s (
    .DO(soclinux_sdram_bankmachine7_rdport_dat_r[15:12]),
    .DI({\tag_mem_DOL_12_G[0]_2 ,\tag_mem_DOL_11_G[0]_2 ,\tag_mem_DOL_10_G[0]_2 ,\tag_mem_DOL_9_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine7_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine7_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine7_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_9_storage_9_0_4_s (
    .DO(soclinux_sdram_bankmachine7_rdport_dat_r[19:16]),
    .DI({\tag_mem_DOL_16_G[0]_2 ,\tag_mem_DOL_15_G[0]_2 ,\tag_mem_DOL_14_G[0]_2 ,\tag_mem_DOL_13_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine7_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine7_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine7_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_9_storage_9_0_5_s (
    .DO({DO_26[3:1],soclinux_sdram_bankmachine7_rdport_dat_r[20]}),
    .DI({GND,GND,GND,\tag_mem_DOL_17_G[0]_2 }),
    .WAD({GND,soclinux_sdram_bankmachine7_produce[2:0]}),
    .RAD({GND,soclinux_sdram_bankmachine7_consume[2:0]}),
    .WRE(soclinux_sdram_bankmachine7_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_storage_0_0_s (
    .DO({n21214_2,n21215_2,n21216_2,n21217_2}),
    .DI(builder_soclinux_dat_w[3:0]),
    .WAD(soclinux_uart_tx_fifo_produce[3:0]),
    .RAD(soclinux_uart_tx_fifo_consume[3:0]),
    .WRE(soclinux_uart_tx_fifo_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_storage_0_1_s (
    .DO({n21210_2,n21211_2,n21212_2,n21213_2}),
    .DI(builder_soclinux_dat_w[7:4]),
    .WAD(soclinux_uart_tx_fifo_produce[3:0]),
    .RAD(soclinux_uart_tx_fifo_consume[3:0]),
    .WRE(soclinux_uart_tx_fifo_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_1_storage_1_0_0_s (
    .DO({n21288_2,n21289_2,n21290_2,n21291_2}),
    .DI(soclinux_rx_source_payload_data[3:0]),
    .WAD(soclinux_uart_rx_fifo_produce[3:0]),
    .RAD(soclinux_uart_rx_fifo_consume[3:0]),
    .WRE(soclinux_uart_rx_fifo_wrport_we),
    .CLK(sys_clk) 
);
  RAM16SDP4 storage_1_storage_1_0_1_s (
    .DO({n21284_2,n21285_2,n21286_2,n21287_2}),
    .DI(soclinux_rx_source_payload_data[7:4]),
    .WAD(soclinux_uart_rx_fifo_produce[3:0]),
    .RAD(soclinux_uart_rx_fifo_consume[3:0]),
    .WRE(soclinux_uart_rx_fifo_wrport_we),
    .CLK(sys_clk) 
);
  DHCEN DHCEN (
    .CLKOUT(sys2x_clk),
    .CLKIN(crg_clkout),
    .CE(gw2ddrphy_stop1) 
);
  CLKDIV CLKDIV (
    .CLKOUT(sys_clk),
    .CALIB(GND),
    .HCLKIN(sys2x_clk),
    .RESETN(n21019_6) 
);
defparam CLKDIV.DIV_MODE="2";
  DLL DLL (
    .STEP(gw2ddrphy_delay1[7:0]),
    .LOCK(gw2ddrphy_lock0),
    .UPDNCNTL(n21332_6),
    .STOP(gw2ddrphy_freeze),
    .CLKIN(sys2x_clk),
    .RESET(crg_reset1) 
);
defparam DLL.SCAL_EN="false";
  OSER4 OSER4 (
    .Q0(gw2ddrphy_pad_oddrx2f0),
    .Q1(gw2ddrphy0),
    .D3(VCC),
    .D2(GND),
    .D1(VCC),
    .D0(GND),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4.TXCLK_POL=1'b0;
  IODELAY IODELAY (
    .DO(gw2ddrphy_pad_clk),
    .DF(gw2ddrphy1),
    .DI(gw2ddrphy_pad_oddrx2f0),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY.C_STATIC_DLY=0;
  OSER4 OSER4_1 (
    .Q0(gw2ddrphy_pad_oddrx2f1),
    .Q1(gw2ddrphy2),
    .D3(soclinux_sdram_master_p0_reset_n),
    .D2(soclinux_sdram_master_p0_reset_n),
    .D1(soclinux_sdram_master_p0_reset_n),
    .D0(soclinux_sdram_master_p0_reset_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_1.TXCLK_POL=1'b0;
  IODELAY IODELAY_1 (
    .DO(ddram_reset_n_d),
    .DF(gw2ddrphy3),
    .DI(gw2ddrphy_pad_oddrx2f1),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_1.C_STATIC_DLY=0;
  OSER4 OSER4_2 (
    .Q0(gw2ddrphy_pad_oddrx2f2),
    .Q1(gw2ddrphy4),
    .D3(soclinux_sdram_master_p1_cs_n),
    .D2(soclinux_sdram_master_p1_cs_n),
    .D1(soclinux_sdram_master_p0_cs_n),
    .D0(soclinux_sdram_master_p0_cs_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_2.TXCLK_POL=1'b0;
  IODELAY IODELAY_2 (
    .DO(ddram_cs_n_d),
    .DF(gw2ddrphy5),
    .DI(gw2ddrphy_pad_oddrx2f2),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_2.C_STATIC_DLY=0;
  OSER4 OSER4_3 (
    .Q0(gw2ddrphy_pad_oddrx2f3),
    .Q1(gw2ddrphy6),
    .D3(soclinux_sdram_master_p1_address[0]),
    .D2(soclinux_sdram_master_p1_address[0]),
    .D1(soclinux_sdram_master_p0_address[0]),
    .D0(soclinux_sdram_master_p0_address[0]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_3.TXCLK_POL=1'b0;
  IODELAY IODELAY_3 (
    .DO(ddram_a_d[0]),
    .DF(gw2ddrphy7),
    .DI(gw2ddrphy_pad_oddrx2f3),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_3.C_STATIC_DLY=0;
  OSER4 OSER4_4 (
    .Q0(gw2ddrphy_pad_oddrx2f4),
    .Q1(gw2ddrphy8),
    .D3(soclinux_sdram_master_p1_address[1]),
    .D2(soclinux_sdram_master_p1_address[1]),
    .D1(soclinux_sdram_master_p0_address[1]),
    .D0(soclinux_sdram_master_p0_address[1]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_4.TXCLK_POL=1'b0;
  IODELAY IODELAY_4 (
    .DO(ddram_a_d[1]),
    .DF(gw2ddrphy9),
    .DI(gw2ddrphy_pad_oddrx2f4),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_4.C_STATIC_DLY=0;
  OSER4 OSER4_5 (
    .Q0(gw2ddrphy_pad_oddrx2f5),
    .Q1(gw2ddrphy10),
    .D3(soclinux_sdram_master_p1_address[2]),
    .D2(soclinux_sdram_master_p1_address[2]),
    .D1(soclinux_sdram_master_p0_address[2]),
    .D0(soclinux_sdram_master_p0_address[2]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_5.TXCLK_POL=1'b0;
  IODELAY IODELAY_5 (
    .DO(ddram_a_d[2]),
    .DF(gw2ddrphy11),
    .DI(gw2ddrphy_pad_oddrx2f5),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_5.C_STATIC_DLY=0;
  OSER4 OSER4_6 (
    .Q0(gw2ddrphy_pad_oddrx2f6),
    .Q1(gw2ddrphy12),
    .D3(soclinux_sdram_master_p1_address[3]),
    .D2(soclinux_sdram_master_p1_address[3]),
    .D1(soclinux_sdram_master_p0_address[3]),
    .D0(soclinux_sdram_master_p0_address[3]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_6.TXCLK_POL=1'b0;
  IODELAY IODELAY_6 (
    .DO(ddram_a_d[3]),
    .DF(gw2ddrphy13),
    .DI(gw2ddrphy_pad_oddrx2f6),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_6.C_STATIC_DLY=0;
  OSER4 OSER4_7 (
    .Q0(gw2ddrphy_pad_oddrx2f7),
    .Q1(gw2ddrphy14),
    .D3(soclinux_sdram_master_p1_address[4]),
    .D2(soclinux_sdram_master_p1_address[4]),
    .D1(soclinux_sdram_master_p0_address[4]),
    .D0(soclinux_sdram_master_p0_address[4]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_7.TXCLK_POL=1'b0;
  IODELAY IODELAY_7 (
    .DO(ddram_a_d[4]),
    .DF(gw2ddrphy15),
    .DI(gw2ddrphy_pad_oddrx2f7),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_7.C_STATIC_DLY=0;
  OSER4 OSER4_8 (
    .Q0(gw2ddrphy_pad_oddrx2f8),
    .Q1(gw2ddrphy16),
    .D3(soclinux_sdram_master_p1_address[5]),
    .D2(soclinux_sdram_master_p1_address[5]),
    .D1(soclinux_sdram_master_p0_address[5]),
    .D0(soclinux_sdram_master_p0_address[5]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_8.TXCLK_POL=1'b0;
  IODELAY IODELAY_8 (
    .DO(ddram_a_d[5]),
    .DF(gw2ddrphy17),
    .DI(gw2ddrphy_pad_oddrx2f8),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_8.C_STATIC_DLY=0;
  OSER4 OSER4_9 (
    .Q0(gw2ddrphy_pad_oddrx2f9),
    .Q1(gw2ddrphy18),
    .D3(soclinux_sdram_master_p1_address[6]),
    .D2(soclinux_sdram_master_p1_address[6]),
    .D1(soclinux_sdram_master_p0_address[6]),
    .D0(soclinux_sdram_master_p0_address[6]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_9.TXCLK_POL=1'b0;
  IODELAY IODELAY_9 (
    .DO(ddram_a_d[6]),
    .DF(gw2ddrphy19),
    .DI(gw2ddrphy_pad_oddrx2f9),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_9.C_STATIC_DLY=0;
  OSER4 OSER4_10 (
    .Q0(gw2ddrphy_pad_oddrx2f10),
    .Q1(gw2ddrphy20),
    .D3(soclinux_sdram_master_p1_address[7]),
    .D2(soclinux_sdram_master_p1_address[7]),
    .D1(soclinux_sdram_master_p0_address[7]),
    .D0(soclinux_sdram_master_p0_address[7]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_10.TXCLK_POL=1'b0;
  IODELAY IODELAY_10 (
    .DO(ddram_a_d[7]),
    .DF(gw2ddrphy21),
    .DI(gw2ddrphy_pad_oddrx2f10),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_10.C_STATIC_DLY=0;
  OSER4 OSER4_11 (
    .Q0(gw2ddrphy_pad_oddrx2f11),
    .Q1(gw2ddrphy22),
    .D3(soclinux_sdram_master_p1_address[8]),
    .D2(soclinux_sdram_master_p1_address[8]),
    .D1(soclinux_sdram_master_p0_address[8]),
    .D0(soclinux_sdram_master_p0_address[8]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_11.TXCLK_POL=1'b0;
  IODELAY IODELAY_11 (
    .DO(ddram_a_d[8]),
    .DF(gw2ddrphy23),
    .DI(gw2ddrphy_pad_oddrx2f11),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_11.C_STATIC_DLY=0;
  OSER4 OSER4_12 (
    .Q0(gw2ddrphy_pad_oddrx2f12),
    .Q1(gw2ddrphy24),
    .D3(soclinux_sdram_master_p1_address[9]),
    .D2(soclinux_sdram_master_p1_address[9]),
    .D1(soclinux_sdram_master_p0_address[9]),
    .D0(soclinux_sdram_master_p0_address[9]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_12.TXCLK_POL=1'b0;
  IODELAY IODELAY_12 (
    .DO(ddram_a_d[9]),
    .DF(gw2ddrphy25),
    .DI(gw2ddrphy_pad_oddrx2f12),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_12.C_STATIC_DLY=0;
  OSER4 OSER4_13 (
    .Q0(gw2ddrphy_pad_oddrx2f13),
    .Q1(gw2ddrphy26),
    .D3(soclinux_sdram_master_p1_address[10]),
    .D2(soclinux_sdram_master_p1_address[10]),
    .D1(soclinux_sdram_master_p0_address[10]),
    .D0(soclinux_sdram_master_p0_address[10]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_13.TXCLK_POL=1'b0;
  IODELAY IODELAY_13 (
    .DO(ddram_a_d[10]),
    .DF(gw2ddrphy27),
    .DI(gw2ddrphy_pad_oddrx2f13),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_13.C_STATIC_DLY=0;
  OSER4 OSER4_14 (
    .Q0(gw2ddrphy_pad_oddrx2f14),
    .Q1(gw2ddrphy28),
    .D3(soclinux_sdram_master_p1_address[11]),
    .D2(soclinux_sdram_master_p1_address[11]),
    .D1(soclinux_sdram_master_p0_address[11]),
    .D0(soclinux_sdram_master_p0_address[11]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_14.TXCLK_POL=1'b0;
  IODELAY IODELAY_14 (
    .DO(ddram_a_d[11]),
    .DF(gw2ddrphy29),
    .DI(gw2ddrphy_pad_oddrx2f14),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_14.C_STATIC_DLY=0;
  OSER4 OSER4_15 (
    .Q0(gw2ddrphy_pad_oddrx2f15),
    .Q1(gw2ddrphy30),
    .D3(soclinux_sdram_master_p1_address[12]),
    .D2(soclinux_sdram_master_p1_address[12]),
    .D1(soclinux_sdram_master_p0_address[12]),
    .D0(soclinux_sdram_master_p0_address[12]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_15.TXCLK_POL=1'b0;
  IODELAY IODELAY_15 (
    .DO(ddram_a_d[12]),
    .DF(gw2ddrphy31),
    .DI(gw2ddrphy_pad_oddrx2f15),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_15.C_STATIC_DLY=0;
  OSER4 OSER4_16 (
    .Q0(gw2ddrphy_pad_oddrx2f16),
    .Q1(gw2ddrphy32),
    .D3(GND),
    .D2(GND),
    .D1(GND),
    .D0(GND),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_16.TXCLK_POL=1'b0;
  IODELAY IODELAY_16 (
    .DO(ddram_a_d[13]),
    .DF(gw2ddrphy33),
    .DI(gw2ddrphy_pad_oddrx2f16),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_16.C_STATIC_DLY=0;
  OSER4 OSER4_17 (
    .Q0(gw2ddrphy_pad_oddrx2f17),
    .Q1(gw2ddrphy34),
    .D3(soclinux_sdram_master_p1_bank[0]),
    .D2(soclinux_sdram_master_p1_bank[0]),
    .D1(soclinux_sdram_master_p0_bank[0]),
    .D0(soclinux_sdram_master_p0_bank[0]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_17.TXCLK_POL=1'b0;
  IODELAY IODELAY_17 (
    .DO(ddram_ba_d[0]),
    .DF(gw2ddrphy35),
    .DI(gw2ddrphy_pad_oddrx2f17),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_17.C_STATIC_DLY=0;
  OSER4 OSER4_18 (
    .Q0(gw2ddrphy_pad_oddrx2f18),
    .Q1(gw2ddrphy36),
    .D3(soclinux_sdram_master_p1_bank[1]),
    .D2(soclinux_sdram_master_p1_bank[1]),
    .D1(soclinux_sdram_master_p0_bank[1]),
    .D0(soclinux_sdram_master_p0_bank[1]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_18.TXCLK_POL=1'b0;
  IODELAY IODELAY_18 (
    .DO(ddram_ba_d[1]),
    .DF(gw2ddrphy37),
    .DI(gw2ddrphy_pad_oddrx2f18),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_18.C_STATIC_DLY=0;
  OSER4 OSER4_19 (
    .Q0(gw2ddrphy_pad_oddrx2f19),
    .Q1(gw2ddrphy38),
    .D3(soclinux_sdram_master_p1_bank[2]),
    .D2(soclinux_sdram_master_p1_bank[2]),
    .D1(soclinux_sdram_master_p0_bank[2]),
    .D0(soclinux_sdram_master_p0_bank[2]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_19.TXCLK_POL=1'b0;
  IODELAY IODELAY_19 (
    .DO(ddram_ba_d[2]),
    .DF(gw2ddrphy39),
    .DI(gw2ddrphy_pad_oddrx2f19),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_19.C_STATIC_DLY=0;
  OSER4 OSER4_20 (
    .Q0(gw2ddrphy_pad_oddrx2f20),
    .Q1(gw2ddrphy40),
    .D3(soclinux_sdram_master_p1_ras_n),
    .D2(soclinux_sdram_master_p1_ras_n),
    .D1(soclinux_sdram_master_p0_ras_n),
    .D0(soclinux_sdram_master_p0_ras_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_20.TXCLK_POL=1'b0;
  IODELAY IODELAY_20 (
    .DO(ddram_ras_n_d),
    .DF(gw2ddrphy41),
    .DI(gw2ddrphy_pad_oddrx2f20),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_20.C_STATIC_DLY=0;
  OSER4 OSER4_21 (
    .Q0(gw2ddrphy_pad_oddrx2f21),
    .Q1(gw2ddrphy42),
    .D3(soclinux_sdram_master_p1_cas_n),
    .D2(soclinux_sdram_master_p1_cas_n),
    .D1(soclinux_sdram_master_p0_cas_n),
    .D0(soclinux_sdram_master_p0_cas_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_21.TXCLK_POL=1'b0;
  IODELAY IODELAY_21 (
    .DO(ddram_cas_n_d),
    .DF(gw2ddrphy43),
    .DI(gw2ddrphy_pad_oddrx2f21),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_21.C_STATIC_DLY=0;
  OSER4 OSER4_22 (
    .Q0(gw2ddrphy_pad_oddrx2f22),
    .Q1(gw2ddrphy44),
    .D3(soclinux_sdram_master_p1_we_n),
    .D2(soclinux_sdram_master_p1_we_n),
    .D1(soclinux_sdram_master_p0_we_n),
    .D0(soclinux_sdram_master_p0_we_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_22.TXCLK_POL=1'b0;
  IODELAY IODELAY_22 (
    .DO(ddram_we_n_d),
    .DF(gw2ddrphy45),
    .DI(gw2ddrphy_pad_oddrx2f22),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_22.C_STATIC_DLY=0;
  OSER4 OSER4_23 (
    .Q0(gw2ddrphy_pad_oddrx2f23),
    .Q1(gw2ddrphy46),
    .D3(soclinux_sdram_master_p0_cke),
    .D2(soclinux_sdram_master_p0_cke),
    .D1(soclinux_sdram_master_p0_cke),
    .D0(soclinux_sdram_master_p0_cke),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_23.TXCLK_POL=1'b0;
  IODELAY IODELAY_23 (
    .DO(ddram_cke_d),
    .DF(gw2ddrphy47),
    .DI(gw2ddrphy_pad_oddrx2f23),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_23.C_STATIC_DLY=0;
  OSER4 OSER4_24 (
    .Q0(gw2ddrphy_pad_oddrx2f24),
    .Q1(gw2ddrphy48),
    .D3(soclinux_sdram_master_p0_odt),
    .D2(soclinux_sdram_master_p0_odt),
    .D1(soclinux_sdram_master_p0_odt),
    .D0(soclinux_sdram_master_p0_odt),
    .TX1(GND),
    .TX0(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_24.TXCLK_POL=1'b0;
  IODELAY IODELAY_24 (
    .DO(ddram_odt_d),
    .DF(gw2ddrphy49),
    .DI(gw2ddrphy_pad_oddrx2f24),
    .SDTAP(GND),
    .VALUE(GND),
    .SETN(GND) 
);
defparam IODELAY_24.C_STATIC_DLY=0;
  DQS DQS (
    .DQSR90(gw2ddrphy_dqsr900),
    .DQSW0(gw2ddrphy_dqsw0),
    .DQSW270(gw2ddrphy_dqsw2700),
    .RPOINT(gw2ddrphy_rdpntr0[2:0]),
    .WPOINT(gw2ddrphy_wrpntr0[2:0]),
    .RVALID(gw2ddrphy_datavalid[0]),
    .RBURST(gw2ddrphy_burstdet0),
    .RFLAG(gw2ddrphy50),
    .WFLAG(gw2ddrphy51),
    .DQSIN(gw2ddrphy_dqs_i0),
    .DLLSTEP(gw2ddrphy_delay1[7:0]),
    .WSTEP({GND,GND,GND,GND,GND,GND,GND,GND}),
    .READ({gw2ddrphy_dqs_re,gw2ddrphy_dqs_re,gw2ddrphy_dqs_re,gw2ddrphy_dqs_re}),
    .RLOADN(GND),
    .RMOVE(GND),
    .RDIR(VCC),
    .WLOADN(GND),
    .WMOVE(GND),
    .WDIR(VCC),
    .HOLD(n21444_3),
    .RCLKSEL(gw2ddrphy_rdly0[2:0]),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam DQS.DQS_MODE="X2_DDR3";
  OSER4_MEM OSER4_MEM (
    .Q0(gw2ddrphy_dqs_o0),
    .Q1(gw2ddrphy_dqs_o_oen0),
    .D0(GND),
    .D1(VCC),
    .D2(GND),
    .D3(VCC),
    .TX0(n21459_7),
    .TX1(n21461_7),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw0),
    .RESET(sys_rst) 
);
defparam OSER4_MEM.TCLK_SOURCE="DQSW";
defparam OSER4_MEM.TXCLK_POL=1'b1;
  OSER4_MEM OSER4_MEM_1 (
    .Q0(ddram_dm_d[0]),
    .Q1(gw2ddrphy52),
    .D0(gw2ddrphy_dm_o_data_muxed0[3]),
    .D1(gw2ddrphy_dm_o_data_muxed0[3]),
    .D2(gw2ddrphy_dm_o_data_muxed0[3]),
    .D3(gw2ddrphy_dm_o_data_muxed0[3]),
    .TX0(GND),
    .TX1(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_1.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_1.TXCLK_POL=1'b0;
  OSER4_MEM OSER4_MEM_2 (
    .Q0(gw2ddrphy_dq_o0),
    .Q1(gw2ddrphy_dq_o_oen0),
    .D0(gw2ddrphy_dq_o_data_muxed0[0]),
    .D1(gw2ddrphy_dq_o_data_muxed0[1]),
    .D2(gw2ddrphy_dq_o_data_muxed0[2]),
    .D3(gw2ddrphy_dq_o_data_muxed0[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_2.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_2.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM (
    .Q0(gw2ddrphy_bitslip0_i[0]),
    .Q1(gw2ddrphy_bitslip0_i[1]),
    .Q2(gw2ddrphy_bitslip0_i[2]),
    .Q3(gw2ddrphy_bitslip0_i[3]),
    .D(gw2ddrphy_dq_i0),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_3 (
    .Q0(gw2ddrphy_dq_o1),
    .Q1(gw2ddrphy_dq_o_oen1),
    .D0(gw2ddrphy_dq_o_data_muxed1[0]),
    .D1(gw2ddrphy_dq_o_data_muxed1[1]),
    .D2(gw2ddrphy_dq_o_data_muxed1[2]),
    .D3(gw2ddrphy_dq_o_data_muxed1[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_3.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_3.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_1 (
    .Q0(gw2ddrphy_bitslip1_i[0]),
    .Q1(gw2ddrphy_bitslip1_i[1]),
    .Q2(gw2ddrphy_bitslip1_i[2]),
    .Q3(gw2ddrphy_bitslip1_i[3]),
    .D(gw2ddrphy_dq_i1),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_4 (
    .Q0(gw2ddrphy_dq_o2),
    .Q1(gw2ddrphy_dq_o_oen2),
    .D0(gw2ddrphy_dq_o_data_muxed2[0]),
    .D1(gw2ddrphy_dq_o_data_muxed2[1]),
    .D2(gw2ddrphy_dq_o_data_muxed2[2]),
    .D3(gw2ddrphy_dq_o_data_muxed2[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_4.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_4.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_2 (
    .Q0(gw2ddrphy_bitslip2_i[0]),
    .Q1(gw2ddrphy_bitslip2_i[1]),
    .Q2(gw2ddrphy_bitslip2_i[2]),
    .Q3(gw2ddrphy_bitslip2_i[3]),
    .D(gw2ddrphy_dq_i2),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_5 (
    .Q0(gw2ddrphy_dq_o3),
    .Q1(gw2ddrphy_dq_o_oen3),
    .D0(gw2ddrphy_dq_o_data_muxed3[0]),
    .D1(gw2ddrphy_dq_o_data_muxed3[1]),
    .D2(gw2ddrphy_dq_o_data_muxed3[2]),
    .D3(gw2ddrphy_dq_o_data_muxed3[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_5.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_5.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_3 (
    .Q0(gw2ddrphy_bitslip3_i[0]),
    .Q1(gw2ddrphy_bitslip3_i[1]),
    .Q2(gw2ddrphy_bitslip3_i[2]),
    .Q3(gw2ddrphy_bitslip3_i[3]),
    .D(gw2ddrphy_dq_i3),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_6 (
    .Q0(gw2ddrphy_dq_o4),
    .Q1(gw2ddrphy_dq_o_oen4),
    .D0(gw2ddrphy_dq_o_data_muxed4[0]),
    .D1(gw2ddrphy_dq_o_data_muxed4[1]),
    .D2(gw2ddrphy_dq_o_data_muxed4[2]),
    .D3(gw2ddrphy_dq_o_data_muxed4[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_6.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_6.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_4 (
    .Q0(gw2ddrphy_bitslip4_i[0]),
    .Q1(gw2ddrphy_bitslip4_i[1]),
    .Q2(gw2ddrphy_bitslip4_i[2]),
    .Q3(gw2ddrphy_bitslip4_i[3]),
    .D(gw2ddrphy_dq_i4),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_7 (
    .Q0(gw2ddrphy_dq_o5),
    .Q1(gw2ddrphy_dq_o_oen5),
    .D0(gw2ddrphy_dq_o_data_muxed5[0]),
    .D1(gw2ddrphy_dq_o_data_muxed5[1]),
    .D2(gw2ddrphy_dq_o_data_muxed5[2]),
    .D3(gw2ddrphy_dq_o_data_muxed5[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_7.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_7.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_5 (
    .Q0(gw2ddrphy_bitslip5_i[0]),
    .Q1(gw2ddrphy_bitslip5_i[1]),
    .Q2(gw2ddrphy_bitslip5_i[2]),
    .Q3(gw2ddrphy_bitslip5_i[3]),
    .D(gw2ddrphy_dq_i5),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_8 (
    .Q0(gw2ddrphy_dq_o6),
    .Q1(gw2ddrphy_dq_o_oen6),
    .D0(gw2ddrphy_dq_o_data_muxed6[0]),
    .D1(gw2ddrphy_dq_o_data_muxed6[1]),
    .D2(gw2ddrphy_dq_o_data_muxed6[2]),
    .D3(gw2ddrphy_dq_o_data_muxed6[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_8.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_8.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_6 (
    .Q0(gw2ddrphy_bitslip6_i[0]),
    .Q1(gw2ddrphy_bitslip6_i[1]),
    .Q2(gw2ddrphy_bitslip6_i[2]),
    .Q3(gw2ddrphy_bitslip6_i[3]),
    .D(gw2ddrphy_dq_i6),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_9 (
    .Q0(gw2ddrphy_dq_o7),
    .Q1(gw2ddrphy_dq_o_oen7),
    .D0(gw2ddrphy_dq_o_data_muxed7[0]),
    .D1(gw2ddrphy_dq_o_data_muxed7[1]),
    .D2(gw2ddrphy_dq_o_data_muxed7[2]),
    .D3(gw2ddrphy_dq_o_data_muxed7[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_9.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_9.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_7 (
    .Q0(gw2ddrphy_bitslip7_i[0]),
    .Q1(gw2ddrphy_bitslip7_i[1]),
    .Q2(gw2ddrphy_bitslip7_i[2]),
    .Q3(gw2ddrphy_bitslip7_i[3]),
    .D(gw2ddrphy_dq_i7),
    .WADDR(gw2ddrphy_wrpntr0[2:0]),
    .RADDR(gw2ddrphy_rdpntr0[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr900),
    .RESET(sys_rst) 
);
  DQS DQS_1 (
    .DQSR90(gw2ddrphy_dqsr901),
    .DQSW0(gw2ddrphy_dqsw1),
    .DQSW270(gw2ddrphy_dqsw2701),
    .RPOINT(gw2ddrphy_rdpntr1[2:0]),
    .WPOINT(gw2ddrphy_wrpntr1[2:0]),
    .RVALID(gw2ddrphy_datavalid[1]),
    .RBURST(gw2ddrphy_burstdet1),
    .RFLAG(gw2ddrphy53),
    .WFLAG(gw2ddrphy54),
    .DQSIN(gw2ddrphy_dqs_i1),
    .DLLSTEP(gw2ddrphy_delay1[7:0]),
    .WSTEP({GND,GND,GND,GND,GND,GND,GND,GND}),
    .READ({gw2ddrphy_dqs_re,gw2ddrphy_dqs_re,gw2ddrphy_dqs_re,gw2ddrphy_dqs_re}),
    .RLOADN(GND),
    .RMOVE(GND),
    .RDIR(VCC),
    .WLOADN(GND),
    .WMOVE(GND),
    .WDIR(VCC),
    .HOLD(n21539_3),
    .RCLKSEL(gw2ddrphy_rdly1[2:0]),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam DQS_1.DQS_MODE="X2_DDR3";
  OSER4_MEM OSER4_MEM_10 (
    .Q0(gw2ddrphy_dqs_o1),
    .Q1(gw2ddrphy_dqs_o_oen1),
    .D0(GND),
    .D1(VCC),
    .D2(GND),
    .D3(VCC),
    .TX0(n21459_7),
    .TX1(n21461_7),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw1),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_10.TCLK_SOURCE="DQSW";
defparam OSER4_MEM_10.TXCLK_POL=1'b1;
  OSER4_MEM OSER4_MEM_11 (
    .Q0(ddram_dm_d[1]),
    .Q1(gw2ddrphy55),
    .D0(gw2ddrphy_dm_o_data_muxed0[3]),
    .D1(gw2ddrphy_dm_o_data_muxed0[3]),
    .D2(gw2ddrphy_dm_o_data_muxed0[3]),
    .D3(gw2ddrphy_dm_o_data_muxed0[3]),
    .TX0(GND),
    .TX1(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_11.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_11.TXCLK_POL=1'b0;
  OSER4_MEM OSER4_MEM_12 (
    .Q0(gw2ddrphy_dq_o8),
    .Q1(gw2ddrphy_dq_o_oen8),
    .D0(gw2ddrphy_dq_o_data_muxed8[0]),
    .D1(gw2ddrphy_dq_o_data_muxed8[1]),
    .D2(gw2ddrphy_dq_o_data_muxed8[2]),
    .D3(gw2ddrphy_dq_o_data_muxed8[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_12.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_12.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_8 (
    .Q0(gw2ddrphy_bitslip8_i[0]),
    .Q1(gw2ddrphy_bitslip8_i[1]),
    .Q2(gw2ddrphy_bitslip8_i[2]),
    .Q3(gw2ddrphy_bitslip8_i[3]),
    .D(gw2ddrphy_dq_i8),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_13 (
    .Q0(gw2ddrphy_dq_o9),
    .Q1(gw2ddrphy_dq_o_oen9),
    .D0(gw2ddrphy_dq_o_data_muxed9[0]),
    .D1(gw2ddrphy_dq_o_data_muxed9[1]),
    .D2(gw2ddrphy_dq_o_data_muxed9[2]),
    .D3(gw2ddrphy_dq_o_data_muxed9[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_13.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_13.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_9 (
    .Q0(gw2ddrphy_bitslip9_i[0]),
    .Q1(gw2ddrphy_bitslip9_i[1]),
    .Q2(gw2ddrphy_bitslip9_i[2]),
    .Q3(gw2ddrphy_bitslip9_i[3]),
    .D(gw2ddrphy_dq_i9),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_14 (
    .Q0(gw2ddrphy_dq_o10),
    .Q1(gw2ddrphy_dq_o_oen10),
    .D0(gw2ddrphy_dq_o_data_muxed10[0]),
    .D1(gw2ddrphy_dq_o_data_muxed10[1]),
    .D2(gw2ddrphy_dq_o_data_muxed10[2]),
    .D3(gw2ddrphy_dq_o_data_muxed10[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_14.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_14.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_10 (
    .Q0(gw2ddrphy_bitslip10_i[0]),
    .Q1(gw2ddrphy_bitslip10_i[1]),
    .Q2(gw2ddrphy_bitslip10_i[2]),
    .Q3(gw2ddrphy_bitslip10_i[3]),
    .D(gw2ddrphy_dq_i10),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_15 (
    .Q0(gw2ddrphy_dq_o11),
    .Q1(gw2ddrphy_dq_o_oen11),
    .D0(gw2ddrphy_dq_o_data_muxed11[0]),
    .D1(gw2ddrphy_dq_o_data_muxed11[1]),
    .D2(gw2ddrphy_dq_o_data_muxed11[2]),
    .D3(gw2ddrphy_dq_o_data_muxed11[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_15.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_15.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_11 (
    .Q0(gw2ddrphy_bitslip11_i[0]),
    .Q1(gw2ddrphy_bitslip11_i[1]),
    .Q2(gw2ddrphy_bitslip11_i[2]),
    .Q3(gw2ddrphy_bitslip11_i[3]),
    .D(gw2ddrphy_dq_i11),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_16 (
    .Q0(gw2ddrphy_dq_o12),
    .Q1(gw2ddrphy_dq_o_oen12),
    .D0(gw2ddrphy_dq_o_data_muxed12[0]),
    .D1(gw2ddrphy_dq_o_data_muxed12[1]),
    .D2(gw2ddrphy_dq_o_data_muxed12[2]),
    .D3(gw2ddrphy_dq_o_data_muxed12[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_16.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_16.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_12 (
    .Q0(gw2ddrphy_bitslip12_i[0]),
    .Q1(gw2ddrphy_bitslip12_i[1]),
    .Q2(gw2ddrphy_bitslip12_i[2]),
    .Q3(gw2ddrphy_bitslip12_i[3]),
    .D(gw2ddrphy_dq_i12),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_17 (
    .Q0(gw2ddrphy_dq_o13),
    .Q1(gw2ddrphy_dq_o_oen13),
    .D0(gw2ddrphy_dq_o_data_muxed13[0]),
    .D1(gw2ddrphy_dq_o_data_muxed13[1]),
    .D2(gw2ddrphy_dq_o_data_muxed13[2]),
    .D3(gw2ddrphy_dq_o_data_muxed13[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_17.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_17.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_13 (
    .Q0(gw2ddrphy_bitslip13_i[0]),
    .Q1(gw2ddrphy_bitslip13_i[1]),
    .Q2(gw2ddrphy_bitslip13_i[2]),
    .Q3(gw2ddrphy_bitslip13_i[3]),
    .D(gw2ddrphy_dq_i13),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_18 (
    .Q0(gw2ddrphy_dq_o14),
    .Q1(gw2ddrphy_dq_o_oen14),
    .D0(gw2ddrphy_dq_o_data_muxed14[0]),
    .D1(gw2ddrphy_dq_o_data_muxed14[1]),
    .D2(gw2ddrphy_dq_o_data_muxed14[2]),
    .D3(gw2ddrphy_dq_o_data_muxed14[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_18.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_18.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_14 (
    .Q0(gw2ddrphy_bitslip14_i[0]),
    .Q1(gw2ddrphy_bitslip14_i[1]),
    .Q2(gw2ddrphy_bitslip14_i[2]),
    .Q3(gw2ddrphy_bitslip14_i[3]),
    .D(gw2ddrphy_dq_i14),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  OSER4_MEM OSER4_MEM_19 (
    .Q0(gw2ddrphy_dq_o15),
    .Q1(gw2ddrphy_dq_o_oen15),
    .D0(gw2ddrphy_dq_o_data_muxed15[0]),
    .D1(gw2ddrphy_dq_o_data_muxed15[1]),
    .D2(gw2ddrphy_dq_o_data_muxed15[2]),
    .D3(gw2ddrphy_dq_o_data_muxed15[3]),
    .TX0(n21467_5),
    .TX1(n21467_5),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .TCLK(gw2ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_19.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_19.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_15 (
    .Q0(gw2ddrphy_bitslip15_i[0]),
    .Q1(gw2ddrphy_bitslip15_i[1]),
    .Q2(gw2ddrphy_bitslip15_i[2]),
    .Q3(gw2ddrphy_bitslip15_i[3]),
    .D(gw2ddrphy_dq_i15),
    .WADDR(gw2ddrphy_wrpntr1[2:0]),
    .RADDR(gw2ddrphy_rdpntr1[2:0]),
    .CALIB(GND),
    .PCLK(sys_clk),
    .FCLK(sys2x_clk),
    .ICLK(gw2ddrphy_dqsr901),
    .RESET(sys_rst) 
);
  PLL PLL (
    .CLKOUT(crg_clkout),
    .CLKOUTP(builder_soclinux_gw2apll0),
    .CLKOUTD(builder_soclinux_gw2apll1),
    .CLKOUTD3(builder_soclinux_gw2apll2),
    .LOCK(crg_locked),
    .CLKIN(clk27_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(crg_reset1),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam PLL.CLKFB_SEL="internal";
defparam PLL.CLKOUTD3_SRC="CLKOUT";
defparam PLL.CLKOUTD_BYPASS="false";
defparam PLL.CLKOUTD_SRC="CLKOUT";
defparam PLL.CLKOUTP_BYPASS="false";
defparam PLL.CLKOUTP_DLY_STEP=0;
defparam PLL.CLKOUTP_FT_DIR=1'b1;
defparam PLL.CLKOUT_BYPASS="false";
defparam PLL.CLKOUT_DLY_STEP=0;
defparam PLL.CLKOUT_FT_DIR=1'b1;
defparam PLL.DEVICE="GW2A-18C";
defparam PLL.DUTYDA_SEL="1000";
defparam PLL.DYN_DA_EN="false";
defparam PLL.DYN_FBDIV_SEL="false";
defparam PLL.DYN_IDIV_SEL="false";
defparam PLL.DYN_ODIV_SEL="false";
defparam PLL.DYN_SDIV_SEL=2;
defparam PLL.FBDIV_SEL=31;
defparam PLL.FCLKIN="27.0";
defparam PLL.IDIV_SEL=8;
defparam PLL.ODIV_SEL=8;
defparam PLL.PSDA_SEL="0000";
  ALU n13756_1_s (
    .SUM(n13756_2),
    .COUT(n13756_1_1),
    .I0(soclinux_uart_tx_fifo_level0[0]),
    .I1(VCC),
    .I3(soclinux_uart_tx_fifo_wrport_we),
    .CIN(soclinux_uart_tx_fifo_wrport_we_1_4) 
);
defparam n13756_1_s.ALU_MODE=2;
  ALU n13755_1_s (
    .SUM(n13755_2),
    .COUT(n13755_1_1),
    .I0(soclinux_uart_tx_fifo_level0[1]),
    .I1(GND),
    .I3(soclinux_uart_tx_fifo_wrport_we),
    .CIN(n13756_1_1) 
);
defparam n13755_1_s.ALU_MODE=2;
  ALU n13754_1_s (
    .SUM(n13754_2),
    .COUT(n13754_1_1),
    .I0(soclinux_uart_tx_fifo_level0[2]),
    .I1(GND),
    .I3(soclinux_uart_tx_fifo_wrport_we),
    .CIN(n13755_1_1) 
);
defparam n13754_1_s.ALU_MODE=2;
  ALU n13753_1_s (
    .SUM(n13753_2),
    .COUT(n13753_1_1),
    .I0(soclinux_uart_tx_fifo_level0[3]),
    .I1(GND),
    .I3(soclinux_uart_tx_fifo_wrport_we),
    .CIN(n13754_1_1) 
);
defparam n13753_1_s.ALU_MODE=2;
  ALU n13752_1_s (
    .SUM(n13752_2),
    .COUT(n13752_1_0_COUT),
    .I0(soclinux_uart_tx_fifo_level0[4]),
    .I1(GND),
    .I3(soclinux_uart_tx_fifo_wrport_we),
    .CIN(n13753_1_1) 
);
defparam n13752_1_s.ALU_MODE=2;
  ALU n13806_1_s (
    .SUM(n13806_2),
    .COUT(n13806_1_1),
    .I0(soclinux_uart_rx_fifo_level0[0]),
    .I1(VCC),
    .I3(soclinux_uart_rx_fifo_wrport_we),
    .CIN(soclinux_uart_rx_fifo_wrport_we_1_4) 
);
defparam n13806_1_s.ALU_MODE=2;
  ALU n13805_1_s (
    .SUM(n13805_2),
    .COUT(n13805_1_1),
    .I0(soclinux_uart_rx_fifo_level0[1]),
    .I1(GND),
    .I3(soclinux_uart_rx_fifo_wrport_we),
    .CIN(n13806_1_1) 
);
defparam n13805_1_s.ALU_MODE=2;
  ALU n13804_1_s (
    .SUM(n13804_2),
    .COUT(n13804_1_1),
    .I0(soclinux_uart_rx_fifo_level0[2]),
    .I1(GND),
    .I3(soclinux_uart_rx_fifo_wrport_we),
    .CIN(n13805_1_1) 
);
defparam n13804_1_s.ALU_MODE=2;
  ALU n13803_1_s (
    .SUM(n13803_2),
    .COUT(n13803_1_1),
    .I0(soclinux_uart_rx_fifo_level0[3]),
    .I1(GND),
    .I3(soclinux_uart_rx_fifo_wrport_we),
    .CIN(n13804_1_1) 
);
defparam n13803_1_s.ALU_MODE=2;
  ALU n13802_1_s (
    .SUM(n13802_2),
    .COUT(n13802_1_0_COUT),
    .I0(soclinux_uart_rx_fifo_level0[4]),
    .I1(GND),
    .I3(soclinux_uart_rx_fifo_wrport_we),
    .CIN(n13803_1_1) 
);
defparam n13802_1_s.ALU_MODE=2;
  ALU n13524_s (
    .SUM(n13524_1),
    .COUT(n13524_2),
    .I0(soclinux_bus_errors[1]),
    .I1(soclinux_bus_errors[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13524_s.ALU_MODE=0;
  ALU n13523_s (
    .SUM(n13523_1),
    .COUT(n13523_2),
    .I0(soclinux_bus_errors[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n13524_2) 
);
defparam n13523_s.ALU_MODE=0;
  ALU n13522_s (
    .SUM(n13522_1),
    .COUT(n13522_2),
    .I0(soclinux_bus_errors[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n13523_2) 
);
defparam n13522_s.ALU_MODE=0;
  ALU n13521_s (
    .SUM(n13521_1),
    .COUT(n13521_2),
    .I0(soclinux_bus_errors[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n13522_2) 
);
defparam n13521_s.ALU_MODE=0;
  ALU n13520_s (
    .SUM(n13520_1),
    .COUT(n13520_2),
    .I0(soclinux_bus_errors[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n13521_2) 
);
defparam n13520_s.ALU_MODE=0;
  ALU n13519_s (
    .SUM(n13519_1),
    .COUT(n13519_2),
    .I0(soclinux_bus_errors[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n13520_2) 
);
defparam n13519_s.ALU_MODE=0;
  ALU n13518_s (
    .SUM(n13518_1),
    .COUT(n13518_2),
    .I0(soclinux_bus_errors[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n13519_2) 
);
defparam n13518_s.ALU_MODE=0;
  ALU n13517_s (
    .SUM(n13517_1),
    .COUT(n13517_2),
    .I0(soclinux_bus_errors[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n13518_2) 
);
defparam n13517_s.ALU_MODE=0;
  ALU n13516_s (
    .SUM(n13516_1),
    .COUT(n13516_2),
    .I0(soclinux_bus_errors[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n13517_2) 
);
defparam n13516_s.ALU_MODE=0;
  ALU n13515_s (
    .SUM(n13515_1),
    .COUT(n13515_2),
    .I0(soclinux_bus_errors[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n13516_2) 
);
defparam n13515_s.ALU_MODE=0;
  ALU n13514_s (
    .SUM(n13514_1),
    .COUT(n13514_2),
    .I0(soclinux_bus_errors[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n13515_2) 
);
defparam n13514_s.ALU_MODE=0;
  ALU n13513_s (
    .SUM(n13513_1),
    .COUT(n13513_2),
    .I0(soclinux_bus_errors[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n13514_2) 
);
defparam n13513_s.ALU_MODE=0;
  ALU n13512_s (
    .SUM(n13512_1),
    .COUT(n13512_2),
    .I0(soclinux_bus_errors[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n13513_2) 
);
defparam n13512_s.ALU_MODE=0;
  ALU n13511_s (
    .SUM(n13511_1),
    .COUT(n13511_2),
    .I0(soclinux_bus_errors[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n13512_2) 
);
defparam n13511_s.ALU_MODE=0;
  ALU n13510_s (
    .SUM(n13510_1),
    .COUT(n13510_2),
    .I0(soclinux_bus_errors[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n13511_2) 
);
defparam n13510_s.ALU_MODE=0;
  ALU n13509_s (
    .SUM(n13509_1),
    .COUT(n13509_2),
    .I0(soclinux_bus_errors[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n13510_2) 
);
defparam n13509_s.ALU_MODE=0;
  ALU n13508_s (
    .SUM(n13508_1),
    .COUT(n13508_2),
    .I0(soclinux_bus_errors[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n13509_2) 
);
defparam n13508_s.ALU_MODE=0;
  ALU n13507_s (
    .SUM(n13507_1),
    .COUT(n13507_2),
    .I0(soclinux_bus_errors[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n13508_2) 
);
defparam n13507_s.ALU_MODE=0;
  ALU n13506_s (
    .SUM(n13506_1),
    .COUT(n13506_2),
    .I0(soclinux_bus_errors[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n13507_2) 
);
defparam n13506_s.ALU_MODE=0;
  ALU n13505_s (
    .SUM(n13505_1),
    .COUT(n13505_2),
    .I0(soclinux_bus_errors[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n13506_2) 
);
defparam n13505_s.ALU_MODE=0;
  ALU n13504_s (
    .SUM(n13504_1),
    .COUT(n13504_2),
    .I0(soclinux_bus_errors[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n13505_2) 
);
defparam n13504_s.ALU_MODE=0;
  ALU n13503_s (
    .SUM(n13503_1),
    .COUT(n13503_2),
    .I0(soclinux_bus_errors[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n13504_2) 
);
defparam n13503_s.ALU_MODE=0;
  ALU n13502_s (
    .SUM(n13502_1),
    .COUT(n13502_2),
    .I0(soclinux_bus_errors[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n13503_2) 
);
defparam n13502_s.ALU_MODE=0;
  ALU n13501_s (
    .SUM(n13501_1),
    .COUT(n13501_2),
    .I0(soclinux_bus_errors[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n13502_2) 
);
defparam n13501_s.ALU_MODE=0;
  ALU n13500_s (
    .SUM(n13500_1),
    .COUT(n13500_2),
    .I0(soclinux_bus_errors[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n13501_2) 
);
defparam n13500_s.ALU_MODE=0;
  ALU n13499_s (
    .SUM(n13499_1),
    .COUT(n13499_2),
    .I0(soclinux_bus_errors[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n13500_2) 
);
defparam n13499_s.ALU_MODE=0;
  ALU n13498_s (
    .SUM(n13498_1),
    .COUT(n13498_2),
    .I0(soclinux_bus_errors[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n13499_2) 
);
defparam n13498_s.ALU_MODE=0;
  ALU n13497_s (
    .SUM(n13497_1),
    .COUT(n13497_2),
    .I0(soclinux_bus_errors[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n13498_2) 
);
defparam n13497_s.ALU_MODE=0;
  ALU n13496_s (
    .SUM(n13496_1),
    .COUT(n13496_2),
    .I0(soclinux_bus_errors[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n13497_2) 
);
defparam n13496_s.ALU_MODE=0;
  ALU n13495_s (
    .SUM(n13495_1),
    .COUT(n13495_2),
    .I0(soclinux_bus_errors[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n13496_2) 
);
defparam n13495_s.ALU_MODE=0;
  ALU n13494_s (
    .SUM(n13494_1),
    .COUT(n13494_0_COUT),
    .I0(soclinux_bus_errors[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n13495_2) 
);
defparam n13494_s.ALU_MODE=0;
  ALU n16152_s (
    .SUM(n16152_1),
    .COUT(n16152_2),
    .I0(soclinux_clk_divider1[1]),
    .I1(soclinux_clk_divider1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n16152_s.ALU_MODE=0;
  ALU n16151_s (
    .SUM(n16151_1),
    .COUT(n16151_2),
    .I0(soclinux_clk_divider1[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n16152_2) 
);
defparam n16151_s.ALU_MODE=0;
  ALU n16150_s (
    .SUM(n16150_1),
    .COUT(n16150_2),
    .I0(soclinux_clk_divider1[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16151_2) 
);
defparam n16150_s.ALU_MODE=0;
  ALU n16149_s (
    .SUM(n16149_1),
    .COUT(n16149_2),
    .I0(soclinux_clk_divider1[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n16150_2) 
);
defparam n16149_s.ALU_MODE=0;
  ALU n16148_s (
    .SUM(n16148_1),
    .COUT(n16148_2),
    .I0(soclinux_clk_divider1[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n16149_2) 
);
defparam n16148_s.ALU_MODE=0;
  ALU n16147_s (
    .SUM(n16147_1),
    .COUT(n16147_2),
    .I0(soclinux_clk_divider1[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n16148_2) 
);
defparam n16147_s.ALU_MODE=0;
  ALU n16146_s (
    .SUM(n16146_1),
    .COUT(n16146_2),
    .I0(soclinux_clk_divider1[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n16147_2) 
);
defparam n16146_s.ALU_MODE=0;
  ALU n16145_s (
    .SUM(n16145_1),
    .COUT(n16145_2),
    .I0(soclinux_clk_divider1[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n16146_2) 
);
defparam n16145_s.ALU_MODE=0;
  ALU n16144_s (
    .SUM(n16144_1),
    .COUT(n16144_2),
    .I0(soclinux_clk_divider1[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n16145_2) 
);
defparam n16144_s.ALU_MODE=0;
  ALU n16143_s (
    .SUM(n16143_1),
    .COUT(n16143_2),
    .I0(soclinux_clk_divider1[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n16144_2) 
);
defparam n16143_s.ALU_MODE=0;
  ALU n16142_s (
    .SUM(n16142_1),
    .COUT(n16142_2),
    .I0(soclinux_clk_divider1[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n16143_2) 
);
defparam n16142_s.ALU_MODE=0;
  ALU n16141_s (
    .SUM(n16141_1),
    .COUT(n16141_2),
    .I0(soclinux_clk_divider1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n16142_2) 
);
defparam n16141_s.ALU_MODE=0;
  ALU n16140_s (
    .SUM(n16140_1),
    .COUT(n16140_2),
    .I0(soclinux_clk_divider1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n16141_2) 
);
defparam n16140_s.ALU_MODE=0;
  ALU n16139_s (
    .SUM(n16139_1),
    .COUT(n16139_2),
    .I0(soclinux_clk_divider1[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n16140_2) 
);
defparam n16139_s.ALU_MODE=0;
  ALU n16138_s (
    .SUM(n16138_1),
    .COUT(n16138_0_COUT),
    .I0(soclinux_clk_divider1[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n16139_2) 
);
defparam n16138_s.ALU_MODE=0;
  ALU n13363_s (
    .SUM(n13363_2),
    .COUT(n13363_3),
    .I0(crg_por_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(crg_por_count[0]) 
);
defparam n13363_s.ALU_MODE=0;
  ALU n13362_s (
    .SUM(n13362_2),
    .COUT(n13362_3),
    .I0(crg_por_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13363_3) 
);
defparam n13362_s.ALU_MODE=0;
  ALU n13361_s (
    .SUM(n13361_2),
    .COUT(n13361_3),
    .I0(crg_por_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13362_3) 
);
defparam n13361_s.ALU_MODE=0;
  ALU n13360_s (
    .SUM(n13360_2),
    .COUT(n13360_3),
    .I0(crg_por_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13361_3) 
);
defparam n13360_s.ALU_MODE=0;
  ALU n13359_s (
    .SUM(n13359_2),
    .COUT(n13359_3),
    .I0(crg_por_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13360_3) 
);
defparam n13359_s.ALU_MODE=0;
  ALU n13358_s (
    .SUM(n13358_2),
    .COUT(n13358_3),
    .I0(crg_por_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13359_3) 
);
defparam n13358_s.ALU_MODE=0;
  ALU n13357_s (
    .SUM(n13357_2),
    .COUT(n13357_3),
    .I0(crg_por_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13358_3) 
);
defparam n13357_s.ALU_MODE=0;
  ALU n13356_s (
    .SUM(n13356_2),
    .COUT(n13356_3),
    .I0(crg_por_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13357_3) 
);
defparam n13356_s.ALU_MODE=0;
  ALU n13355_s (
    .SUM(n13355_2),
    .COUT(n13355_3),
    .I0(crg_por_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13356_3) 
);
defparam n13355_s.ALU_MODE=0;
  ALU n13354_s (
    .SUM(n13354_2),
    .COUT(n13354_3),
    .I0(crg_por_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13355_3) 
);
defparam n13354_s.ALU_MODE=0;
  ALU n13353_s (
    .SUM(n13353_2),
    .COUT(n13353_3),
    .I0(crg_por_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13354_3) 
);
defparam n13353_s.ALU_MODE=0;
  ALU n13352_s (
    .SUM(n13352_2),
    .COUT(n13352_3),
    .I0(crg_por_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13353_3) 
);
defparam n13352_s.ALU_MODE=0;
  ALU n13351_s (
    .SUM(n13351_2),
    .COUT(n13351_3),
    .I0(crg_por_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13352_3) 
);
defparam n13351_s.ALU_MODE=0;
  ALU n13350_s (
    .SUM(n13350_2),
    .COUT(n13350_3),
    .I0(crg_por_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13351_3) 
);
defparam n13350_s.ALU_MODE=0;
  ALU n13349_s (
    .SUM(n13349_2),
    .COUT(n13349_0_COUT),
    .I0(crg_por_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13350_3) 
);
defparam n13349_s.ALU_MODE=0;
  ALU n13418_s (
    .SUM(n13418_2),
    .COUT(n13418_3),
    .I0(builder_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_count[0]) 
);
defparam n13418_s.ALU_MODE=0;
  ALU n13417_s (
    .SUM(n13417_2),
    .COUT(n13417_3),
    .I0(builder_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13418_3) 
);
defparam n13417_s.ALU_MODE=0;
  ALU n13416_s (
    .SUM(n13416_2),
    .COUT(n13416_3),
    .I0(builder_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13417_3) 
);
defparam n13416_s.ALU_MODE=0;
  ALU n13415_s (
    .SUM(n13415_2),
    .COUT(n13415_3),
    .I0(builder_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13416_3) 
);
defparam n13415_s.ALU_MODE=0;
  ALU n13414_s (
    .SUM(n13414_2),
    .COUT(n13414_3),
    .I0(builder_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13415_3) 
);
defparam n13414_s.ALU_MODE=0;
  ALU n13413_s (
    .SUM(n13413_2),
    .COUT(n13413_3),
    .I0(builder_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13414_3) 
);
defparam n13413_s.ALU_MODE=0;
  ALU n13412_s (
    .SUM(n13412_2),
    .COUT(n13412_3),
    .I0(builder_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13413_3) 
);
defparam n13412_s.ALU_MODE=0;
  ALU n13411_s (
    .SUM(n13411_2),
    .COUT(n13411_3),
    .I0(builder_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13412_3) 
);
defparam n13411_s.ALU_MODE=0;
  ALU n13410_s (
    .SUM(n13410_2),
    .COUT(n13410_3),
    .I0(builder_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13411_3) 
);
defparam n13410_s.ALU_MODE=0;
  ALU n13409_s (
    .SUM(n13409_2),
    .COUT(n13409_3),
    .I0(builder_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13410_3) 
);
defparam n13409_s.ALU_MODE=0;
  ALU n13408_s (
    .SUM(n13408_2),
    .COUT(n13408_3),
    .I0(builder_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13409_3) 
);
defparam n13408_s.ALU_MODE=0;
  ALU n13407_s (
    .SUM(n13407_2),
    .COUT(n13407_3),
    .I0(builder_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13408_3) 
);
defparam n13407_s.ALU_MODE=0;
  ALU n13406_s (
    .SUM(n13406_2),
    .COUT(n13406_3),
    .I0(builder_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13407_3) 
);
defparam n13406_s.ALU_MODE=0;
  ALU n13405_s (
    .SUM(n13405_2),
    .COUT(n13405_3),
    .I0(builder_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13406_3) 
);
defparam n13405_s.ALU_MODE=0;
  ALU n13404_s (
    .SUM(n13404_2),
    .COUT(n13404_3),
    .I0(builder_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13405_3) 
);
defparam n13404_s.ALU_MODE=0;
  ALU n13403_s (
    .SUM(n13403_2),
    .COUT(n13403_3),
    .I0(builder_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13404_3) 
);
defparam n13403_s.ALU_MODE=0;
  ALU n13402_s (
    .SUM(n13402_2),
    .COUT(n13402_3),
    .I0(builder_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13403_3) 
);
defparam n13402_s.ALU_MODE=0;
  ALU n13401_s (
    .SUM(n13401_2),
    .COUT(n13401_3),
    .I0(builder_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13402_3) 
);
defparam n13401_s.ALU_MODE=0;
  ALU n13400_s (
    .SUM(n13400_2),
    .COUT(n13400_0_COUT),
    .I0(builder_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n13401_3) 
);
defparam n13400_s.ALU_MODE=0;
  ALU n14329_s (
    .SUM(n14329_2),
    .COUT(n14329_3),
    .I0(soclinux_sdram_timer_count1[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(soclinux_sdram_timer_count1[0]) 
);
defparam n14329_s.ALU_MODE=0;
  ALU n14328_s (
    .SUM(n14328_2),
    .COUT(n14328_3),
    .I0(soclinux_sdram_timer_count1[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14329_3) 
);
defparam n14328_s.ALU_MODE=0;
  ALU n14327_s (
    .SUM(n14327_2),
    .COUT(n14327_3),
    .I0(soclinux_sdram_timer_count1[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14328_3) 
);
defparam n14327_s.ALU_MODE=0;
  ALU n14326_s (
    .SUM(n14326_2),
    .COUT(n14326_3),
    .I0(soclinux_sdram_timer_count1[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14327_3) 
);
defparam n14326_s.ALU_MODE=0;
  ALU n14325_s (
    .SUM(n14325_2),
    .COUT(n14325_3),
    .I0(soclinux_sdram_timer_count1[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14326_3) 
);
defparam n14325_s.ALU_MODE=0;
  ALU n14324_s (
    .SUM(n14324_2),
    .COUT(n14324_3),
    .I0(soclinux_sdram_timer_count1[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14325_3) 
);
defparam n14324_s.ALU_MODE=0;
  ALU n14323_s (
    .SUM(n14323_2),
    .COUT(n14323_3),
    .I0(soclinux_sdram_timer_count1[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14324_3) 
);
defparam n14323_s.ALU_MODE=0;
  ALU n14322_s (
    .SUM(n14322_2),
    .COUT(n14322_0_COUT),
    .I0(soclinux_sdram_timer_count1[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14323_3) 
);
defparam n14322_s.ALU_MODE=0;
  ALU n14431_s (
    .SUM(n14431_2),
    .COUT(n14431_3),
    .I0(soclinux_sdram_zqcs_timer_count1[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(soclinux_sdram_zqcs_timer_count1[0]) 
);
defparam n14431_s.ALU_MODE=0;
  ALU n14430_s (
    .SUM(n14430_2),
    .COUT(n14430_3),
    .I0(soclinux_sdram_zqcs_timer_count1[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14431_3) 
);
defparam n14430_s.ALU_MODE=0;
  ALU n14429_s (
    .SUM(n14429_2),
    .COUT(n14429_3),
    .I0(soclinux_sdram_zqcs_timer_count1[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14430_3) 
);
defparam n14429_s.ALU_MODE=0;
  ALU n14428_s (
    .SUM(n14428_2),
    .COUT(n14428_3),
    .I0(soclinux_sdram_zqcs_timer_count1[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14429_3) 
);
defparam n14428_s.ALU_MODE=0;
  ALU n14427_s (
    .SUM(n14427_2),
    .COUT(n14427_3),
    .I0(soclinux_sdram_zqcs_timer_count1[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14428_3) 
);
defparam n14427_s.ALU_MODE=0;
  ALU n14426_s (
    .SUM(n14426_2),
    .COUT(n14426_3),
    .I0(soclinux_sdram_zqcs_timer_count1[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14427_3) 
);
defparam n14426_s.ALU_MODE=0;
  ALU n14425_s (
    .SUM(n14425_2),
    .COUT(n14425_3),
    .I0(soclinux_sdram_zqcs_timer_count1[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14426_3) 
);
defparam n14425_s.ALU_MODE=0;
  ALU n14424_s (
    .SUM(n14424_2),
    .COUT(n14424_3),
    .I0(soclinux_sdram_zqcs_timer_count1[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14425_3) 
);
defparam n14424_s.ALU_MODE=0;
  ALU n14423_s (
    .SUM(n14423_2),
    .COUT(n14423_3),
    .I0(soclinux_sdram_zqcs_timer_count1[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14424_3) 
);
defparam n14423_s.ALU_MODE=0;
  ALU n14422_s (
    .SUM(n14422_2),
    .COUT(n14422_3),
    .I0(soclinux_sdram_zqcs_timer_count1[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14423_3) 
);
defparam n14422_s.ALU_MODE=0;
  ALU n14421_s (
    .SUM(n14421_2),
    .COUT(n14421_3),
    .I0(soclinux_sdram_zqcs_timer_count1[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14422_3) 
);
defparam n14421_s.ALU_MODE=0;
  ALU n14420_s (
    .SUM(n14420_2),
    .COUT(n14420_3),
    .I0(soclinux_sdram_zqcs_timer_count1[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14421_3) 
);
defparam n14420_s.ALU_MODE=0;
  ALU n14419_s (
    .SUM(n14419_2),
    .COUT(n14419_3),
    .I0(soclinux_sdram_zqcs_timer_count1[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14420_3) 
);
defparam n14419_s.ALU_MODE=0;
  ALU n14418_s (
    .SUM(n14418_2),
    .COUT(n14418_3),
    .I0(soclinux_sdram_zqcs_timer_count1[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14419_3) 
);
defparam n14418_s.ALU_MODE=0;
  ALU n14417_s (
    .SUM(n14417_2),
    .COUT(n14417_3),
    .I0(soclinux_sdram_zqcs_timer_count1[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14418_3) 
);
defparam n14417_s.ALU_MODE=0;
  ALU n14416_s (
    .SUM(n14416_2),
    .COUT(n14416_3),
    .I0(soclinux_sdram_zqcs_timer_count1[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14417_3) 
);
defparam n14416_s.ALU_MODE=0;
  ALU n14415_s (
    .SUM(n14415_2),
    .COUT(n14415_3),
    .I0(soclinux_sdram_zqcs_timer_count1[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14416_3) 
);
defparam n14415_s.ALU_MODE=0;
  ALU n14414_s (
    .SUM(n14414_2),
    .COUT(n14414_3),
    .I0(soclinux_sdram_zqcs_timer_count1[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14415_3) 
);
defparam n14414_s.ALU_MODE=0;
  ALU n14413_s (
    .SUM(n14413_2),
    .COUT(n14413_3),
    .I0(soclinux_sdram_zqcs_timer_count1[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14414_3) 
);
defparam n14413_s.ALU_MODE=0;
  ALU n14412_s (
    .SUM(n14412_2),
    .COUT(n14412_3),
    .I0(soclinux_sdram_zqcs_timer_count1[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14413_3) 
);
defparam n14412_s.ALU_MODE=0;
  ALU n14411_s (
    .SUM(n14411_2),
    .COUT(n14411_3),
    .I0(soclinux_sdram_zqcs_timer_count1[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14412_3) 
);
defparam n14411_s.ALU_MODE=0;
  ALU n14410_s (
    .SUM(n14410_2),
    .COUT(n14410_3),
    .I0(soclinux_sdram_zqcs_timer_count1[22]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14411_3) 
);
defparam n14410_s.ALU_MODE=0;
  ALU n14409_s (
    .SUM(n14409_2),
    .COUT(n14409_3),
    .I0(soclinux_sdram_zqcs_timer_count1[23]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14410_3) 
);
defparam n14409_s.ALU_MODE=0;
  ALU n14408_s (
    .SUM(n14408_2),
    .COUT(n14408_3),
    .I0(soclinux_sdram_zqcs_timer_count1[24]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14409_3) 
);
defparam n14408_s.ALU_MODE=0;
  ALU n14407_s (
    .SUM(n14407_2),
    .COUT(n14407_0_COUT),
    .I0(soclinux_sdram_zqcs_timer_count1[25]),
    .I1(VCC),
    .I3(GND),
    .CIN(n14408_3) 
);
defparam n14407_s.ALU_MODE=0;
  ALU n16091_s (
    .SUM(n16091_2),
    .COUT(n16091_3),
    .I0(leds_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(leds_count[0]) 
);
defparam n16091_s.ALU_MODE=0;
  ALU n16090_s (
    .SUM(n16090_2),
    .COUT(n16090_3),
    .I0(leds_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16091_3) 
);
defparam n16090_s.ALU_MODE=0;
  ALU n16089_s (
    .SUM(n16089_2),
    .COUT(n16089_3),
    .I0(leds_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16090_3) 
);
defparam n16089_s.ALU_MODE=0;
  ALU n16088_s (
    .SUM(n16088_2),
    .COUT(n16088_3),
    .I0(leds_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16089_3) 
);
defparam n16088_s.ALU_MODE=0;
  ALU n16087_s (
    .SUM(n16087_2),
    .COUT(n16087_3),
    .I0(leds_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16088_3) 
);
defparam n16087_s.ALU_MODE=0;
  ALU n16086_s (
    .SUM(n16086_2),
    .COUT(n16086_3),
    .I0(leds_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16087_3) 
);
defparam n16086_s.ALU_MODE=0;
  ALU n16085_s (
    .SUM(n16085_2),
    .COUT(n16085_3),
    .I0(leds_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16086_3) 
);
defparam n16085_s.ALU_MODE=0;
  ALU n16084_s (
    .SUM(n16084_2),
    .COUT(n16084_3),
    .I0(leds_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16085_3) 
);
defparam n16084_s.ALU_MODE=0;
  ALU n16083_s (
    .SUM(n16083_2),
    .COUT(n16083_3),
    .I0(leds_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16084_3) 
);
defparam n16083_s.ALU_MODE=0;
  ALU n16082_s (
    .SUM(n16082_2),
    .COUT(n16082_3),
    .I0(leds_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16083_3) 
);
defparam n16082_s.ALU_MODE=0;
  ALU n16081_s (
    .SUM(n16081_2),
    .COUT(n16081_3),
    .I0(leds_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16082_3) 
);
defparam n16081_s.ALU_MODE=0;
  ALU n16080_s (
    .SUM(n16080_2),
    .COUT(n16080_3),
    .I0(leds_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16081_3) 
);
defparam n16080_s.ALU_MODE=0;
  ALU n16079_s (
    .SUM(n16079_2),
    .COUT(n16079_3),
    .I0(leds_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16080_3) 
);
defparam n16079_s.ALU_MODE=0;
  ALU n16078_s (
    .SUM(n16078_2),
    .COUT(n16078_3),
    .I0(leds_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16079_3) 
);
defparam n16078_s.ALU_MODE=0;
  ALU n16077_s (
    .SUM(n16077_2),
    .COUT(n16077_3),
    .I0(leds_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16078_3) 
);
defparam n16077_s.ALU_MODE=0;
  ALU n16076_s (
    .SUM(n16076_2),
    .COUT(n16076_3),
    .I0(leds_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16077_3) 
);
defparam n16076_s.ALU_MODE=0;
  ALU n16075_s (
    .SUM(n16075_2),
    .COUT(n16075_3),
    .I0(leds_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16076_3) 
);
defparam n16075_s.ALU_MODE=0;
  ALU n16074_s (
    .SUM(n16074_2),
    .COUT(n16074_3),
    .I0(leds_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16075_3) 
);
defparam n16074_s.ALU_MODE=0;
  ALU n16073_s (
    .SUM(n16073_2),
    .COUT(n16073_3),
    .I0(leds_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16074_3) 
);
defparam n16073_s.ALU_MODE=0;
  ALU n16072_s (
    .SUM(n16072_2),
    .COUT(n16072_3),
    .I0(leds_count[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16073_3) 
);
defparam n16072_s.ALU_MODE=0;
  ALU n16071_s (
    .SUM(n16071_2),
    .COUT(n16071_0_COUT),
    .I0(leds_count[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16072_3) 
);
defparam n16071_s.ALU_MODE=0;
  ALU n4140_s0 (
    .SUM(n4140_1_SUM),
    .COUT(n4140_3),
    .I0(soclinux_sdram_bankmachine0_row[0]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4140_s0.ALU_MODE=3;
  ALU n4141_s0 (
    .SUM(n4141_1_SUM),
    .COUT(n4141_3),
    .I0(soclinux_sdram_bankmachine0_row[1]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n4140_3) 
);
defparam n4141_s0.ALU_MODE=3;
  ALU n4142_s0 (
    .SUM(n4142_1_SUM),
    .COUT(n4142_3),
    .I0(soclinux_sdram_bankmachine0_row[2]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n4141_3) 
);
defparam n4142_s0.ALU_MODE=3;
  ALU n4143_s0 (
    .SUM(n4143_1_SUM),
    .COUT(n4143_3),
    .I0(soclinux_sdram_bankmachine0_row[3]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n4142_3) 
);
defparam n4143_s0.ALU_MODE=3;
  ALU n4144_s0 (
    .SUM(n4144_1_SUM),
    .COUT(n4144_3),
    .I0(soclinux_sdram_bankmachine0_row[4]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n4143_3) 
);
defparam n4144_s0.ALU_MODE=3;
  ALU n4145_s0 (
    .SUM(n4145_1_SUM),
    .COUT(n4145_3),
    .I0(soclinux_sdram_bankmachine0_row[5]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n4144_3) 
);
defparam n4145_s0.ALU_MODE=3;
  ALU n4146_s0 (
    .SUM(n4146_1_SUM),
    .COUT(n4146_3),
    .I0(soclinux_sdram_bankmachine0_row[6]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n4145_3) 
);
defparam n4146_s0.ALU_MODE=3;
  ALU n4147_s0 (
    .SUM(n4147_1_SUM),
    .COUT(n4147_3),
    .I0(soclinux_sdram_bankmachine0_row[7]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n4146_3) 
);
defparam n4147_s0.ALU_MODE=3;
  ALU n4148_s0 (
    .SUM(n4148_1_SUM),
    .COUT(n4148_3),
    .I0(soclinux_sdram_bankmachine0_row[8]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n4147_3) 
);
defparam n4148_s0.ALU_MODE=3;
  ALU n4149_s0 (
    .SUM(n4149_1_SUM),
    .COUT(n4149_3),
    .I0(soclinux_sdram_bankmachine0_row[9]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n4148_3) 
);
defparam n4149_s0.ALU_MODE=3;
  ALU n4150_s0 (
    .SUM(n4150_1_SUM),
    .COUT(n4150_3),
    .I0(soclinux_sdram_bankmachine0_row[10]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n4149_3) 
);
defparam n4150_s0.ALU_MODE=3;
  ALU n4151_s0 (
    .SUM(n4151_1_SUM),
    .COUT(n4151_3),
    .I0(soclinux_sdram_bankmachine0_row[11]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n4150_3) 
);
defparam n4151_s0.ALU_MODE=3;
  ALU n4152_s0 (
    .SUM(n4152_1_SUM),
    .COUT(n4152_3),
    .I0(soclinux_sdram_bankmachine0_row[12]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n4151_3) 
);
defparam n4152_s0.ALU_MODE=3;
  ALU n4177_s0 (
    .SUM(n4177_1_SUM),
    .COUT(n4177_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4177_s0.ALU_MODE=3;
  ALU n4178_s0 (
    .SUM(n4178_1_SUM),
    .COUT(n4178_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n4177_3) 
);
defparam n4178_s0.ALU_MODE=3;
  ALU n4179_s0 (
    .SUM(n4179_1_SUM),
    .COUT(n4179_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n4178_3) 
);
defparam n4179_s0.ALU_MODE=3;
  ALU n4180_s0 (
    .SUM(n4180_1_SUM),
    .COUT(n4180_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n4179_3) 
);
defparam n4180_s0.ALU_MODE=3;
  ALU n4181_s0 (
    .SUM(n4181_1_SUM),
    .COUT(n4181_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n4180_3) 
);
defparam n4181_s0.ALU_MODE=3;
  ALU n4182_s0 (
    .SUM(n4182_1_SUM),
    .COUT(n4182_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n4181_3) 
);
defparam n4182_s0.ALU_MODE=3;
  ALU n4183_s0 (
    .SUM(n4183_1_SUM),
    .COUT(n4183_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n4182_3) 
);
defparam n4183_s0.ALU_MODE=3;
  ALU n4184_s0 (
    .SUM(n4184_1_SUM),
    .COUT(n4184_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n4183_3) 
);
defparam n4184_s0.ALU_MODE=3;
  ALU n4185_s0 (
    .SUM(n4185_1_SUM),
    .COUT(n4185_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n4184_3) 
);
defparam n4185_s0.ALU_MODE=3;
  ALU n4186_s0 (
    .SUM(n4186_1_SUM),
    .COUT(n4186_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n4185_3) 
);
defparam n4186_s0.ALU_MODE=3;
  ALU n4187_s0 (
    .SUM(n4187_1_SUM),
    .COUT(n4187_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n4186_3) 
);
defparam n4187_s0.ALU_MODE=3;
  ALU n4188_s0 (
    .SUM(n4188_1_SUM),
    .COUT(n4188_3),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n4187_3) 
);
defparam n4188_s0.ALU_MODE=3;
  ALU n4189_s0 (
    .SUM(n4189_1_SUM),
    .COUT(n4190_2),
    .I0(soclinux_sdram_bankmachine0_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n4188_3) 
);
defparam n4189_s0.ALU_MODE=3;
  ALU n4545_s0 (
    .SUM(n4545_1_SUM),
    .COUT(n4545_3),
    .I0(soclinux_sdram_bankmachine1_row[0]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4545_s0.ALU_MODE=3;
  ALU n4546_s0 (
    .SUM(n4546_1_SUM),
    .COUT(n4546_3),
    .I0(soclinux_sdram_bankmachine1_row[1]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n4545_3) 
);
defparam n4546_s0.ALU_MODE=3;
  ALU n4547_s0 (
    .SUM(n4547_1_SUM),
    .COUT(n4547_3),
    .I0(soclinux_sdram_bankmachine1_row[2]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n4546_3) 
);
defparam n4547_s0.ALU_MODE=3;
  ALU n4548_s0 (
    .SUM(n4548_1_SUM),
    .COUT(n4548_3),
    .I0(soclinux_sdram_bankmachine1_row[3]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n4547_3) 
);
defparam n4548_s0.ALU_MODE=3;
  ALU n4549_s0 (
    .SUM(n4549_1_SUM),
    .COUT(n4549_3),
    .I0(soclinux_sdram_bankmachine1_row[4]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n4548_3) 
);
defparam n4549_s0.ALU_MODE=3;
  ALU n4550_s0 (
    .SUM(n4550_1_SUM),
    .COUT(n4550_3),
    .I0(soclinux_sdram_bankmachine1_row[5]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n4549_3) 
);
defparam n4550_s0.ALU_MODE=3;
  ALU n4551_s0 (
    .SUM(n4551_1_SUM),
    .COUT(n4551_3),
    .I0(soclinux_sdram_bankmachine1_row[6]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n4550_3) 
);
defparam n4551_s0.ALU_MODE=3;
  ALU n4552_s0 (
    .SUM(n4552_1_SUM),
    .COUT(n4552_3),
    .I0(soclinux_sdram_bankmachine1_row[7]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n4551_3) 
);
defparam n4552_s0.ALU_MODE=3;
  ALU n4553_s0 (
    .SUM(n4553_1_SUM),
    .COUT(n4553_3),
    .I0(soclinux_sdram_bankmachine1_row[8]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n4552_3) 
);
defparam n4553_s0.ALU_MODE=3;
  ALU n4554_s0 (
    .SUM(n4554_1_SUM),
    .COUT(n4554_3),
    .I0(soclinux_sdram_bankmachine1_row[9]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n4553_3) 
);
defparam n4554_s0.ALU_MODE=3;
  ALU n4555_s0 (
    .SUM(n4555_1_SUM),
    .COUT(n4555_3),
    .I0(soclinux_sdram_bankmachine1_row[10]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n4554_3) 
);
defparam n4555_s0.ALU_MODE=3;
  ALU n4556_s0 (
    .SUM(n4556_1_SUM),
    .COUT(n4556_3),
    .I0(soclinux_sdram_bankmachine1_row[11]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n4555_3) 
);
defparam n4556_s0.ALU_MODE=3;
  ALU n4557_s0 (
    .SUM(n4557_1_SUM),
    .COUT(n4557_3),
    .I0(soclinux_sdram_bankmachine1_row[12]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n4556_3) 
);
defparam n4557_s0.ALU_MODE=3;
  ALU n4582_s0 (
    .SUM(n4582_1_SUM),
    .COUT(n4582_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4582_s0.ALU_MODE=3;
  ALU n4583_s0 (
    .SUM(n4583_1_SUM),
    .COUT(n4583_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n4582_3) 
);
defparam n4583_s0.ALU_MODE=3;
  ALU n4584_s0 (
    .SUM(n4584_1_SUM),
    .COUT(n4584_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n4583_3) 
);
defparam n4584_s0.ALU_MODE=3;
  ALU n4585_s0 (
    .SUM(n4585_1_SUM),
    .COUT(n4585_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n4584_3) 
);
defparam n4585_s0.ALU_MODE=3;
  ALU n4586_s0 (
    .SUM(n4586_1_SUM),
    .COUT(n4586_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n4585_3) 
);
defparam n4586_s0.ALU_MODE=3;
  ALU n4587_s0 (
    .SUM(n4587_1_SUM),
    .COUT(n4587_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n4586_3) 
);
defparam n4587_s0.ALU_MODE=3;
  ALU n4588_s0 (
    .SUM(n4588_1_SUM),
    .COUT(n4588_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n4587_3) 
);
defparam n4588_s0.ALU_MODE=3;
  ALU n4589_s0 (
    .SUM(n4589_1_SUM),
    .COUT(n4589_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n4588_3) 
);
defparam n4589_s0.ALU_MODE=3;
  ALU n4590_s0 (
    .SUM(n4590_1_SUM),
    .COUT(n4590_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n4589_3) 
);
defparam n4590_s0.ALU_MODE=3;
  ALU n4591_s0 (
    .SUM(n4591_1_SUM),
    .COUT(n4591_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n4590_3) 
);
defparam n4591_s0.ALU_MODE=3;
  ALU n4592_s0 (
    .SUM(n4592_1_SUM),
    .COUT(n4592_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n4591_3) 
);
defparam n4592_s0.ALU_MODE=3;
  ALU n4593_s0 (
    .SUM(n4593_1_SUM),
    .COUT(n4593_3),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n4592_3) 
);
defparam n4593_s0.ALU_MODE=3;
  ALU n4594_s0 (
    .SUM(n4594_1_SUM),
    .COUT(n4595_2),
    .I0(soclinux_sdram_bankmachine1_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n4593_3) 
);
defparam n4594_s0.ALU_MODE=3;
  ALU n4950_s0 (
    .SUM(n4950_1_SUM),
    .COUT(n4950_3),
    .I0(soclinux_sdram_bankmachine2_row[0]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4950_s0.ALU_MODE=3;
  ALU n4951_s0 (
    .SUM(n4951_1_SUM),
    .COUT(n4951_3),
    .I0(soclinux_sdram_bankmachine2_row[1]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n4950_3) 
);
defparam n4951_s0.ALU_MODE=3;
  ALU n4952_s0 (
    .SUM(n4952_1_SUM),
    .COUT(n4952_3),
    .I0(soclinux_sdram_bankmachine2_row[2]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n4951_3) 
);
defparam n4952_s0.ALU_MODE=3;
  ALU n4953_s0 (
    .SUM(n4953_1_SUM),
    .COUT(n4953_3),
    .I0(soclinux_sdram_bankmachine2_row[3]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n4952_3) 
);
defparam n4953_s0.ALU_MODE=3;
  ALU n4954_s0 (
    .SUM(n4954_1_SUM),
    .COUT(n4954_3),
    .I0(soclinux_sdram_bankmachine2_row[4]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n4953_3) 
);
defparam n4954_s0.ALU_MODE=3;
  ALU n4955_s0 (
    .SUM(n4955_1_SUM),
    .COUT(n4955_3),
    .I0(soclinux_sdram_bankmachine2_row[5]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n4954_3) 
);
defparam n4955_s0.ALU_MODE=3;
  ALU n4956_s0 (
    .SUM(n4956_1_SUM),
    .COUT(n4956_3),
    .I0(soclinux_sdram_bankmachine2_row[6]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n4955_3) 
);
defparam n4956_s0.ALU_MODE=3;
  ALU n4957_s0 (
    .SUM(n4957_1_SUM),
    .COUT(n4957_3),
    .I0(soclinux_sdram_bankmachine2_row[7]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n4956_3) 
);
defparam n4957_s0.ALU_MODE=3;
  ALU n4958_s0 (
    .SUM(n4958_1_SUM),
    .COUT(n4958_3),
    .I0(soclinux_sdram_bankmachine2_row[8]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n4957_3) 
);
defparam n4958_s0.ALU_MODE=3;
  ALU n4959_s0 (
    .SUM(n4959_1_SUM),
    .COUT(n4959_3),
    .I0(soclinux_sdram_bankmachine2_row[9]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n4958_3) 
);
defparam n4959_s0.ALU_MODE=3;
  ALU n4960_s0 (
    .SUM(n4960_1_SUM),
    .COUT(n4960_3),
    .I0(soclinux_sdram_bankmachine2_row[10]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n4959_3) 
);
defparam n4960_s0.ALU_MODE=3;
  ALU n4961_s0 (
    .SUM(n4961_1_SUM),
    .COUT(n4961_3),
    .I0(soclinux_sdram_bankmachine2_row[11]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n4960_3) 
);
defparam n4961_s0.ALU_MODE=3;
  ALU n4962_s0 (
    .SUM(n4962_1_SUM),
    .COUT(n4962_3),
    .I0(soclinux_sdram_bankmachine2_row[12]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n4961_3) 
);
defparam n4962_s0.ALU_MODE=3;
  ALU n4987_s0 (
    .SUM(n4987_1_SUM),
    .COUT(n4987_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4987_s0.ALU_MODE=3;
  ALU n4988_s0 (
    .SUM(n4988_1_SUM),
    .COUT(n4988_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n4987_3) 
);
defparam n4988_s0.ALU_MODE=3;
  ALU n4989_s0 (
    .SUM(n4989_1_SUM),
    .COUT(n4989_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n4988_3) 
);
defparam n4989_s0.ALU_MODE=3;
  ALU n4990_s0 (
    .SUM(n4990_1_SUM),
    .COUT(n4990_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n4989_3) 
);
defparam n4990_s0.ALU_MODE=3;
  ALU n4991_s0 (
    .SUM(n4991_1_SUM),
    .COUT(n4991_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n4990_3) 
);
defparam n4991_s0.ALU_MODE=3;
  ALU n4992_s0 (
    .SUM(n4992_1_SUM),
    .COUT(n4992_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n4991_3) 
);
defparam n4992_s0.ALU_MODE=3;
  ALU n4993_s0 (
    .SUM(n4993_1_SUM),
    .COUT(n4993_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n4992_3) 
);
defparam n4993_s0.ALU_MODE=3;
  ALU n4994_s0 (
    .SUM(n4994_1_SUM),
    .COUT(n4994_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n4993_3) 
);
defparam n4994_s0.ALU_MODE=3;
  ALU n4995_s0 (
    .SUM(n4995_1_SUM),
    .COUT(n4995_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n4994_3) 
);
defparam n4995_s0.ALU_MODE=3;
  ALU n4996_s0 (
    .SUM(n4996_1_SUM),
    .COUT(n4996_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n4995_3) 
);
defparam n4996_s0.ALU_MODE=3;
  ALU n4997_s0 (
    .SUM(n4997_1_SUM),
    .COUT(n4997_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n4996_3) 
);
defparam n4997_s0.ALU_MODE=3;
  ALU n4998_s0 (
    .SUM(n4998_1_SUM),
    .COUT(n4998_3),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n4997_3) 
);
defparam n4998_s0.ALU_MODE=3;
  ALU n4999_s0 (
    .SUM(n4999_1_SUM),
    .COUT(n5000_2),
    .I0(soclinux_sdram_bankmachine2_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n4998_3) 
);
defparam n4999_s0.ALU_MODE=3;
  ALU n5355_s0 (
    .SUM(n5355_1_SUM),
    .COUT(n5355_3),
    .I0(soclinux_sdram_bankmachine3_row[0]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5355_s0.ALU_MODE=3;
  ALU n5356_s0 (
    .SUM(n5356_1_SUM),
    .COUT(n5356_3),
    .I0(soclinux_sdram_bankmachine3_row[1]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n5355_3) 
);
defparam n5356_s0.ALU_MODE=3;
  ALU n5357_s0 (
    .SUM(n5357_1_SUM),
    .COUT(n5357_3),
    .I0(soclinux_sdram_bankmachine3_row[2]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n5356_3) 
);
defparam n5357_s0.ALU_MODE=3;
  ALU n5358_s0 (
    .SUM(n5358_1_SUM),
    .COUT(n5358_3),
    .I0(soclinux_sdram_bankmachine3_row[3]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n5357_3) 
);
defparam n5358_s0.ALU_MODE=3;
  ALU n5359_s0 (
    .SUM(n5359_1_SUM),
    .COUT(n5359_3),
    .I0(soclinux_sdram_bankmachine3_row[4]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n5358_3) 
);
defparam n5359_s0.ALU_MODE=3;
  ALU n5360_s0 (
    .SUM(n5360_1_SUM),
    .COUT(n5360_3),
    .I0(soclinux_sdram_bankmachine3_row[5]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n5359_3) 
);
defparam n5360_s0.ALU_MODE=3;
  ALU n5361_s0 (
    .SUM(n5361_1_SUM),
    .COUT(n5361_3),
    .I0(soclinux_sdram_bankmachine3_row[6]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n5360_3) 
);
defparam n5361_s0.ALU_MODE=3;
  ALU n5362_s0 (
    .SUM(n5362_1_SUM),
    .COUT(n5362_3),
    .I0(soclinux_sdram_bankmachine3_row[7]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n5361_3) 
);
defparam n5362_s0.ALU_MODE=3;
  ALU n5363_s0 (
    .SUM(n5363_1_SUM),
    .COUT(n5363_3),
    .I0(soclinux_sdram_bankmachine3_row[8]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n5362_3) 
);
defparam n5363_s0.ALU_MODE=3;
  ALU n5364_s0 (
    .SUM(n5364_1_SUM),
    .COUT(n5364_3),
    .I0(soclinux_sdram_bankmachine3_row[9]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n5363_3) 
);
defparam n5364_s0.ALU_MODE=3;
  ALU n5365_s0 (
    .SUM(n5365_1_SUM),
    .COUT(n5365_3),
    .I0(soclinux_sdram_bankmachine3_row[10]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n5364_3) 
);
defparam n5365_s0.ALU_MODE=3;
  ALU n5366_s0 (
    .SUM(n5366_1_SUM),
    .COUT(n5366_3),
    .I0(soclinux_sdram_bankmachine3_row[11]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n5365_3) 
);
defparam n5366_s0.ALU_MODE=3;
  ALU n5367_s0 (
    .SUM(n5367_1_SUM),
    .COUT(n5367_3),
    .I0(soclinux_sdram_bankmachine3_row[12]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n5366_3) 
);
defparam n5367_s0.ALU_MODE=3;
  ALU n5392_s0 (
    .SUM(n5392_1_SUM),
    .COUT(n5392_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5392_s0.ALU_MODE=3;
  ALU n5393_s0 (
    .SUM(n5393_1_SUM),
    .COUT(n5393_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n5392_3) 
);
defparam n5393_s0.ALU_MODE=3;
  ALU n5394_s0 (
    .SUM(n5394_1_SUM),
    .COUT(n5394_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n5393_3) 
);
defparam n5394_s0.ALU_MODE=3;
  ALU n5395_s0 (
    .SUM(n5395_1_SUM),
    .COUT(n5395_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n5394_3) 
);
defparam n5395_s0.ALU_MODE=3;
  ALU n5396_s0 (
    .SUM(n5396_1_SUM),
    .COUT(n5396_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n5395_3) 
);
defparam n5396_s0.ALU_MODE=3;
  ALU n5397_s0 (
    .SUM(n5397_1_SUM),
    .COUT(n5397_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n5396_3) 
);
defparam n5397_s0.ALU_MODE=3;
  ALU n5398_s0 (
    .SUM(n5398_1_SUM),
    .COUT(n5398_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n5397_3) 
);
defparam n5398_s0.ALU_MODE=3;
  ALU n5399_s0 (
    .SUM(n5399_1_SUM),
    .COUT(n5399_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n5398_3) 
);
defparam n5399_s0.ALU_MODE=3;
  ALU n5400_s0 (
    .SUM(n5400_1_SUM),
    .COUT(n5400_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n5399_3) 
);
defparam n5400_s0.ALU_MODE=3;
  ALU n5401_s0 (
    .SUM(n5401_1_SUM),
    .COUT(n5401_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n5400_3) 
);
defparam n5401_s0.ALU_MODE=3;
  ALU n5402_s0 (
    .SUM(n5402_1_SUM),
    .COUT(n5402_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n5401_3) 
);
defparam n5402_s0.ALU_MODE=3;
  ALU n5403_s0 (
    .SUM(n5403_1_SUM),
    .COUT(n5403_3),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n5402_3) 
);
defparam n5403_s0.ALU_MODE=3;
  ALU n5404_s0 (
    .SUM(n5404_1_SUM),
    .COUT(n5405_2),
    .I0(soclinux_sdram_bankmachine3_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n5403_3) 
);
defparam n5404_s0.ALU_MODE=3;
  ALU n5760_s0 (
    .SUM(n5760_1_SUM),
    .COUT(n5760_3),
    .I0(soclinux_sdram_bankmachine4_row[0]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5760_s0.ALU_MODE=3;
  ALU n5761_s0 (
    .SUM(n5761_1_SUM),
    .COUT(n5761_3),
    .I0(soclinux_sdram_bankmachine4_row[1]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n5760_3) 
);
defparam n5761_s0.ALU_MODE=3;
  ALU n5762_s0 (
    .SUM(n5762_1_SUM),
    .COUT(n5762_3),
    .I0(soclinux_sdram_bankmachine4_row[2]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n5761_3) 
);
defparam n5762_s0.ALU_MODE=3;
  ALU n5763_s0 (
    .SUM(n5763_1_SUM),
    .COUT(n5763_3),
    .I0(soclinux_sdram_bankmachine4_row[3]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n5762_3) 
);
defparam n5763_s0.ALU_MODE=3;
  ALU n5764_s0 (
    .SUM(n5764_1_SUM),
    .COUT(n5764_3),
    .I0(soclinux_sdram_bankmachine4_row[4]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n5763_3) 
);
defparam n5764_s0.ALU_MODE=3;
  ALU n5765_s0 (
    .SUM(n5765_1_SUM),
    .COUT(n5765_3),
    .I0(soclinux_sdram_bankmachine4_row[5]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n5764_3) 
);
defparam n5765_s0.ALU_MODE=3;
  ALU n5766_s0 (
    .SUM(n5766_1_SUM),
    .COUT(n5766_3),
    .I0(soclinux_sdram_bankmachine4_row[6]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n5765_3) 
);
defparam n5766_s0.ALU_MODE=3;
  ALU n5767_s0 (
    .SUM(n5767_1_SUM),
    .COUT(n5767_3),
    .I0(soclinux_sdram_bankmachine4_row[7]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n5766_3) 
);
defparam n5767_s0.ALU_MODE=3;
  ALU n5768_s0 (
    .SUM(n5768_1_SUM),
    .COUT(n5768_3),
    .I0(soclinux_sdram_bankmachine4_row[8]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n5767_3) 
);
defparam n5768_s0.ALU_MODE=3;
  ALU n5769_s0 (
    .SUM(n5769_1_SUM),
    .COUT(n5769_3),
    .I0(soclinux_sdram_bankmachine4_row[9]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n5768_3) 
);
defparam n5769_s0.ALU_MODE=3;
  ALU n5770_s0 (
    .SUM(n5770_1_SUM),
    .COUT(n5770_3),
    .I0(soclinux_sdram_bankmachine4_row[10]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n5769_3) 
);
defparam n5770_s0.ALU_MODE=3;
  ALU n5771_s0 (
    .SUM(n5771_1_SUM),
    .COUT(n5771_3),
    .I0(soclinux_sdram_bankmachine4_row[11]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n5770_3) 
);
defparam n5771_s0.ALU_MODE=3;
  ALU n5772_s0 (
    .SUM(n5772_1_SUM),
    .COUT(n5772_3),
    .I0(soclinux_sdram_bankmachine4_row[12]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n5771_3) 
);
defparam n5772_s0.ALU_MODE=3;
  ALU n5797_s0 (
    .SUM(n5797_1_SUM),
    .COUT(n5797_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5797_s0.ALU_MODE=3;
  ALU n5798_s0 (
    .SUM(n5798_1_SUM),
    .COUT(n5798_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n5797_3) 
);
defparam n5798_s0.ALU_MODE=3;
  ALU n5799_s0 (
    .SUM(n5799_1_SUM),
    .COUT(n5799_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n5798_3) 
);
defparam n5799_s0.ALU_MODE=3;
  ALU n5800_s0 (
    .SUM(n5800_1_SUM),
    .COUT(n5800_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n5799_3) 
);
defparam n5800_s0.ALU_MODE=3;
  ALU n5801_s0 (
    .SUM(n5801_1_SUM),
    .COUT(n5801_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n5800_3) 
);
defparam n5801_s0.ALU_MODE=3;
  ALU n5802_s0 (
    .SUM(n5802_1_SUM),
    .COUT(n5802_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n5801_3) 
);
defparam n5802_s0.ALU_MODE=3;
  ALU n5803_s0 (
    .SUM(n5803_1_SUM),
    .COUT(n5803_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n5802_3) 
);
defparam n5803_s0.ALU_MODE=3;
  ALU n5804_s0 (
    .SUM(n5804_1_SUM),
    .COUT(n5804_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n5803_3) 
);
defparam n5804_s0.ALU_MODE=3;
  ALU n5805_s0 (
    .SUM(n5805_1_SUM),
    .COUT(n5805_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n5804_3) 
);
defparam n5805_s0.ALU_MODE=3;
  ALU n5806_s0 (
    .SUM(n5806_1_SUM),
    .COUT(n5806_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n5805_3) 
);
defparam n5806_s0.ALU_MODE=3;
  ALU n5807_s0 (
    .SUM(n5807_1_SUM),
    .COUT(n5807_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n5806_3) 
);
defparam n5807_s0.ALU_MODE=3;
  ALU n5808_s0 (
    .SUM(n5808_1_SUM),
    .COUT(n5808_3),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n5807_3) 
);
defparam n5808_s0.ALU_MODE=3;
  ALU n5809_s0 (
    .SUM(n5809_1_SUM),
    .COUT(n5810_2),
    .I0(soclinux_sdram_bankmachine4_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n5808_3) 
);
defparam n5809_s0.ALU_MODE=3;
  ALU n6165_s0 (
    .SUM(n6165_1_SUM),
    .COUT(n6165_3),
    .I0(soclinux_sdram_bankmachine5_row[0]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6165_s0.ALU_MODE=3;
  ALU n6166_s0 (
    .SUM(n6166_1_SUM),
    .COUT(n6166_3),
    .I0(soclinux_sdram_bankmachine5_row[1]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6165_3) 
);
defparam n6166_s0.ALU_MODE=3;
  ALU n6167_s0 (
    .SUM(n6167_1_SUM),
    .COUT(n6167_3),
    .I0(soclinux_sdram_bankmachine5_row[2]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6166_3) 
);
defparam n6167_s0.ALU_MODE=3;
  ALU n6168_s0 (
    .SUM(n6168_1_SUM),
    .COUT(n6168_3),
    .I0(soclinux_sdram_bankmachine5_row[3]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6167_3) 
);
defparam n6168_s0.ALU_MODE=3;
  ALU n6169_s0 (
    .SUM(n6169_1_SUM),
    .COUT(n6169_3),
    .I0(soclinux_sdram_bankmachine5_row[4]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6168_3) 
);
defparam n6169_s0.ALU_MODE=3;
  ALU n6170_s0 (
    .SUM(n6170_1_SUM),
    .COUT(n6170_3),
    .I0(soclinux_sdram_bankmachine5_row[5]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6169_3) 
);
defparam n6170_s0.ALU_MODE=3;
  ALU n6171_s0 (
    .SUM(n6171_1_SUM),
    .COUT(n6171_3),
    .I0(soclinux_sdram_bankmachine5_row[6]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6170_3) 
);
defparam n6171_s0.ALU_MODE=3;
  ALU n6172_s0 (
    .SUM(n6172_1_SUM),
    .COUT(n6172_3),
    .I0(soclinux_sdram_bankmachine5_row[7]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6171_3) 
);
defparam n6172_s0.ALU_MODE=3;
  ALU n6173_s0 (
    .SUM(n6173_1_SUM),
    .COUT(n6173_3),
    .I0(soclinux_sdram_bankmachine5_row[8]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6172_3) 
);
defparam n6173_s0.ALU_MODE=3;
  ALU n6174_s0 (
    .SUM(n6174_1_SUM),
    .COUT(n6174_3),
    .I0(soclinux_sdram_bankmachine5_row[9]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6173_3) 
);
defparam n6174_s0.ALU_MODE=3;
  ALU n6175_s0 (
    .SUM(n6175_1_SUM),
    .COUT(n6175_3),
    .I0(soclinux_sdram_bankmachine5_row[10]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6174_3) 
);
defparam n6175_s0.ALU_MODE=3;
  ALU n6176_s0 (
    .SUM(n6176_1_SUM),
    .COUT(n6176_3),
    .I0(soclinux_sdram_bankmachine5_row[11]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6175_3) 
);
defparam n6176_s0.ALU_MODE=3;
  ALU n6177_s0 (
    .SUM(n6177_1_SUM),
    .COUT(n6177_3),
    .I0(soclinux_sdram_bankmachine5_row[12]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6176_3) 
);
defparam n6177_s0.ALU_MODE=3;
  ALU n6202_s0 (
    .SUM(n6202_1_SUM),
    .COUT(n6202_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6202_s0.ALU_MODE=3;
  ALU n6203_s0 (
    .SUM(n6203_1_SUM),
    .COUT(n6203_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6202_3) 
);
defparam n6203_s0.ALU_MODE=3;
  ALU n6204_s0 (
    .SUM(n6204_1_SUM),
    .COUT(n6204_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6203_3) 
);
defparam n6204_s0.ALU_MODE=3;
  ALU n6205_s0 (
    .SUM(n6205_1_SUM),
    .COUT(n6205_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6204_3) 
);
defparam n6205_s0.ALU_MODE=3;
  ALU n6206_s0 (
    .SUM(n6206_1_SUM),
    .COUT(n6206_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6205_3) 
);
defparam n6206_s0.ALU_MODE=3;
  ALU n6207_s0 (
    .SUM(n6207_1_SUM),
    .COUT(n6207_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6206_3) 
);
defparam n6207_s0.ALU_MODE=3;
  ALU n6208_s0 (
    .SUM(n6208_1_SUM),
    .COUT(n6208_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6207_3) 
);
defparam n6208_s0.ALU_MODE=3;
  ALU n6209_s0 (
    .SUM(n6209_1_SUM),
    .COUT(n6209_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6208_3) 
);
defparam n6209_s0.ALU_MODE=3;
  ALU n6210_s0 (
    .SUM(n6210_1_SUM),
    .COUT(n6210_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6209_3) 
);
defparam n6210_s0.ALU_MODE=3;
  ALU n6211_s0 (
    .SUM(n6211_1_SUM),
    .COUT(n6211_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6210_3) 
);
defparam n6211_s0.ALU_MODE=3;
  ALU n6212_s0 (
    .SUM(n6212_1_SUM),
    .COUT(n6212_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6211_3) 
);
defparam n6212_s0.ALU_MODE=3;
  ALU n6213_s0 (
    .SUM(n6213_1_SUM),
    .COUT(n6213_3),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6212_3) 
);
defparam n6213_s0.ALU_MODE=3;
  ALU n6214_s0 (
    .SUM(n6214_1_SUM),
    .COUT(n6215_2),
    .I0(soclinux_sdram_bankmachine5_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6213_3) 
);
defparam n6214_s0.ALU_MODE=3;
  ALU n6570_s0 (
    .SUM(n6570_1_SUM),
    .COUT(n6570_3),
    .I0(soclinux_sdram_bankmachine6_row[0]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6570_s0.ALU_MODE=3;
  ALU n6571_s0 (
    .SUM(n6571_1_SUM),
    .COUT(n6571_3),
    .I0(soclinux_sdram_bankmachine6_row[1]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6570_3) 
);
defparam n6571_s0.ALU_MODE=3;
  ALU n6572_s0 (
    .SUM(n6572_1_SUM),
    .COUT(n6572_3),
    .I0(soclinux_sdram_bankmachine6_row[2]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6571_3) 
);
defparam n6572_s0.ALU_MODE=3;
  ALU n6573_s0 (
    .SUM(n6573_1_SUM),
    .COUT(n6573_3),
    .I0(soclinux_sdram_bankmachine6_row[3]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6572_3) 
);
defparam n6573_s0.ALU_MODE=3;
  ALU n6574_s0 (
    .SUM(n6574_1_SUM),
    .COUT(n6574_3),
    .I0(soclinux_sdram_bankmachine6_row[4]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6573_3) 
);
defparam n6574_s0.ALU_MODE=3;
  ALU n6575_s0 (
    .SUM(n6575_1_SUM),
    .COUT(n6575_3),
    .I0(soclinux_sdram_bankmachine6_row[5]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6574_3) 
);
defparam n6575_s0.ALU_MODE=3;
  ALU n6576_s0 (
    .SUM(n6576_1_SUM),
    .COUT(n6576_3),
    .I0(soclinux_sdram_bankmachine6_row[6]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6575_3) 
);
defparam n6576_s0.ALU_MODE=3;
  ALU n6577_s0 (
    .SUM(n6577_1_SUM),
    .COUT(n6577_3),
    .I0(soclinux_sdram_bankmachine6_row[7]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6576_3) 
);
defparam n6577_s0.ALU_MODE=3;
  ALU n6578_s0 (
    .SUM(n6578_1_SUM),
    .COUT(n6578_3),
    .I0(soclinux_sdram_bankmachine6_row[8]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6577_3) 
);
defparam n6578_s0.ALU_MODE=3;
  ALU n6579_s0 (
    .SUM(n6579_1_SUM),
    .COUT(n6579_3),
    .I0(soclinux_sdram_bankmachine6_row[9]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6578_3) 
);
defparam n6579_s0.ALU_MODE=3;
  ALU n6580_s0 (
    .SUM(n6580_1_SUM),
    .COUT(n6580_3),
    .I0(soclinux_sdram_bankmachine6_row[10]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6579_3) 
);
defparam n6580_s0.ALU_MODE=3;
  ALU n6581_s0 (
    .SUM(n6581_1_SUM),
    .COUT(n6581_3),
    .I0(soclinux_sdram_bankmachine6_row[11]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6580_3) 
);
defparam n6581_s0.ALU_MODE=3;
  ALU n6582_s0 (
    .SUM(n6582_1_SUM),
    .COUT(n6582_3),
    .I0(soclinux_sdram_bankmachine6_row[12]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6581_3) 
);
defparam n6582_s0.ALU_MODE=3;
  ALU n6607_s0 (
    .SUM(n6607_1_SUM),
    .COUT(n6607_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6607_s0.ALU_MODE=3;
  ALU n6608_s0 (
    .SUM(n6608_1_SUM),
    .COUT(n6608_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6607_3) 
);
defparam n6608_s0.ALU_MODE=3;
  ALU n6609_s0 (
    .SUM(n6609_1_SUM),
    .COUT(n6609_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6608_3) 
);
defparam n6609_s0.ALU_MODE=3;
  ALU n6610_s0 (
    .SUM(n6610_1_SUM),
    .COUT(n6610_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6609_3) 
);
defparam n6610_s0.ALU_MODE=3;
  ALU n6611_s0 (
    .SUM(n6611_1_SUM),
    .COUT(n6611_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6610_3) 
);
defparam n6611_s0.ALU_MODE=3;
  ALU n6612_s0 (
    .SUM(n6612_1_SUM),
    .COUT(n6612_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6611_3) 
);
defparam n6612_s0.ALU_MODE=3;
  ALU n6613_s0 (
    .SUM(n6613_1_SUM),
    .COUT(n6613_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6612_3) 
);
defparam n6613_s0.ALU_MODE=3;
  ALU n6614_s0 (
    .SUM(n6614_1_SUM),
    .COUT(n6614_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6613_3) 
);
defparam n6614_s0.ALU_MODE=3;
  ALU n6615_s0 (
    .SUM(n6615_1_SUM),
    .COUT(n6615_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6614_3) 
);
defparam n6615_s0.ALU_MODE=3;
  ALU n6616_s0 (
    .SUM(n6616_1_SUM),
    .COUT(n6616_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6615_3) 
);
defparam n6616_s0.ALU_MODE=3;
  ALU n6617_s0 (
    .SUM(n6617_1_SUM),
    .COUT(n6617_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6616_3) 
);
defparam n6617_s0.ALU_MODE=3;
  ALU n6618_s0 (
    .SUM(n6618_1_SUM),
    .COUT(n6618_3),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6617_3) 
);
defparam n6618_s0.ALU_MODE=3;
  ALU n6619_s0 (
    .SUM(n6619_1_SUM),
    .COUT(n6620_2),
    .I0(soclinux_sdram_bankmachine6_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6618_3) 
);
defparam n6619_s0.ALU_MODE=3;
  ALU n6975_s0 (
    .SUM(n6975_1_SUM),
    .COUT(n6975_3),
    .I0(soclinux_sdram_bankmachine7_row[0]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6975_s0.ALU_MODE=3;
  ALU n6976_s0 (
    .SUM(n6976_1_SUM),
    .COUT(n6976_3),
    .I0(soclinux_sdram_bankmachine7_row[1]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6975_3) 
);
defparam n6976_s0.ALU_MODE=3;
  ALU n6977_s0 (
    .SUM(n6977_1_SUM),
    .COUT(n6977_3),
    .I0(soclinux_sdram_bankmachine7_row[2]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6976_3) 
);
defparam n6977_s0.ALU_MODE=3;
  ALU n6978_s0 (
    .SUM(n6978_1_SUM),
    .COUT(n6978_3),
    .I0(soclinux_sdram_bankmachine7_row[3]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6977_3) 
);
defparam n6978_s0.ALU_MODE=3;
  ALU n6979_s0 (
    .SUM(n6979_1_SUM),
    .COUT(n6979_3),
    .I0(soclinux_sdram_bankmachine7_row[4]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6978_3) 
);
defparam n6979_s0.ALU_MODE=3;
  ALU n6980_s0 (
    .SUM(n6980_1_SUM),
    .COUT(n6980_3),
    .I0(soclinux_sdram_bankmachine7_row[5]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6979_3) 
);
defparam n6980_s0.ALU_MODE=3;
  ALU n6981_s0 (
    .SUM(n6981_1_SUM),
    .COUT(n6981_3),
    .I0(soclinux_sdram_bankmachine7_row[6]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6980_3) 
);
defparam n6981_s0.ALU_MODE=3;
  ALU n6982_s0 (
    .SUM(n6982_1_SUM),
    .COUT(n6982_3),
    .I0(soclinux_sdram_bankmachine7_row[7]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6981_3) 
);
defparam n6982_s0.ALU_MODE=3;
  ALU n6983_s0 (
    .SUM(n6983_1_SUM),
    .COUT(n6983_3),
    .I0(soclinux_sdram_bankmachine7_row[8]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6982_3) 
);
defparam n6983_s0.ALU_MODE=3;
  ALU n6984_s0 (
    .SUM(n6984_1_SUM),
    .COUT(n6984_3),
    .I0(soclinux_sdram_bankmachine7_row[9]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6983_3) 
);
defparam n6984_s0.ALU_MODE=3;
  ALU n6985_s0 (
    .SUM(n6985_1_SUM),
    .COUT(n6985_3),
    .I0(soclinux_sdram_bankmachine7_row[10]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6984_3) 
);
defparam n6985_s0.ALU_MODE=3;
  ALU n6986_s0 (
    .SUM(n6986_1_SUM),
    .COUT(n6986_3),
    .I0(soclinux_sdram_bankmachine7_row[11]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6985_3) 
);
defparam n6986_s0.ALU_MODE=3;
  ALU n6987_s0 (
    .SUM(n6987_1_SUM),
    .COUT(n6987_3),
    .I0(soclinux_sdram_bankmachine7_row[12]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6986_3) 
);
defparam n6987_s0.ALU_MODE=3;
  ALU n7012_s0 (
    .SUM(n7012_1_SUM),
    .COUT(n7012_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[8]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7012_s0.ALU_MODE=3;
  ALU n7013_s0 (
    .SUM(n7013_1_SUM),
    .COUT(n7013_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[9]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7012_3) 
);
defparam n7013_s0.ALU_MODE=3;
  ALU n7014_s0 (
    .SUM(n7014_1_SUM),
    .COUT(n7014_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[10]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7013_3) 
);
defparam n7014_s0.ALU_MODE=3;
  ALU n7015_s0 (
    .SUM(n7015_1_SUM),
    .COUT(n7015_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[11]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7014_3) 
);
defparam n7015_s0.ALU_MODE=3;
  ALU n7016_s0 (
    .SUM(n7016_1_SUM),
    .COUT(n7016_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[12]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7015_3) 
);
defparam n7016_s0.ALU_MODE=3;
  ALU n7017_s0 (
    .SUM(n7017_1_SUM),
    .COUT(n7017_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[13]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7016_3) 
);
defparam n7017_s0.ALU_MODE=3;
  ALU n7018_s0 (
    .SUM(n7018_1_SUM),
    .COUT(n7018_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[14]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7017_3) 
);
defparam n7018_s0.ALU_MODE=3;
  ALU n7019_s0 (
    .SUM(n7019_1_SUM),
    .COUT(n7019_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[15]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7018_3) 
);
defparam n7019_s0.ALU_MODE=3;
  ALU n7020_s0 (
    .SUM(n7020_1_SUM),
    .COUT(n7020_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[16]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7019_3) 
);
defparam n7020_s0.ALU_MODE=3;
  ALU n7021_s0 (
    .SUM(n7021_1_SUM),
    .COUT(n7021_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[17]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7020_3) 
);
defparam n7021_s0.ALU_MODE=3;
  ALU n7022_s0 (
    .SUM(n7022_1_SUM),
    .COUT(n7022_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[18]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7021_3) 
);
defparam n7022_s0.ALU_MODE=3;
  ALU n7023_s0 (
    .SUM(n7023_1_SUM),
    .COUT(n7023_3),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[19]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7022_3) 
);
defparam n7023_s0.ALU_MODE=3;
  ALU n7024_s0 (
    .SUM(n7024_1_SUM),
    .COUT(n7025_2),
    .I0(soclinux_sdram_bankmachine7_rdport_dat_r[20]),
    .I1(soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7023_3) 
);
defparam n7024_s0.ALU_MODE=3;
  ALU n9466_s0 (
    .SUM(n9466_1_SUM),
    .COUT(n9466_3),
    .I0(\tag_mem_DOL_0_G[0]_2 ),
    .I1(soclinux_pbus_adr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9466_s0.ALU_MODE=3;
  ALU n9467_s0 (
    .SUM(n9467_1_SUM),
    .COUT(n9467_3),
    .I0(\tag_mem_DOL_1_G[0]_2 ),
    .I1(soclinux_pbus_adr[8]),
    .I3(GND),
    .CIN(n9466_3) 
);
defparam n9467_s0.ALU_MODE=3;
  ALU n9468_s0 (
    .SUM(n9468_1_SUM),
    .COUT(n9468_3),
    .I0(\tag_mem_DOL_2_G[0]_2 ),
    .I1(soclinux_pbus_adr[9]),
    .I3(GND),
    .CIN(n9467_3) 
);
defparam n9468_s0.ALU_MODE=3;
  ALU n9469_s0 (
    .SUM(n9469_1_SUM),
    .COUT(n9469_3),
    .I0(\tag_mem_DOL_3_G[0]_2 ),
    .I1(soclinux_pbus_adr[10]),
    .I3(GND),
    .CIN(n9468_3) 
);
defparam n9469_s0.ALU_MODE=3;
  ALU n9470_s0 (
    .SUM(n9470_1_SUM),
    .COUT(n9470_3),
    .I0(\tag_mem_DOL_4_G[0]_2 ),
    .I1(soclinux_pbus_adr[11]),
    .I3(GND),
    .CIN(n9469_3) 
);
defparam n9470_s0.ALU_MODE=3;
  ALU n9471_s0 (
    .SUM(n9471_1_SUM),
    .COUT(n9471_3),
    .I0(\tag_mem_DOL_5_G[0]_2 ),
    .I1(soclinux_pbus_adr[12]),
    .I3(GND),
    .CIN(n9470_3) 
);
defparam n9471_s0.ALU_MODE=3;
  ALU n9472_s0 (
    .SUM(n9472_1_SUM),
    .COUT(n9472_3),
    .I0(\tag_mem_DOL_6_G[0]_2 ),
    .I1(soclinux_pbus_adr[13]),
    .I3(GND),
    .CIN(n9471_3) 
);
defparam n9472_s0.ALU_MODE=3;
  ALU n9473_s0 (
    .SUM(n9473_1_SUM),
    .COUT(n9473_3),
    .I0(\tag_mem_DOL_7_G[0]_2 ),
    .I1(soclinux_pbus_adr[14]),
    .I3(GND),
    .CIN(n9472_3) 
);
defparam n9473_s0.ALU_MODE=3;
  ALU n9474_s0 (
    .SUM(n9474_1_SUM),
    .COUT(n9474_3),
    .I0(\tag_mem_DOL_8_G[0]_2 ),
    .I1(soclinux_pbus_adr[15]),
    .I3(GND),
    .CIN(n9473_3) 
);
defparam n9474_s0.ALU_MODE=3;
  ALU n9475_s0 (
    .SUM(n9475_1_SUM),
    .COUT(n9475_3),
    .I0(\tag_mem_DOL_9_G[0]_2 ),
    .I1(soclinux_pbus_adr[16]),
    .I3(GND),
    .CIN(n9474_3) 
);
defparam n9475_s0.ALU_MODE=3;
  ALU n9476_s0 (
    .SUM(n9476_1_SUM),
    .COUT(n9476_3),
    .I0(\tag_mem_DOL_10_G[0]_2 ),
    .I1(soclinux_pbus_adr[17]),
    .I3(GND),
    .CIN(n9475_3) 
);
defparam n9476_s0.ALU_MODE=3;
  ALU n9477_s0 (
    .SUM(n9477_1_SUM),
    .COUT(n9477_3),
    .I0(\tag_mem_DOL_11_G[0]_2 ),
    .I1(soclinux_pbus_adr[18]),
    .I3(GND),
    .CIN(n9476_3) 
);
defparam n9477_s0.ALU_MODE=3;
  ALU n9478_s0 (
    .SUM(n9478_1_SUM),
    .COUT(n9478_3),
    .I0(\tag_mem_DOL_12_G[0]_2 ),
    .I1(soclinux_pbus_adr[19]),
    .I3(GND),
    .CIN(n9477_3) 
);
defparam n9478_s0.ALU_MODE=3;
  ALU n9479_s0 (
    .SUM(n9479_1_SUM),
    .COUT(n9479_3),
    .I0(\tag_mem_DOL_13_G[0]_2 ),
    .I1(soclinux_pbus_adr[20]),
    .I3(GND),
    .CIN(n9478_3) 
);
defparam n9479_s0.ALU_MODE=3;
  ALU n9480_s0 (
    .SUM(n9480_1_SUM),
    .COUT(n9480_3),
    .I0(\tag_mem_DOL_14_G[0]_2 ),
    .I1(soclinux_pbus_adr[21]),
    .I3(GND),
    .CIN(n9479_3) 
);
defparam n9480_s0.ALU_MODE=3;
  ALU n9481_s0 (
    .SUM(n9481_1_SUM),
    .COUT(n9481_3),
    .I0(\tag_mem_DOL_15_G[0]_2 ),
    .I1(soclinux_pbus_adr[22]),
    .I3(GND),
    .CIN(n9480_3) 
);
defparam n9481_s0.ALU_MODE=3;
  ALU n9482_s0 (
    .SUM(n9482_1_SUM),
    .COUT(n9482_3),
    .I0(\tag_mem_DOL_16_G[0]_2 ),
    .I1(soclinux_pbus_adr[23]),
    .I3(GND),
    .CIN(n9481_3) 
);
defparam n9482_s0.ALU_MODE=3;
  ALU n9483_s0 (
    .SUM(n9483_1_SUM),
    .COUT(n9483_3),
    .I0(\tag_mem_DOL_17_G[0]_2 ),
    .I1(soclinux_pbus_adr[24]),
    .I3(GND),
    .CIN(n9482_3) 
);
defparam n9483_s0.ALU_MODE=3;
  ALU n9484_s0 (
    .SUM(n9484_1_SUM),
    .COUT(n9484_3),
    .I0(\tag_mem_DOL_18_G[0]_2 ),
    .I1(soclinux_pbus_adr[25]),
    .I3(GND),
    .CIN(n9483_3) 
);
defparam n9484_s0.ALU_MODE=3;
  ALU n9485_s0 (
    .SUM(n9485_1_SUM),
    .COUT(n9485_3),
    .I0(\tag_mem_DOL_19_G[0]_2 ),
    .I1(soclinux_pbus_adr[26]),
    .I3(GND),
    .CIN(n9484_3) 
);
defparam n9485_s0.ALU_MODE=3;
  ALU n9486_s0 (
    .SUM(n9486_1_SUM),
    .COUT(n9486_3),
    .I0(\tag_mem_DOL_20_G[0]_2 ),
    .I1(soclinux_pbus_adr[27]),
    .I3(GND),
    .CIN(n9485_3) 
);
defparam n9486_s0.ALU_MODE=3;
  ALU n9487_s0 (
    .SUM(n9487_1_SUM),
    .COUT(n9487_3),
    .I0(\tag_mem_DOL_21_G[0]_2 ),
    .I1(soclinux_pbus_adr[28]),
    .I3(GND),
    .CIN(n9486_3) 
);
defparam n9487_s0.ALU_MODE=3;
  ALU n9488_s0 (
    .SUM(n9488_1_SUM),
    .COUT(n9488_3),
    .I0(\tag_mem_DOL_22_G[0]_2 ),
    .I1(soclinux_pbus_adr[29]),
    .I3(GND),
    .CIN(n9487_3) 
);
defparam n9488_s0.ALU_MODE=3;
  MUX2_LUT5 builder_sync_f_array_muxed_s22 (
    .O(builder_sync_f_array_muxed_25),
    .I0(builder_sync_f_array_muxed_20),
    .I1(builder_sync_f_array_muxed_21),
    .S0(soclinux_mosi_sel[1]) 
);
  MUX2_LUT5 builder_sync_f_array_muxed_s23 (
    .O(builder_sync_f_array_muxed_27),
    .I0(builder_sync_f_array_muxed_22),
    .I1(builder_sync_f_array_muxed_23),
    .S0(soclinux_mosi_sel[1]) 
);
  MUX2_LUT6 builder_sync_f_array_muxed_s21 (
    .O(builder_sync_f_array_muxed),
    .I0(builder_sync_f_array_muxed_25),
    .I1(builder_sync_f_array_muxed_27),
    .S0(soclinux_mosi_sel[2]) 
);
  MUX2_LUT6 n15789_s48 (
    .O(n15789_54),
    .I0(n15789_56),
    .I1(n15789_58),
    .S0(soclinux_sdram_choose_cmd_grant[2]) 
);
  MUX2_LUT5 n15789_s60 (
    .O(n15789_56),
    .I0(n15639_7),
    .I1(n15789_70),
    .S0(soclinux_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n15789_s61 (
    .O(n15789_58),
    .I0(n15723_7),
    .I1(n15789_62),
    .S0(soclinux_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT6 n15963_s48 (
    .O(n15963_54),
    .I0(n15963_56),
    .I1(n15963_58),
    .S0(soclinux_sdram_choose_req_grant[2]) 
);
  MUX2_LUT5 n15963_s57 (
    .O(n15963_56),
    .I0(n15813_7),
    .I1(n15963_60),
    .S0(soclinux_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n15963_s58 (
    .O(n15963_58),
    .I0(n15897_7),
    .I1(n15963_62),
    .S0(soclinux_sdram_choose_req_grant[1]) 
);
  MUX2_LUT7 n15791_s51 (
    .O(n15791_57),
    .I0(n15791_59),
    .I1(n15791_61),
    .S0(soclinux_sdram_choose_cmd_grant[2]) 
);
  MUX2_LUT6 n15791_s58 (
    .O(n15791_59),
    .I0(n15791_63),
    .I1(n15791_65),
    .S0(soclinux_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT6 n15791_s59 (
    .O(n15791_61),
    .I0(n15791_67),
    .I1(n15791_69),
    .S0(soclinux_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n15791_s60 (
    .O(n15791_63),
    .I0(n15641_8),
    .I1(n15662_7),
    .S0(soclinux_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n15791_s61 (
    .O(n15791_65),
    .I0(n15683_6),
    .I1(n15704_7),
    .S0(soclinux_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n15791_s62 (
    .O(n15791_67),
    .I0(n15725_6),
    .I1(n15746_7),
    .S0(soclinux_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n15791_s63 (
    .O(n15791_69),
    .I0(n15767_6),
    .I1(n15788_7),
    .S0(soclinux_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT7 n15965_s51 (
    .O(n15965_57),
    .I0(n15965_59),
    .I1(n15965_61),
    .S0(soclinux_sdram_choose_req_grant[2]) 
);
  MUX2_LUT6 n15965_s58 (
    .O(n15965_59),
    .I0(n15965_63),
    .I1(n15965_65),
    .S0(soclinux_sdram_choose_req_grant[1]) 
);
  MUX2_LUT6 n15965_s59 (
    .O(n15965_61),
    .I0(n15965_67),
    .I1(n15965_69),
    .S0(soclinux_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n15965_s60 (
    .O(n15965_63),
    .I0(n15815_6),
    .I1(n15836_7),
    .S0(soclinux_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n15965_s61 (
    .O(n15965_65),
    .I0(n15857_6),
    .I1(n15878_7),
    .S0(soclinux_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n15965_s62 (
    .O(n15965_67),
    .I0(n15899_6),
    .I1(n15920_7),
    .S0(soclinux_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n15965_s63 (
    .O(n15965_69),
    .I0(n15941_6),
    .I1(n15962_7),
    .S0(soclinux_sdram_choose_req_grant[0]) 
);
  INV n18715_s2 (
    .O(n18715_6),
    .I(btn_n4_d) 
);
  INV n18716_s2 (
    .O(n18716_6),
    .I(btn_n3_d) 
);
  INV n18717_s2 (
    .O(n18717_6),
    .I(btn_n2_d) 
);
  INV n18718_s2 (
    .O(n18718_6),
    .I(btn_n1_d) 
);
  INV n18719_s2 (
    .O(n18719_6),
    .I(btn_n0_d) 
);
  INV n21019_s2 (
    .O(n21019_6),
    .I(gw2ddrphy_reset1) 
);
  INV n21332_s2 (
    .O(n21332_6),
    .I(gw2ddrphy_update) 
);
  INV n16067_s2 (
    .O(n16067_5),
    .I(leds_chaser[5]) 
);
  INV n13653_s5 (
    .O(n13653_10),
    .I(soclinux_rx_phase[28]) 
);
  INV n14389_s3 (
    .O(n14389_7),
    .I(soclinux_sdram_sequencer_counter[0]) 
);
  INV n13303_s3 (
    .O(n13303_7),
    .I(gw2ddrphy_counter[0]) 
);
  INV n13714_s2 (
    .O(n13714_6),
    .I(soclinux_uart_tx_fifo_produce[0]) 
);
  INV n13723_s2 (
    .O(n13723_6),
    .I(soclinux_uart_tx_fifo_consume[0]) 
);
  INV n13764_s2 (
    .O(n13764_6),
    .I(soclinux_uart_rx_fifo_produce[0]) 
);
  INV n13773_s2 (
    .O(n13773_6),
    .I(soclinux_uart_rx_fifo_consume[0]) 
);
  INV n14675_s2 (
    .O(n14675_6),
    .I(soclinux_sdram_bankmachine1_produce[0]) 
);
  INV n14810_s2 (
    .O(n14810_6),
    .I(soclinux_sdram_bankmachine2_produce[0]) 
);
  INV n14817_s2 (
    .O(n14817_6),
    .I(soclinux_sdram_bankmachine2_consume[0]) 
);
  INV n14945_s2 (
    .O(n14945_6),
    .I(soclinux_sdram_bankmachine3_produce[0]) 
);
  INV n15080_s2 (
    .O(n15080_6),
    .I(soclinux_sdram_bankmachine4_produce[0]) 
);
  INV n15215_s2 (
    .O(n15215_6),
    .I(soclinux_sdram_bankmachine5_produce[0]) 
);
  INV n15350_s2 (
    .O(n15350_6),
    .I(soclinux_sdram_bankmachine6_produce[0]) 
);
  INV n16153_s2 (
    .O(n16153_6),
    .I(soclinux_clk_divider1[0]) 
);
  INV n13364_s2 (
    .O(n13364_7),
    .I(crg_por_count[0]) 
);
  INV n13419_s2 (
    .O(n13419_7),
    .I(builder_count[0]) 
);
  INV n14330_s2 (
    .O(n14330_7),
    .I(soclinux_sdram_timer_count1[0]) 
);
  INV n14432_s2 (
    .O(n14432_7),
    .I(soclinux_sdram_zqcs_timer_count1[0]) 
);
  INV n16092_s2 (
    .O(n16092_7),
    .I(leds_count[0]) 
);
  INV n15114_s1 (
    .O(n15114_5),
    .I(soclinux_sdram_bankmachine4_level[0]) 
);
  INV n15384_s1 (
    .O(n15384_5),
    .I(soclinux_sdram_bankmachine6_level[0]) 
);
  INV soclinux_tx_count_rs232phytx_next_value0_3_s6 (
    .O(soclinux_tx_count_rs232phytx_next_value0_3_12),
    .I(builder_soclinux_rs232phytx_state) 
);
  INV soclinux_rx_count_rs232phyrx_next_value0_3_s5 (
    .O(soclinux_rx_count_rs232phyrx_next_value0_3_10),
    .I(builder_soclinux_rs232phyrx_state) 
);
  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc (
    .sys_clk(sys_clk),
    .soclinux_timer_enable_storage(soclinux_timer_enable_storage),
    .soclinux_timer_zero_pending(soclinux_timer_zero_pending),
    .builder_slave_sel_3_5(builder_slave_sel_3_5),
    .soclinux_uart_rx_pending(soclinux_uart_rx_pending),
    .soclinux_uart_tx_pending(soclinux_uart_tx_pending),
    .builder_slave_sel_1_9(builder_slave_sel_1_9),
    .builder_slave_sel_1_10(builder_slave_sel_1_10),
    .n22443_3(n22443_3),
    .n1276_3(n1276_3),
    .builder_done(builder_done),
    .n1275_3(n1275_3),
    .n1274_3(n1274_3),
    .n1273_3(n1273_3),
    .n1272_3(n1272_3),
    .n1271_3(n1271_3),
    .n1270_3(n1270_3),
    .n1269_3(n1269_3),
    .n1268_3(n1268_3),
    .n1267_3(n1267_3),
    .n1266_3(n1266_3),
    .n1265_3(n1265_3),
    .n1264_3(n1264_3),
    .n1263_3(n1263_3),
    .n1262_3(n1262_3),
    .n1261_3(n1261_3),
    .n1260_3(n1260_3),
    .n1259_3(n1259_3),
    .n1258_3(n1258_3),
    .n1257_3(n1257_3),
    .n1256_3(n1256_3),
    .n1255_3(n1255_3),
    .n1254_3(n1254_3),
    .n1253_3(n1253_3),
    .n1252_3(n1252_3),
    .n1251_3(n1251_3),
    .n1250_3(n1250_3),
    .n1249_3(n1249_3),
    .n1248_3(n1248_3),
    .n1247_3(n1247_3),
    .n1246_3(n1246_3),
    .n1245_3(n1245_3),
    .soclinux_ram_bus_ram_bus_ack(soclinux_ram_bus_ram_bus_ack),
    .n9488_3(n9488_3),
    .soclinux_soclinux_ram_bus_ack(soclinux_soclinux_ram_bus_ack),
    .builder_slave_sel(builder_slave_sel[1:0]),
    .soclinux_uart_enable_storage(soclinux_uart_enable_storage[1:0]),
    .builder_soclinux_fullmemorywe_state(builder_soclinux_fullmemorywe_state[1:0]),
    .builder_soclinux_wishbone2csr_state(builder_soclinux_wishbone2csr_state[1:0]),
    .n9607_4(n9607_4),
    .n9609_4(n9609_4),
    .n9611_4(n9611_4),
    .n9613_4(n9613_4),
    .soclinux_pbus_we(soclinux_pbus_we),
    .soclinux_pbus_cyc(soclinux_pbus_cyc),
    .when_BmbToWishbone_l29_5(when_BmbToWishbone_l29_5),
    .soclinux_plicbus_dat_r(soclinux_plicbus_dat_r[31:0]),
    .soclinux_clintbus_dat_r(soclinux_clintbus_dat_r[31:0]),
    .soclinux_pbus_adr(soclinux_pbus_adr[29:0]),
    .soclinux_pbus_dat_w(soclinux_pbus_dat_w[31:0]),
    .io_input_cmd_rData_fragment_mask(io_input_cmd_rData_fragment_mask[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* sipeed_tang_primer_20k */
