Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ed1815829889451997ea124a68cac8b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Generateur_Pattern_behav xil_defaultlib.tb_Generateur_Pattern xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.librairie_perso
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=61.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clock_VGA_clk_wiz
Compiling module xil_defaultlib.clock_VGA
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.Pattern_VGA [pattern_vga_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.Fifo_Ligne1
Compiling module xil_defaultlib.Fifo_Ligne2
Compiling architecture behavioral of entity xil_defaultlib.Filtre_Gauss [filtre_gauss_default]
Compiling architecture behavioral of entity xil_defaultlib.Generateur_Pattern [generateur_pattern_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_generateur_pattern
Built simulation snapshot tb_Generateur_Pattern_behav
