{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519647632348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519647632349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 15:20:32 2018 " "Processing started: Mon Feb 26 15:20:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519647632349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519647632349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example2 -c Example2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example2 -c Example2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519647632349 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519647632510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519647632893 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519647632893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519647632893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Example2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Example2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Example2 " "Found entity 1: Example2" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519647632895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519647632895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example2 " "Elaborating entity \"Example2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519647632952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst\"" {  } { { "Example2.bdf" "inst" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 152 376 520 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647632956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647633000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647633010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647633010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647633010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647633010 ""}  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519647633010 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_ksl.tdf" "" { Text "/home/mstfknn/altera/Ex2/db/cntr_ksl.tdf" 118 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1519647633048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ksl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ksl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ksl " "Found entity 1: cntr_ksl" {  } { { "db/cntr_ksl.tdf" "" { Text "/home/mstfknn/altera/Ex2/db/cntr_ksl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519647633048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519647633048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ksl lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_ksl:auto_generated " "Elaborating entity \"cntr_ksl\" for hierarchy \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_ksl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/mstfknn/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519647633049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 272 616 792 288 "co" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519647633444 "|Example2|co"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] VCC " "Pin \"q\[3\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519647633444 "|Example2|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] VCC " "Pin \"q\[2\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519647633444 "|Example2|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] VCC " "Pin \"q\[1\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519647633444 "|Example2|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] VCC " "Pin \"q\[0\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519647633444 "|Example2|q[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519647633444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519647633557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633557 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sload " "No output dependent on input pin \"sload\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 168 104 272 184 "sload" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|sload"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "updown " "No output dependent on input pin \"updown\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 256 104 272 272 "updown" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|updown"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 296 104 272 312 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count " "No output dependent on input pin \"count\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 336 104 272 352 "count" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|count"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519647633602 "|Example2|data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1519647633602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519647633603 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519647633603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519647633603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519647633610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 15:20:33 2018 " "Processing ended: Mon Feb 26 15:20:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519647633610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519647633610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519647633610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519647633610 ""}
