//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30300941
// Cuda compilation tools, release 11.4, V11.4.120
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	add

.visible .entry add(
	.param .u64 add_param_0,
	.param .u64 add_param_1,
	.param .u64 add_param_2
)
{
	.reg .b32 	%r<25>;
	.reg .f64 	%fd<14>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd1, [add_param_0];
	ld.param.u64 	%rd2, [add_param_1];
	ld.param.u64 	%rd3, [add_param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %nctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r6, %r4, %r1, %r5;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mul.lo.s32 	%r11, %r10, %r3;
	add.s32 	%r12, %r11, %r6;
	mul.wide.u32 	%rd7, %r12, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f64 	%fd1, [%rd8];
	ld.global.f64 	%fd2, [%rd5];
	ld.global.f64 	%fd3, [%rd5+8];
	mul.f64 	%fd4, %fd2, %fd3;
	add.s32 	%r13, %r6, -1;
	rem.u32 	%r14, %r13, %r3;
	add.s32 	%r15, %r14, %r11;
	mul.wide.u32 	%rd9, %r15, 8;
	add.s64 	%rd10, %rd6, %rd9;
	ld.global.f64 	%fd5, [%rd10];
	fma.rn.f64 	%fd6, %fd1, 0dC010000000000000, %fd5;
	add.s32 	%r16, %r6, 1;
	rem.u32 	%r17, %r16, %r3;
	add.s32 	%r18, %r17, %r11;
	mul.wide.u32 	%rd11, %r18, 8;
	add.s64 	%rd12, %rd6, %rd11;
	ld.global.f64 	%fd7, [%rd12];
	add.f64 	%fd8, %fd6, %fd7;
	add.s32 	%r19, %r10, -1;
	rem.u32 	%r20, %r19, %r3;
	mad.lo.s32 	%r21, %r20, %r3, %r6;
	mul.wide.u32 	%rd13, %r21, 8;
	add.s64 	%rd14, %rd6, %rd13;
	ld.global.f64 	%fd9, [%rd14];
	add.f64 	%fd10, %fd8, %fd9;
	add.s32 	%r22, %r10, 1;
	rem.u32 	%r23, %r22, %r3;
	mad.lo.s32 	%r24, %r23, %r3, %r6;
	mul.wide.u32 	%rd15, %r24, 8;
	add.s64 	%rd16, %rd6, %rd15;
	ld.global.f64 	%fd11, [%rd16];
	add.f64 	%fd12, %fd10, %fd11;
	fma.rn.f64 	%fd13, %fd4, %fd12, %fd1;
	add.s64 	%rd17, %rd4, %rd7;
	st.global.f64 	[%rd17], %fd13;
	ret;

}

