
*** Running vivado
    with args -log DDS_FFT_ethernet_final_DDS_FFT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS_FFT_ethernet_final_DDS_FFT_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DDS_FFT_ethernet_final_DDS_FFT_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 390.102 ; gain = 57.820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo/myFFT_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top DDS_FFT_ethernet_final_DDS_FFT_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12268
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_data_tvalid', assumed default net type 'wire' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.066 ; gain = 406.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDS_FFT_ethernet_final_DDS_FFT_0_0' [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_DDS_FFT_0_0/synth/DDS_FFT_ethernet_final_DDS_FFT_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DDS_FFT' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:1]
INFO: [Synth 8-6157] synthesizing module 'dds_0' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_IP.v:1]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/dds_compiler_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/dds_compiler_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dds_0' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_IP.v:1]
INFO: [Synth 8-6157] synthesizing module 'dds_1' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_IP.v:40]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_1' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/dds_compiler_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_1' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/dds_compiler_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dds_1' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_IP.v:40]
WARNING: [Synth 8-7071] port 's_ready' of module 'dds_1' is unconnected for instance 'dds1' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:54]
WARNING: [Synth 8-7023] instance 'dds1' of module 'dds_1' has 8 connections declared, but only 7 given [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:54]
INFO: [Synth 8-6157] synthesizing module 'dds_2' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_IP.v:79]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_2' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/dds_compiler_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_2' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/dds_compiler_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dds_2' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_IP.v:79]
WARNING: [Synth 8-7071] port 's_ready' of module 'dds_2' is unconnected for instance 'dds2' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:64]
WARNING: [Synth 8-7023] instance 'dds2' of module 'dds_2' has 8 connections declared, but only 7 given [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:64]
INFO: [Synth 8-6157] synthesizing module 'FFT_control' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/FFT_control.v:6]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/xfft_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/.Xil/Vivado-36244-DESKTOP-GLV9KF3/realtime/xfft_0_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'm_axis_data_tuser' does not match port width (16) of module 'xfft_0' [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/FFT_control.v:131]
INFO: [Synth 8-6155] done synthesizing module 'FFT_control' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/FFT_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DDS_FFT' (0#1) [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.srcs/sources_1/new/DDS_FFT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DDS_FFT_ethernet_final_DDS_FFT_0_0' (0#1) [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_DDS_FFT_0_0/synth/DDS_FFT_ethernet_final_DDS_FFT_0_0.v:53]
WARNING: [Synth 8-7129] Port s_ready in module dds_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_ready in module dds_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.855 ; gain = 503.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.855 ; gain = 503.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.855 ; gain = 503.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1333.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'inst/dut/u_fft'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'inst/dut/u_fft'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_2/dds_compiler_2/dds_compiler_1_in_context.xdc] for cell 'inst/dds2/inst_dds_2'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_2/dds_compiler_2/dds_compiler_1_in_context.xdc] for cell 'inst/dds2/inst_dds_2'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_1/dds_compiler_1/dds_compiler_1_in_context.xdc] for cell 'inst/dds1/inst_dds_1'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_1/dds_compiler_1/dds_compiler_1_in_context.xdc] for cell 'inst/dds1/inst_dds_1'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'inst/dds0/inst_dds_0'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'inst/dds0/inst_dds_0'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_DDS_FFT_0_0/DDS_FFT_ethernet_final_DDS_FFT_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_DDS_FFT_0_0/DDS_FFT_ethernet_final_DDS_FFT_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1361.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1363.523 ; gain = 1.723
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1363.523 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1363.523 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dut/u_fft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dds2/inst_dds_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dds1/inst_dds_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dds0/inst_dds_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1363.523 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1363.523 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  175 Bit       Adders := 1     
	   2 Input   48 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---RAMs : 
	             175K Bit	(1024 X 175 bit)          RAMs := 1     
	              48K Bit	(1024 X 48 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  175 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1363.523 ; gain = 533.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | dut/psd_avg_array_reg | 1 K x 48(READ_FIRST)   | W |   | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------+-----------+----------------------+------------------+
|inst        | dut/psd_array_reg | Implied   | 1 K x 175            | RAM256X1S x 700  | 
+------------+-------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_control | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_control | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_control | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_control | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1379.207 ; gain = 548.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1403.996 ; gain = 573.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | dut/psd_avg_array_reg | 1 K x 48(READ_FIRST)   | W |   | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------+-----------+----------------------+------------------+
|inst        | dut/psd_array_reg | Implied   | 1 K x 175            | RAM256X1S x 700  | 
+------------+-------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/dut/psd_avg_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dut/psd_avg_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1405.438 ; gain = 574.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_control | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_control | PCIN>>17+A*B | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_control | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_control | PCIN>>17+A*B | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         1|
|2     |dds_compiler_1 |         1|
|3     |dds_compiler_2 |         1|
|4     |xfft_0         |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dds_compiler |     3|
|4     |xfft         |     1|
|5     |CARRY4       |    42|
|6     |DSP48E1      |     4|
|7     |LUT1         |     5|
|8     |LUT2         |   136|
|9     |LUT3         |     9|
|10    |LUT4         |    57|
|11    |LUT5         |    39|
|12    |LUT6         |   115|
|13    |RAM256X1S    |   220|
|14    |RAMB18E1     |     1|
|15    |RAMB36E1     |     1|
|16    |FDCE         |    59|
|17    |FDPE         |    18|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1411.223 ; gain = 551.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.223 ; gain = 580.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1411.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1411.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 220 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 220 instances

Synth Design complete, checksum: 576d3c7f
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1411.223 ; gain = 986.348
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/DDS_FFT_ethernet_final_DDS_FFT_0_0_synth_1/DDS_FFT_ethernet_final_DDS_FFT_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDS_FFT_ethernet_final_DDS_FFT_0_0_utilization_synth.rpt -pb DDS_FFT_ethernet_final_DDS_FFT_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:25:45 2024...
