

================================================================
== Synthesis Summary Report of 'fir_wrap'
================================================================
+ General Information: 
    * Date:           Sat Aug  6 14:37:55 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        fir_hls_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-------------+------------+-----+
    |       Modules      |  Issue |       | Latency | Latency | Iteration|         | Trip |          |         |    |             |            |     |
    |       & Loops      |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|      FF     |     LUT    | URAM|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-------------+------------+-----+
    |+ fir_wrap          |  Timing|   0.00|        -|        -|         -|        -|     -|        no|  2 (~0%)|   -|  29252 (27%)|  9671 (18%)|    -|
    | + grp_fir_fu_773   |       -|  -0.38|        7|   70.000|         -|        1|     -|       yes|        -|   -|  24823 (23%)|  8186 (15%)|    -|
    | o VITIS_LOOP_41_1  |       -|  -7.30|       99|  990.000|         2|        1|    99|       yes|        -|   -|            -|           -|    -|
    | o VITIS_LOOP_47_2  |       -|  -7.30|        -|        -|        11|        1|     -|       yes|        -|   -|            -|           -|    -|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-------------+------------+-----+

