{
  "author" : "Premysl Houdek",
  "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
  "name" : "tms570",
  "peripherals" :
  [
    {
      "name" : "SYS2",
      "full name" : "Secondary System Control Registers (SYS2)",
      "offset" : ["0xFFFFE100"],     
      "registers" :
      [
      {
          "name" : "PLLCTL3",
          "info" : "PLL Control Register 3",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-29",
               "bit_Field_Name" : "ODPLL2",
               "info" : "Internal PLL Output Divider"
             },
             {
               "bit_number" : "28-24",
               "bit_Field_Name" : "PLLDIV2",
               "info" : "PLL2 Output Clock Divider"
             },
             {
               "bit_number" : "21-16",
               "bit_Field_Name" : "REFCLKDIV2",
               "info" : "REFCLKDIV2"
             },
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "PLLMUL2",
               "info" : "PLL2 Multiplication Factor"
             }
          ]
        },
{
          "name" : "STCCLKDIV",
          "info" : "CPU Logic BIST Clock Divider",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "08",
          "fields" : [
             {
               "bit_number" : "26-24",
               "bit_Field_Name" : "CLKDIV",
               "info" : "Clock divider/prescaler for CPU clock during logic BIST"
             }
          ]
        },
{
          "name" : "ECPCNTL",
          "info" : "ECP Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "24",
          "fields" : [
             {
               "bit_number" : "24",
               "bit_Field_Name" : "ECPSSEL",
               "info" : "This bit allows the selection between VCLK and OSCIN as the clock source for ECLK.",
               "values" : [
                 {"value" : "0", "desc" : "VCLK is selected as the ECP clock source."},
                 {"value" : "1", "desc" : "OSCIN is selected as the ECP clock source."}
                ]
             },
             {
               "bit_number" : "23",
               "bit_Field_Name" : "ECPCOS",
               "info" : "ECP continue on suspend.",
               "values" : [
                 {"value" : "0", "desc" : "ECLK output is disabled in suspend mode. ECLK output will be shut off and will not be seen on"},
                 {"value" : "1", "desc" : "ECLK output is not disabled in suspend mode. ECLK output will not be shut off and will be seen"}
                ]
             },
             {
               "bit_number" : "17-6",
               "bit_Field_Name" : "ECPINSEL",
               "info" : "Select ECP input clock source.",
               "values" : [
                 {"value" : "0", "desc" : "Tied Low"},
                 {"value" : "1h", "desc" : "HCLK"},
                 {"value" : "2h", "desc" : "External clock"},
                 {"value" : "3h", "desc" : "Tied Low"}
                ]
             },
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "ECPDIV",
               "info" : "ECP divider value. The value of ECPDIV bits determine the external clock (ECP clock) frequency"
             }
          ]
        },
{
          "name" : "CLK2CNTRL",
          "info" : "Clock 2 Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "3C",
          "fields" : [
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "VCLK3R",
               "info" : "VBUS clock3 ratio.",
               "values" : [
                 {"value" : "0", "desc" : "The ratio is HCLK divide by 1."},
                 {"value" : "Fh", "desc" : "The ratio is HCLK divided by 16."}
                ]
             }
          ]
        },
{
          "name" : "VCLKACON1",
          "info" : "Peripheral Asynchronous Clock Configuration 1 Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "40",
          "fields" : [
             {
               "bit_number" : "26-24",
               "bit_Field_Name" : "VCLKA4R",
               "info" : "Clock divider for the VCLKA4 source. Output will be present on VCLKA4_DIVR.",
               "values" : [
                 {"value" : "0", "desc" : "The ratio is VCLKA4 divided by 1."},
                 {"value" : "7h", "desc" : "The ratio is VCLKA4 divided by 8."}
                ]
             },
             {
               "bit_number" : "20",
               "bit_Field_Name" : "VCLKA4_DIV_CDDIS",
               "info" : "Disable the VCLKA4 divider output.",
               "values" : [
                 {"value" : "0", "desc" : "Enable the prescaled VCLKA4 clock on VCLKA4_DIVR."},
                 {"value" : "1", "desc" : "Disable the prescaled VCLKA4 clock on VCLKA4_DIVR."}
                ]
             },
             {
               "bit_number" : "19-16",
               "bit_Field_Name" : "VCLKA4S",
               "info" : "Peripheral asynchronous clock4 source.",
               "values" : [
                 {"value" : "0", "desc" : "Clock source0 is the source for peripheral asynchronous clock4."},
                 {"value" : "1h", "desc" : "Clock source1 is the source for peripheral asynchronous clock4."},
                 {"value" : "2h", "desc" : "Clock source2 is the source for peripheral asynchronous clock4."},
                 {"value" : "3h", "desc" : "Clock source3 is the source for peripheral asynchronous clock4."},
                 {"value" : "4h", "desc" : "Clock source4 is the source for peripheral asynchronous clock4."},
                 {"value" : "5h", "desc" : "Clock source5 is the source for peripheral asynchronous clock4."},
                 {"value" : "6h", "desc" : "Clock source6 is the source for peripheral asynchronous clock4."},
                 {"value" : "7h", "desc" : "Clock source7 is the source for peripheral asynchronous clock4."},
                 {"value" : "8h-Fh", "desc" : "VCLK is the source for peripheral asynchronous clock4."}
                ]
             },
             {
               "bit_number" : "10-8",
               "bit_Field_Name" : "VCLKA3R",
               "info" : "Clock divider for the VCLKA3 source. Output will be present on VCLKA3_DIVR.",
               "values" : [
                 {"value" : "0", "desc" : "The ratio is VCLKA3 divided by 1."},
                 {"value" : "7h", "desc" : "The ratio is VCLKA3 divided by 8."}
                ]
             },
             {
               "bit_number" : "4",
               "bit_Field_Name" : "VCLKA3_DIV_CDDIS",
               "info" : "Disable the VCLKA3 divider output.",
               "values" : [
                 {"value" : "0", "desc" : "Enable the prescaled VCLKA3 clock on VCLKA3_DIVR."},
                 {"value" : "1", "desc" : "Disable the prescaled VCLKA3 clock on VCLKA3_DIVR."}
                ]
             },
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "VCLKA3S",
               "info" : "Peripheral asynchronous clock3 source.",
               "values" : [
                 {"value" : "0", "desc" : "Clock source0 is the source for peripheral asynchronous clock3."},
                 {"value" : "1h", "desc" : "Clock source1 is the source for peripheral asynchronous clock3."},
                 {"value" : "2h", "desc" : "Clock source2 is the source for peripheral asynchronous clock3."},
                 {"value" : "3h", "desc" : "Clock source3 is the source for peripheral asynchronous clock3."},
                 {"value" : "4h", "desc" : "Clock source4 is the source for peripheral asynchronous clock3."},
                 {"value" : "5h", "desc" : "Clock source5 is the source for peripheral asynchronous clock3."},
                 {"value" : "6h", "desc" : "Clock source6 is the source for peripheral asynchronous clock3."},
                 {"value" : "7h", "desc" : "Clock source7 is the source for peripheral asynchronous clock3."},
                 {"value" : "8h-Fh", "desc" : "VCLK is the source for peripheral asynchronous clock3."}
                ]
             }
          ]
        },
{
          "name" : "CLKSLIP",
          "info" : "Clock Slip Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "70",
          "fields" : [
             {
               "bit_number" : "13-8",
               "bit_Field_Name" : "PLL1_SLIP_FILTER_COUNT",
               "info" : "Configure the count for the filtered PLL slip. Count is on 10M clock."
             },
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "PLL1_SLIP_FILTER_KEY",
               "info" : "Enable the PLL filtering.",
               "values" : [
                 {"value" : "5h", "desc" : "On reset, the PLL filter is disabled and normal PLL slip passes through."},
                 {"value" : "Fh", "desc" : "This is an unsupported value. User should avoid writing this value to this field."},
                 {"value" : "Others", "desc" : "Enable of filtered PLL slip. Recommended to program 1010 in these bit fields."}
                ]
             }
          ]
        },
{
          "name" : "EFC_CTLREG",
          "info" : "EFUSE Controller Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "EC",
          "fields" : [
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "EFC_INSTR_WEN",
               "info" : "Enable user write of 4 EFUSE controller instructions.",
               "values" : [
                 {"value" : "Ah", "desc" : "Writing of instructions (Program, ProgramCRA, RunAutoload, and LoadFuseScanchain) to"},
                 {"value" : "Others", "desc" : "Writing of instructions (Program, ProgramCRA, RunAutoload, and LoadFuseScanchain) in"}
                ]
             }
          ]
        },
{
          "name" : "{}",
          "info" : "Die Identification Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "F0",
          "group_position" : ["F0","F4","F8","FC"],
          "group_names" : ["DIEDL_REG0","DIEDH_REG1","DIEDL_REG2","DIEDH_REG3"], 
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "DIE",
               "info" : "This read-only register contains the lower/upper word (31:0) of the die ID information."
             }
          ]
        }
              ]    
    }
  ] 
}
