INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_vip_0_0/sim/interconnect_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_vip_0_0/sim/interconnect_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-311] analyzing module interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_Q3JV7T
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_KAQ96X
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_V6GJ0P
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_IOJTWA
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_NFX9SQ
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_U8Y0M2
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_XWCDI2
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_8V7SWQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_ds_0/sim/interconnect_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_bram_ctrl_0_bram_0/sim/interconnect_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdc
INFO: [VRFC 10-311] analyzing module axi_cdc_intf
INFO: [VRFC 10-311] analyzing module axi_lite_cdc_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvdff
INFO: [VRFC 10-311] analyzing module rvdffs
INFO: [VRFC 10-311] analyzing module rvdffsc
INFO: [VRFC 10-311] analyzing module rvdff_fpga
INFO: [VRFC 10-311] analyzing module rvdffs_fpga
INFO: [VRFC 10-311] analyzing module rvdffsc_fpga
INFO: [VRFC 10-311] analyzing module clockhdr
INFO: [VRFC 10-311] analyzing module rvoclkhdr
INFO: [VRFC 10-311] analyzing module rvdffe
INFO: [VRFC 10-311] analyzing module rvsyncss
INFO: [VRFC 10-311] analyzing module rvlsadder
INFO: [VRFC 10-311] analyzing module rvbradder
INFO: [VRFC 10-311] analyzing module rvtwoscomp
INFO: [VRFC 10-311] analyzing module rvfindfirst1
INFO: [VRFC 10-311] analyzing module rvfindfirst1hot
INFO: [VRFC 10-311] analyzing module rvmaskandmatch
INFO: [VRFC 10-311] analyzing module rvbtb_tag_hash
INFO: [VRFC 10-311] analyzing module rvbtb_addr_hash
INFO: [VRFC 10-311] analyzing module rvbtb_ghr_hash
INFO: [VRFC 10-311] analyzing module rvrangecheck
INFO: [VRFC 10-311] analyzing module rveven_paritygen
INFO: [VRFC 10-311] analyzing module rveven_paritycheck
INFO: [VRFC 10-311] analyzing module rvecc_encode
INFO: [VRFC 10-311] analyzing module rvecc_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bscan_tap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_src
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_decode_ctl
INFO: [VRFC 10-311] analyzing module dec_dec_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_gpr_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_gpr_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_ib_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_tlu_ctl
INFO: [VRFC 10-311] analyzing module dec_timer_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delta_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_alu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_div_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_div_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mul_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_aln_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_bp_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_compress_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ic_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_ic_mem
INFO: [VRFC 10-311] analyzing module IC_DATA
INFO: [VRFC 10-311] analyzing module IC_TAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_ifc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_mem_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_addrcheck.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_addrcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_bus_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_bus_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_clkdomain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_clkdomain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_dccm_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_dccm_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_lsc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_lsc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_stbuf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_stbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/mem_lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_32768x39
INFO: [VRFC 10-311] analyzing module ram_16384x39
INFO: [VRFC 10-311] analyzing module ram_8192x39
INFO: [VRFC 10-311] analyzing module ram_4096x39
INFO: [VRFC 10-311] analyzing module ram_3072x39
INFO: [VRFC 10-311] analyzing module ram_2048x39
INFO: [VRFC 10-311] analyzing module ram_1536x39
INFO: [VRFC 10-311] analyzing module ram_1024x39
INFO: [VRFC 10-311] analyzing module ram_768x39
INFO: [VRFC 10-311] analyzing module ram_512x39
INFO: [VRFC 10-311] analyzing module ram_256x39
INFO: [VRFC 10-311] analyzing module ram_128x39
INFO: [VRFC 10-311] analyzing module ram_1024x20
INFO: [VRFC 10-311] analyzing module ram_512x20
INFO: [VRFC 10-311] analyzing module ram_256x20
INFO: [VRFC 10-311] analyzing module ram_128x20
INFO: [VRFC 10-311] analyzing module ram_64x20
INFO: [VRFC 10-311] analyzing module ram_4096x34
INFO: [VRFC 10-311] analyzing module ram_2048x34
INFO: [VRFC 10-311] analyzing module ram_1024x34
INFO: [VRFC 10-311] analyzing module ram_512x34
INFO: [VRFC 10-311] analyzing module ram_256x34
INFO: [VRFC 10-311] analyzing module ram_128x34
INFO: [VRFC 10-311] analyzing module ram_64x34
INFO: [VRFC 10-311] analyzing module ram_4096x42
INFO: [VRFC 10-311] analyzing module ram_2048x42
INFO: [VRFC 10-311] analyzing module ram_1024x42
INFO: [VRFC 10-311] analyzing module ram_512x42
INFO: [VRFC 10-311] analyzing module ram_256x42
INFO: [VRFC 10-311] analyzing module ram_128x42
INFO: [VRFC 10-311] analyzing module ram_64x42
INFO: [VRFC 10-311] analyzing module ram_1024x21
INFO: [VRFC 10-311] analyzing module ram_512x21
INFO: [VRFC 10-311] analyzing module ram_256x21
INFO: [VRFC 10-311] analyzing module ram_128x21
INFO: [VRFC 10-311] analyzing module ram_64x21
INFO: [VRFC 10-311] analyzing module ram_1024x25
INFO: [VRFC 10-311] analyzing module ram_512x25
INFO: [VRFC 10-311] analyzing module ram_256x25
INFO: [VRFC 10-311] analyzing module ram_128x25
INFO: [VRFC 10-311] analyzing module ram_64x25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/pic/pic_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_ctrl
INFO: [VRFC 10-311] analyzing module cmp_and_mux
INFO: [VRFC 10-311] analyzing module configurable_gw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvfpganexys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spill_register
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:21]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_ni' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:22]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'valid_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:23]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ready_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swerv
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:26]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_l' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:27]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dbg_rst_l' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:28]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_vec' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:29]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'nmi_int' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:30]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'nmi_vec' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:31]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'i_cpu_halt_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:49]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'i_cpu_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:50]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_debug_halt_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:57]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_debug_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:58]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_reset_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:59]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dccm_rd_data_lo' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:77]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dccm_rd_data_hi' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:78]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_rd_data' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:104]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ictag_debug_rd_data' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:105]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_rd_hit' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:121]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_tag_perr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:122]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:128]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:141]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:146]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:148]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:149]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:153]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:165]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:167]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:168]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:169]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:170]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:175]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:188]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:193]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:195]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:196]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:200]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:212]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:214]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:215]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:216]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:217]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:222]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:235]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:240]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:242]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:243]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:247]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:259]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:261]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:262]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:263]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:264]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:268]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:270]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awaddr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:271]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awsize' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:272]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awprot' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:273]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awlen' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:274]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awburst' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:275]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:278]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:280]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wstrb' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:281]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:282]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_bready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:285]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:290]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:292]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_araddr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:293]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arsize' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:294]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arprot' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:295]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arlen' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:296]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arburst' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:297]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_rready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:300]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:368]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:369]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dbg_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:370]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:371]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:374]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_addr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:375]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_wr_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:376]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_wdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:377]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_hard_reset' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:379]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'extintsrc_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:381]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'timer_int' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:382]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'scan_mode' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:383]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swerv_wrapper_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_syscon
WARNING: [VRFC 10-3380] identifier 'Enables_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:220]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:223]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:224]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:225]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:226]
INFO: [VRFC 10-311] analyzing module SevSegDisplays_Controller
INFO: [VRFC 10-311] analyzing module SevenSegDecoder
INFO: [VRFC 10-311] analyzing module SevSegMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_bram_ctrl_0_0/sim/interconnect_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interconnect_axi_bram_ctrl_0_0'
