
*** Running vivado
    with args -log z80_tester.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z80_tester.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source z80_tester.tcl -notrace
Command: link_design -top z80_tester -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 733.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1032 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 733.203 ; gain = 461.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 733.203 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bb511de0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1292.340 ; gain = 559.008

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 72 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 113899350

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1856507ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18924e16d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18924e16d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 20edfaed3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22dc7fd58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1390.039 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22dc7fd58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.039 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22dc7fd58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1390.039 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22dc7fd58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1390.039 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1390.039 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22dc7fd58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 1390.039 ; gain = 656.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1390.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1390.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
Command: report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1390.039 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1390.039 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ce0030be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1390.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1390.039 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a26fb07d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.746 ; gain = 19.707

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1481debcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1481debcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1536.332 ; gain = 146.293
Phase 1 Placer Initialization | Checksum: 1481debcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 168c9fe51

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1536.332 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b4cbcd9f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 1536.332 ; gain = 146.293
Phase 2 Global Placement | Checksum: 17a3c9bf9

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a3c9bf9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 121881c36

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de81decc

Time (s): cpu = 00:02:04 ; elapsed = 00:01:42 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fe31c707

Time (s): cpu = 00:02:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f7b6acdb

Time (s): cpu = 00:02:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1349d1991

Time (s): cpu = 00:03:06 ; elapsed = 00:02:42 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13af6334d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:48 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11b26db00

Time (s): cpu = 00:03:11 ; elapsed = 00:02:48 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 184f2ca25

Time (s): cpu = 00:03:43 ; elapsed = 00:03:19 . Memory (MB): peak = 1536.332 ; gain = 146.293
Phase 3 Detail Placement | Checksum: 184f2ca25

Time (s): cpu = 00:03:44 ; elapsed = 00:03:19 . Memory (MB): peak = 1536.332 ; gain = 146.293

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 185051165

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 185051165

Time (s): cpu = 00:04:30 ; elapsed = 00:03:51 . Memory (MB): peak = 1549.227 ; gain = 159.188
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.259. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176cc38c9

Time (s): cpu = 00:08:33 ; elapsed = 00:07:48 . Memory (MB): peak = 1550.238 ; gain = 160.199
Phase 4.1 Post Commit Optimization | Checksum: 176cc38c9

Time (s): cpu = 00:08:33 ; elapsed = 00:07:49 . Memory (MB): peak = 1550.238 ; gain = 160.199

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176cc38c9

Time (s): cpu = 00:08:34 ; elapsed = 00:07:50 . Memory (MB): peak = 1550.238 ; gain = 160.199

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176cc38c9

Time (s): cpu = 00:08:35 ; elapsed = 00:07:50 . Memory (MB): peak = 1550.238 ; gain = 160.199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1550.238 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d1a3ecc4

Time (s): cpu = 00:08:35 ; elapsed = 00:07:50 . Memory (MB): peak = 1550.238 ; gain = 160.199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1a3ecc4

Time (s): cpu = 00:08:35 ; elapsed = 00:07:51 . Memory (MB): peak = 1550.238 ; gain = 160.199
Ending Placer Task | Checksum: efb1c17c

Time (s): cpu = 00:08:35 ; elapsed = 00:07:51 . Memory (MB): peak = 1550.238 ; gain = 160.199
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:41 ; elapsed = 00:07:54 . Memory (MB): peak = 1550.238 ; gain = 160.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1550.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1550.281 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1551.285 ; gain = 1.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1551.285 ; gain = 1.047
INFO: [runtcl-4] Executing : report_io -file z80_tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1551.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file z80_tester_utilization_placed.rpt -pb z80_tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z80_tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1551.285 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1e9aa2e ConstDB: 0 ShapeSum: edc8174e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cedd7b59

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 1648.703 ; gain = 89.359
Post Restoration Checksum: NetGraph: cfb85c03 NumContArr: ff251f56 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cedd7b59

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1679.859 ; gain = 120.516

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cedd7b59

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1686.840 ; gain = 127.496

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cedd7b59

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1686.840 ; gain = 127.496
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1700bca85

Time (s): cpu = 00:02:11 ; elapsed = 00:01:50 . Memory (MB): peak = 1718.520 ; gain = 159.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.212 | TNS=-2.172 | WHS=-0.113 | THS=-0.930 |

Phase 2 Router Initialization | Checksum: 1f7ab271c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:57 . Memory (MB): peak = 1755.883 ; gain = 196.539

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10cb8ad05

Time (s): cpu = 00:03:35 ; elapsed = 00:02:41 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10004
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.285 | TNS=-10.501| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b597568c

Time (s): cpu = 00:05:22 ; elapsed = 00:03:57 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.421 | TNS=-10.671| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2285f9da9

Time (s): cpu = 00:05:57 ; elapsed = 00:04:29 . Memory (MB): peak = 1829.945 ; gain = 270.602
Phase 4 Rip-up And Reroute | Checksum: 2285f9da9

Time (s): cpu = 00:05:57 ; elapsed = 00:04:30 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 201e97995

Time (s): cpu = 00:06:03 ; elapsed = 00:04:35 . Memory (MB): peak = 1829.945 ; gain = 270.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.239 | TNS=-6.104 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20ff16c9c

Time (s): cpu = 00:06:04 ; elapsed = 00:04:36 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20ff16c9c

Time (s): cpu = 00:06:04 ; elapsed = 00:04:36 . Memory (MB): peak = 1829.945 ; gain = 270.602
Phase 5 Delay and Skew Optimization | Checksum: 20ff16c9c

Time (s): cpu = 00:06:04 ; elapsed = 00:04:36 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2087a4066

Time (s): cpu = 00:06:08 ; elapsed = 00:04:39 . Memory (MB): peak = 1829.945 ; gain = 270.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.226 | TNS=-3.744 | WHS=0.173  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2087a4066

Time (s): cpu = 00:06:08 ; elapsed = 00:04:40 . Memory (MB): peak = 1829.945 ; gain = 270.602
Phase 6 Post Hold Fix | Checksum: 2087a4066

Time (s): cpu = 00:06:09 ; elapsed = 00:04:40 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.8187 %
  Global Horizontal Routing Utilization  = 10.8829 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18db12bb9

Time (s): cpu = 00:06:09 ; elapsed = 00:04:41 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18db12bb9

Time (s): cpu = 00:06:09 ; elapsed = 00:04:41 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bbe29aab

Time (s): cpu = 00:06:17 ; elapsed = 00:04:52 . Memory (MB): peak = 1829.945 ; gain = 270.602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.226 | TNS=-3.744 | WHS=0.173  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bbe29aab

Time (s): cpu = 00:06:18 ; elapsed = 00:04:53 . Memory (MB): peak = 1829.945 ; gain = 270.602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:18 ; elapsed = 00:04:53 . Memory (MB): peak = 1829.945 ; gain = 270.602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:28 ; elapsed = 00:04:59 . Memory (MB): peak = 1829.945 ; gain = 278.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1829.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1829.945 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1829.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1829.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
Command: report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1829.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
Command: report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1865.668 ; gain = 35.723
INFO: [runtcl-4] Executing : report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
Command: report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1899.727 ; gain = 34.059
INFO: [runtcl-4] Executing : report_route_status -file z80_tester_route_status.rpt -pb z80_tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file z80_tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file z80_tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file z80_tester_bus_skew_routed.rpt -pb z80_tester_bus_skew_routed.pb -rpx z80_tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force z80_tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 206 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu/ir_/DFFE_inst_latch_cf_i_2, cpu/ir_/DFFE_inst_latch_cf_i_5, cpu/ir_/DFFE_inst_latch_cf_i_14, cpu/ir_/DFFE_inst_latch_cf_i_21, cpu/ir_/DFFE_inst_latch_hf_i_2, cpu/ir_/DFFE_inst_latch_hf_i_6, cpu/ir_/DFFE_inst_latch_hf_i_15, cpu/ir_/DFFE_inst_latch_sf_i_3, cpu/ir_/DFFE_inst_latch_sf_i_12, cpu/ir_/DFFE_inst_latch_sf_i_29, cpu/ir_/DFFE_inst_latch_sf_i_42, cpu/ir_/flags_xf_i_2, cpu/ir_/flags_xf_i_4, cpu/ir_/flags_xf_i_11, cpu/ir_/flags_yf_i_2... and (the first 15 of 206 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z80_tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun May 19 16:08:55 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xlinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:27 ; elapsed = 00:01:09 . Memory (MB): peak = 2350.207 ; gain = 450.480
INFO: [Common 17-206] Exiting Vivado at Sun May 19 16:08:55 2019...
