<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://dougallj.github.io/asil/">Original</a>
    <h1>Illustrated A64 SIMD Instruction List: SVE Instructions</h1>
    
    <div id="readability-page-1" class="page"><p>This is not an official reference, and may contain mistakes. It is intended to make it easier to find instructions, and to provide
			an alternative perspective. While writing SVE code, please refer to the
			<a href="https://developer.arm.com/downloads/-/exploration-tools">Arm<sup>®</sup> Exploration Tools</a>,
			<a href="https://developer.arm.com/documentation/ddi0487/latest/">Arm<sup>®</sup> ARM</a>, or
			<a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/">Arm<sup>®</sup> Intrinsics Reference</a>.</p><p>Merging and zeroing predication is typically omitted from the diagrams, but it is shown in operations like <code>BRKN</code> and <code>LD1RQB</code> that use the <code>/Z</code> syntax but have unusual semantics.</p><p>This is an ongoing project - dark-red links are missing full descriptions, bright-red links are also missing diagrams and instead link to the documentation in the exploration tools.</p><p>Note: this does not support filtering by vector length, so some unavailable operations may appear available even after selecting a preset.</p><p>Warning: this allows contradictory and invalid configurations.</p><div>
						<tbody><tr>
							<th></th>
							<th>128-bit</th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>zip</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>unzip</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>transpose</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>broadcast</th><td></td>
<td></td>
<td></td>
<td><div><div><p>svdup_lane[_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>reverse vector</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>reverse within elements</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>extract</th><td colspan="5"></td></tr><tr><th>compact</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>table lookup (shuffle)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>splice</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>extract last active element</th><td></td>
<td></td>
<td></td>
<td><div><div><p>svclastb[_n_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>broadcast last active element</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>extract element after last active</th><td></td>
<td></td>
<td></td>
<td><div><div><p>svclasta[_n_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>broadcast element after last active</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>insert</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>make linear sequence</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>select</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>move to predicate</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>move from predicate</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
					<tbody><tr>
						<th rowspan="2" colspan="2">from \ to</th>
						<th colspan="4">Integer</th>
						<th colspan="4">Floating-Point</th>
						<!--<th rowspan="2">128-bit</th>-->
					</tr>
					<tr>
						<th>64-bit</th>
						<th>32-bit</th>
						<th>16-bit</th>
						<th>8-bit</th>
						<th>double</th>
						<th>single</th>
						<th>half</th>
						<th>BFloat16</th>
					</tr>
				<tr><th rowspan="4">Integer</th><th>64-bit</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th>32-bit</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th>16-bit</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th>8-bit</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th rowspan="3">Floating-Point</th><th>double</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th>single</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th>half</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></div><div>
							<tbody><tr>
								<th rowspan="2"></th>
								<th colspan="4">Integer</th>
								<th colspan="4">Floating-Point</th>
								<!--<th rowspan="2">128-bit</th>-->
							</tr>
							<tr>
								<th>64-bit</th>
								<th>32-bit</th>
								<th>16-bit</th>
								<th>8-bit</th>
								<th>double</th>
								<th>single</th>
								<th>half</th>
								<th>BFloat16</th>
							</tr>
						<tr><th>add</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add (half-width element)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add (narrowing, high part)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>average (halving add)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add reduction</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>pairwise add</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add pairs to double-width accumulator</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add with carry</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add with left shift / extend</th><td><div><div><p>svadrb[_u64base]_[{s,u}64]offset</p></div></div><div><div><p>svadrh[_u64base]_[{s,u}64]index</p></div></div><div><div><p>svadrw[_u64base]_[{s,u}64]index</p></div></div><div><div><p>svadrd[_u64base]_[{s,u}64]index</p></div></div></td>
<td><div><div><p>svadrb[_u32base]_[{s,u}32]offset</p></div></div><div><div><p>svadrh[_u32base]_[{s,u}32]index</p></div></div><div><div><p>svadrw[_u32base]_[{s,u}32]index</p></div></div><div><div><p>svadrd[_u32base]_[{s,u}32]index</p></div></div></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>sub</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>sub (half-width element)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>sub (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>halving sub</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>sub (narrowing, high part)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>sub with carry</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>mul</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>mul (high)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>mul (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>div</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>neg</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>abs</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>clamp</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>min</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>pairwise min</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>min reduction</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>max</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>pairwise max</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>max reduction</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>fused multiply add / sub</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>negated fused multiply add / sub</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>fused multiply add / sub (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>matrix multiply-add</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>dot product (multiply-add)</th><td></td>
<td></td>
<td></td>
<td><div><div><p>svsudot[_s32]</p><p>svusdot[_s32]</p></div></div></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>absolute difference</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>absolute difference (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add absolute difference</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>add absolute difference (double-width accumulator)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>multiply nth power of 2</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>round</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>square root</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>recpriocal square root</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>reciprocal</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>trigonometric acceleration</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>exponential acceleration</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>normalization</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>log base 2 (integer)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>doubling mul high</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>doubling mul and add high</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>doubling mul and sub high</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>doubling mul (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>doubling mul and add (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>doubling mul and sub (double-width result)</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
							<tbody><tr>
								<th rowspan="2"></th>
								<th colspan="4">Integer</th>
								<th colspan="4">Floating-Point</th>
								<!--<th rowspan="2">128-bit</th>-->
							</tr>
							<tr>
								<th>64-bit</th>
								<th>32-bit</th>
								<th>16-bit</th>
								<th>8-bit</th>
								<th>double</th>
								<th>single</th>
								<th>half</th>
							</tr>
						<tr><th>complex add</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>complex multiply-add</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>complex doubling mul and add high</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>complex dot-product</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th rowspan="2">and</th><td colspan="4"><div><div><p>svand[_{s,u}{8,16,32,64}]_x</p></div></div></td></tr><tr><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th rowspan="2">or</th><td colspan="4"><div><div><p>svorr[_{s,u}{8,16,32,64}]_x</p></div></div></td></tr><tr><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th rowspan="2">xor</th><td colspan="4"><div><div><p>sveor[_{s,u}{8,16,32,64}]_x</p></div></div></td></tr><tr><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>not</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th rowspan="2">and not</th><td colspan="4"><div><div><p>svbic[_{s,u}{8,16,32,64}]_x</p></div></div></td></tr><tr><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>3-way xor</th><td colspan="4"><div><div><p>sveor3[_{s,u}{8,16,32,64}]</p></div></div></td></tr><tr><th>and not, xor</th><td colspan="4"><div><div><p>svbcax[_{s,u}{8,16,32,64}]</p></div></div></td></tr><tr><th>bitwise select</th><td colspan="4"><div><div><p>svbsl[_{s,u}{8,16,32,64}]</p></div></div><div><div><p>svbsl1n[_{s,u}{8,16,32,64}]</p></div></div><div><div><p>svbsl2n[_{s,u}{8,16,32,64}]</p></div></div><div><div><p>svnbsl[_{s,u}{8,16,32,64}]</p></div></div></td></tr><tr><th>and reduction</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>or reduction</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>xor reduction</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>shift left</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>shift right logical</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>shift right arithmetic</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>shift right arithmetic, rounding towards zero</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>bidirectional shifts</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>narrowing right shift</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>interleaving narrowing right shift</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>widening shift left</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>shift right and add</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>shift right and insert</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>shift left and insert</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>xor and rotate</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>logical not</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>count leading zeros</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>count leading sign bits</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>count non-zero bits</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>reverse bits</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>bit deposit</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>bit extract</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>bit group</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>polynomial multiply</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>widening polynomial multiply</th><td></td>
<td><div><div><p>svpmullb[_u64]</p><p>svpmullb_pair[_u32]</p></div></div><div><div><p>svpmullt[_u64]</p><p>svpmullt_pair[_u32]</p></div></div></td>
<td></td>
<td><div><div><p>svpmullb[_u16]</p><p>svpmullb_pair[_u8]</p></div></div><div><div><p>svpmullt[_u16]</p><p>svpmullt_pair[_u8]</p></div></div></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>find matching elements</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>find non-matching elements</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>count matching elements (within 128-bit segments)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>count matching elements (prefix-inclusive)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
					<tbody><tr>
						<th rowspan="2"></th>
						<th colspan="4">Integer</th>
						<th colspan="4">Floating-Point</th>
						<!--<th rowspan="2">128-bit</th>-->
					</tr>
					<tr>
						<th>64-bit</th>
						<th>32-bit</th>
						<th>16-bit</th>
						<th>8-bit</th>
						<th>double</th>
						<th>single</th>
						<th>half</th>
					</tr>
				<tr><th>compare for ==</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare for !=</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare for &lt;</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare for &gt;</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare for ≤</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare for ≥</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare for unordered</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare absolute value for &gt;</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>compare absolute value for ≥</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>set predicate register</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>zero predicate register</th><td colspan="4"></td></tr><tr><th>zip</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>unzip</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>transpose</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>reverse</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>unpack</th><td colspan="4"></td></tr><tr><th>extract predicate from predicate-as-counter</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>test</th><td colspan="4"><div><div><p>svptest_any</p><p>svptest_first</p><p>svptest_last</p></div></div></td></tr><tr><th>and</th><td colspan="4"></td></tr><tr><th>or</th><td colspan="4"></td></tr><tr><th>xor</th><td colspan="4"></td></tr><tr><th>and not</th><td colspan="4"></td></tr><tr><th>or not</th><td colspan="4"></td></tr><tr><th>not and</th><td colspan="4"></td></tr><tr><th>not or</th><td colspan="4"></td></tr><tr><th>select</th><td colspan="4"></td></tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>while &lt; (signed)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while &gt; (signed)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while ≤ (signed)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while ≥ (signed)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while &lt; (unsigned)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while &gt; (unsigned)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while ≤ (unsigned)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while ≥ (unsigned)</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while no read-after-write conflict</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>while no write-after-read/write conflict</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>break after</th><td colspan="4"></td></tr><tr><th>break after (propagating)</th><td colspan="4"></td></tr><tr><th>break before</th><td colspan="4"></td></tr><tr><th>break before (propagating)</th><td colspan="4"></td></tr><tr><th>propagate break</th><td colspan="4"></td></tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>find first active element</th><td colspan="4"></td></tr><tr><th>find next active element</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>and with indexed bit</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>count predicate</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>increment by predicate count</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>decrement by predicate count</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>count predicate constraint</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>increment by predicate constraint count</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>decrement vector by predicate constraint count</th><td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>128-bit</th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>load (unpredicated)</th><td colspan="5"></td></tr><tr><th>load (predicated)</th><td></td>
<td></td>
<td></td>
<td><div><div><p>svld1_vnum[_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>load (predicated by counter)</th><td></td>
<td><div><div><p><span><a id="ld1d_mz_p_bi_x4_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_mz_p_bi_x4_64.html">LD1D {Z.D,Z.D,Z.D,Z.D},PN/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_mz_p_bi_x4_64.html">LD1D { Zt1.D-Zt4.D }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld1d_mz_p_br_x4_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_mz_p_br_x4_64.html">LD1D {Z.D,Z.D,Z.D,Z.D},PN/Z,[X,X,LSL #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_mz_p_br_x4_64.html">LD1D { Zt1.D-Zt4.D }, PNg/Z, [Xn, Xm, LSL #3]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ld1w_mz_p_bi_x4_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_mz_p_bi_x4_32.html">LD1W {Z.S,Z.S,Z.S,Z.S},PN/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_mz_p_bi_x4_32.html">LD1W { Zt1.S-Zt4.S }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld1w_mz_p_br_x4_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_mz_p_br_x4_32.html">LD1W {Z.S,Z.S,Z.S,Z.S},PN/Z,[X,X,LSL #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_mz_p_br_x4_32.html">LD1W { Zt1.S-Zt4.S }, PNg/Z, [Xn, Xm, LSL #2]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ld1h_mz_p_bi_x4_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_mz_p_bi_x4_16.html">LD1H {Z.H,Z.H,Z.H,Z.H},PN/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_mz_p_bi_x4_16.html">LD1H { Zt1.H-Zt4.H }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld1h_mz_p_br_x4_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_mz_p_br_x4_16.html">LD1H {Z.H,Z.H,Z.H,Z.H},PN/Z,[X,X,LSL #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_mz_p_br_x4_16.html">LD1H { Zt1.H-Zt4.H }, PNg/Z, [Xn, Xm, LSL #1]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ld1b_mz_p_bi_x4_8" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1b_mz_p_bi_x4_8.html">LD1B {Z.B,Z.B,Z.B,Z.B},PN/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1b_mz_p_bi_x4_8.html">LD1B { Zt1.B-Zt4.B }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div></td>
</tr><tr><th>load and deinterleave</th><td><div><div><p><span><a id="ld2q_z_p_bi_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld2q_z_p_bi_128.html">LD2Q {Z.Q,Z.Q},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld2q_z_p_bi_128.html">LD2Q { Zt1.Q, Zt2.Q }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld2q_z_p_br_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld2q_z_p_br_128.html">LD2Q {Z.Q,Z.Q},P/Z,[X,X,LSL #4]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld2q_z_p_br_128.html">LD2Q { Zt1.Q, Zt2.Q }, Pg/Z, [Xn, Xm, LSL #4]</a></span></p></div></div><div><div><p><span><a id="ld3q_z_p_bi_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3q_z_p_bi_128.html">LD3Q {Z.Q,Z.Q,Z.Q},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3q_z_p_bi_128.html">LD3Q { Zt1.Q, Zt2.Q, Zt3.Q }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld3q_z_p_br_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3q_z_p_br_128.html">LD3Q {Z.Q,Z.Q,Z.Q},P/Z,[X,X,LSL #4]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3q_z_p_br_128.html">LD3Q { Zt1.Q, Zt2.Q, Zt3.Q }, Pg/Z, [Xn, Xm, LSL #4]</a></span></p></div></div><div><div><p><span><a id="ld4q_z_p_bi_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4q_z_p_bi_128.html">LD4Q {Z.Q,Z.Q,Z.Q,Z.Q},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4q_z_p_bi_128.html">LD4Q { Zt1.Q, Zt2.Q, Zt3.Q, Zt4.Q }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld4q_z_p_br_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4q_z_p_br_128.html">LD4Q {Z.Q,Z.Q,Z.Q,Z.Q},P/Z,[X,X,LSL #4]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4q_z_p_br_128.html">LD4Q { Zt1.Q, Zt2.Q, Zt3.Q, Zt4.Q }, Pg/Z, [Xn, Xm, LSL #4]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ld3d_z_p_bi_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3d_z_p_bi_64.html">LD3D {Z.D,Z.D,Z.D},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3d_z_p_bi_64.html">LD3D { Zt1.D-Zt3.D }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld3d_z_p_br_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3d_z_p_br_64.html">LD3D {Z.D,Z.D,Z.D},P/Z,[X,X,LSL #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3d_z_p_br_64.html">LD3D { Zt1.D-Zt3.D }, Pg/Z, [Xn, Xm, LSL #3]</a></span></p></div></div><div><div><p><span><a id="ld4d_z_p_bi_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4d_z_p_bi_64.html">LD4D {Z.D,Z.D,Z.D,Z.D},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4d_z_p_bi_64.html">LD4D { Zt1.D-Zt4.D }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld4d_z_p_br_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4d_z_p_br_64.html">LD4D {Z.D,Z.D,Z.D,Z.D},P/Z,[X,X,LSL #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4d_z_p_br_64.html">LD4D { Zt1.D-Zt4.D }, Pg/Z, [Xn, Xm, LSL #3]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ld3w_z_p_bi_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3w_z_p_bi_32.html">LD3W {Z.S,Z.S,Z.S},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3w_z_p_bi_32.html">LD3W { Zt1.S-Zt3.S }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld3w_z_p_br_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3w_z_p_br_32.html">LD3W {Z.S,Z.S,Z.S},P/Z,[X,X,LSL #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3w_z_p_br_32.html">LD3W { Zt1.S-Zt3.S }, Pg/Z, [Xn, Xm, LSL #2]</a></span></p></div></div><div><div><p><span><a id="ld4w_z_p_bi_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4w_z_p_bi_32.html">LD4W {Z.S,Z.S,Z.S,Z.S},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4w_z_p_bi_32.html">LD4W { Zt1.S-Zt4.S }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld4w_z_p_br_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4w_z_p_br_32.html">LD4W {Z.S,Z.S,Z.S,Z.S},P/Z,[X,X,LSL #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4w_z_p_br_32.html">LD4W { Zt1.S-Zt4.S }, Pg/Z, [Xn, Xm, LSL #2]</a></span></p></div></div></td>
<td><div><div><p>svld2_vnum[_{s,u,f,bf}16]</p></div></div><div><div><p><span><a id="ld3h_z_p_bi_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3h_z_p_bi_16.html">LD3H {Z.H,Z.H,Z.H},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3h_z_p_bi_16.html">LD3H { Zt1.H-Zt3.H }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div><div><p>svld3_vnum[_{s,u,f,bf}16]</p></div></div><div><div><p><span><a id="ld3h_z_p_br_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3h_z_p_br_16.html">LD3H {Z.H,Z.H,Z.H},P/Z,[X,X,LSL #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3h_z_p_br_16.html">LD3H { Zt1.H-Zt3.H }, Pg/Z, [Xn, Xm, LSL #1]</a></span></p></div></div><div><div><p><span><a id="ld4h_z_p_bi_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4h_z_p_bi_16.html">LD4H {Z.H,Z.H,Z.H,Z.H},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4h_z_p_bi_16.html">LD4H { Zt1.H-Zt4.H }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div><div><p>svld4_vnum[_{s,u,f,bf}16]</p></div></div><div><div><p><span><a id="ld4h_z_p_br_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4h_z_p_br_16.html">LD4H {Z.H,Z.H,Z.H,Z.H},P/Z,[X,X,LSL #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4h_z_p_br_16.html">LD4H { Zt1.H-Zt4.H }, Pg/Z, [Xn, Xm, LSL #1]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ld3b_z_p_bi_8" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3b_z_p_bi_8.html">LD3B {Z.B,Z.B,Z.B},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld3b_z_p_bi_8.html">LD3B { Zt1.B-Zt3.B }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ld4b_z_p_bi_8" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4b_z_p_bi_8.html">LD4B {Z.B,Z.B,Z.B,Z.B},P/Z,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld4b_z_p_bi_8.html">LD4B { Zt1.B-Zt4.B }, Pg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div></td>
</tr><tr><th>load and broadcast</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>load and replicate 128-bit segment</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>load and replicate 256-bit segment</th><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th rowspan="2" colspan="2"></th>
							<th colspan="3">register lane size</th>
						</tr>
						<tr>
							<th>128-bit</th>
							<th>64-bit</th>
							<th>32-bit</th>
						</tr>
					<tr><th rowspan="5">memory</th><th>128-bit</th><td></td>
<td></td>
<td></td>
</tr><tr><th>64-bit</th><td></td>
<td><div><div><p>svld1_gather[_u64base]_offset_{s,u,f}64</p></div></div><div><div><p>svld1_gather_[{s,u}64]index[_{s,u,f}64]</p></div></div><div><div><p>svld1_gather_[{s,u}64]offset[_{s,u,f}64]</p></div></div><div><div><p><span><a id="ld1d_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_z_p_bz_xt_lsl_64.html">LD1D {Z.D},P/Z,[X,Z.D,{S,U}XTW #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_z_p_bz_xt_lsl_64.html">LD1D { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #3]</a></span></p></div></div><div><div><p><span><a id="ld1d_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_z_p_bz_xt_64.html">LD1D {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1d_z_p_bz_xt_64.html">LD1D { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td></td>
</tr><tr><th>32-bit</th><td></td>
<td><div><div><p>svld1uw_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svld1uw_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svld1uw_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svld1sw_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svld1sw_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svld1sw_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p><span><a id="ld1w_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_lsl_64.html">LD1W {Z.D},P/Z,[X,Z.D,{S,U}XTW #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_lsl_64.html">LD1W { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #2]</a></span></p></div></div><div><div><p><span><a id="ld1w_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_64.html">LD1W {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_64.html">LD1W { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ld1sw_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sw_z_p_bz_xt_lsl_64.html">LD1SW {Z.D},P/Z,[X,Z.D,{S,U}XTW #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sw_z_p_bz_xt_lsl_64.html">LD1SW { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #2]</a></span></p></div></div><div><div><p><span><a id="ld1sw_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sw_z_p_bz_xt_64.html">LD1SW {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sw_z_p_bz_xt_64.html">LD1SW { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svld1_gather[_u32base]_offset_{s,u,f}32</p></div></div><div><div><p><span><a id="ld1w_z_p_bz_xt_lsl_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_lsl_32.html">LD1W {Z.S},P/Z,[X,Z.S,{S,U}XTW #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_lsl_32.html">LD1W { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW #2]</a></span></p></div><div><p>svld1_gather_[{s,u}32]index[_{s,u,f}32]</p></div></div><div><div><p><span><a id="ld1w_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_32.html">LD1W {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1w_z_p_bz_xt_32.html">LD1W { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svld1_gather_[{s,u}32]offset[_{s,u,f}32]</p></div></div></td>
</tr><tr><th>16-bit</th><td></td>
<td><div><div><p>svld1uh_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svld1uh_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svld1uh_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svld1sh_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svld1sh_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svld1sh_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p><span><a id="ld1h_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_lsl_64.html">LD1H {Z.D},P/Z,[X,Z.D,{S,U}XTW #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_lsl_64.html">LD1H { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #1]</a></span></p></div></div><div><div><p><span><a id="ld1h_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_64.html">LD1H {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_64.html">LD1H { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ld1sh_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_lsl_64.html">LD1SH {Z.D},P/Z,[X,Z.D,{S,U}XTW #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_lsl_64.html">LD1SH { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #1]</a></span></p></div></div><div><div><p><span><a id="ld1sh_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_64.html">LD1SH {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_64.html">LD1SH { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svld1uh_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p><span><a id="ld1h_z_p_bz_xt_lsl_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_lsl_32.html">LD1H {Z.S},P/Z,[X,Z.S,{S,U}XTW #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_lsl_32.html">LD1H { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW #1]</a></span></p></div><div><p>svld1uh_gather_[{s,u}32]index_{s,u}32</p></div></div><div><div><p><span><a id="ld1h_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_32.html">LD1H {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1h_z_p_bz_xt_32.html">LD1H { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svld1uh_gather_[{s,u}32]offset_{s,u}32</p></div></div><div><div><p>svld1sh_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p><span><a id="ld1sh_z_p_bz_xt_lsl_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_lsl_32.html">LD1SH {Z.S},P/Z,[X,Z.S,{S,U}XTW #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_lsl_32.html">LD1SH { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW #1]</a></span></p></div><div><p>svld1sh_gather_[{s,u}32]index_{s,u}32</p></div></div><div><div><p><span><a id="ld1sh_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_32.html">LD1SH {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sh_z_p_bz_xt_32.html">LD1SH { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svld1sh_gather_[{s,u}32]offset_{s,u}32</p></div></div></td>
</tr><tr><th>8-bit</th><td></td>
<td><div><div><p>svld1ub_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svld1ub_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svld1sb_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svld1sb_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p><span><a id="ld1b_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1b_z_p_bz_xt_64.html">LD1B {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1b_z_p_bz_xt_64.html">LD1B { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ld1sb_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sb_z_p_bz_xt_64.html">LD1SB {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sb_z_p_bz_xt_64.html">LD1SB { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svld1ub_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p><span><a id="ld1b_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1b_z_p_bz_xt_32.html">LD1B {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1b_z_p_bz_xt_32.html">LD1B { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svld1ub_gather_[{s,u}32]offset_{s,u}32</p></div></div><div><div><p>svld1sb_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p><span><a id="ld1sb_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sb_z_p_bz_xt_32.html">LD1SB {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/ld1sb_z_p_bz_xt_32.html">LD1SB { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svld1sb_gather_[{s,u}32]offset_{s,u}32</p></div></div></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>128-bit</th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>store (unpredicated)</th><td colspan="5"></td></tr><tr><th>store (predicated)</th><td></td>
<td></td>
<td></td>
<td><div><div><p>svst1_vnum[_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>store (predicated by counter)</th><td></td>
<td><div><div><p><span><a id="st1d_mz_p_bi_x4_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_mz_p_bi_x4_64.html">ST1D {Z.D,Z.D,Z.D,Z.D},PN,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_mz_p_bi_x4_64.html">ST1D { Zt1.D-Zt4.D }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st1d_mz_p_br_x4_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_mz_p_br_x4_64.html">ST1D {Z.D,Z.D,Z.D,Z.D},PN,[X,X,LSL #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_mz_p_br_x4_64.html">ST1D { Zt1.D-Zt4.D }, PNg, [Xn, Xm, LSL #3]</a></span></p></div></div></td>
<td><div><div><p><span><a id="st1w_mz_p_bi_x4_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_mz_p_bi_x4_32.html">ST1W {Z.S,Z.S,Z.S,Z.S},PN,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_mz_p_bi_x4_32.html">ST1W { Zt1.S-Zt4.S }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st1w_mz_p_br_x4_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_mz_p_br_x4_32.html">ST1W {Z.S,Z.S,Z.S,Z.S},PN,[X,X,LSL #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_mz_p_br_x4_32.html">ST1W { Zt1.S-Zt4.S }, PNg, [Xn, Xm, LSL #2]</a></span></p></div></div></td>
<td><div><div><p><span><a id="st1h_mz_p_bi_x4_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_mz_p_bi_x4_16.html">ST1H {Z.H,Z.H,Z.H,Z.H},PN,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_mz_p_bi_x4_16.html">ST1H { Zt1.H-Zt4.H }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st1h_mz_p_br_x4_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_mz_p_br_x4_16.html">ST1H {Z.H,Z.H,Z.H,Z.H},PN,[X,X,LSL #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_mz_p_br_x4_16.html">ST1H { Zt1.H-Zt4.H }, PNg, [Xn, Xm, LSL #1]</a></span></p></div></div></td>
<td><div><div><p><span><a id="st1b_mz_p_bi_x4_8" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1b_mz_p_bi_x4_8.html">ST1B {Z.B,Z.B,Z.B,Z.B},PN,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1b_mz_p_bi_x4_8.html">ST1B { Zt1.B-Zt4.B }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div></td>
</tr><tr><th>store and interleave</th><td><div><div><p><span><a id="st2q_z_p_bi_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/st2q_z_p_bi_128.html">ST2Q {Z.Q,Z.Q},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st2q_z_p_bi_128.html">ST2Q { Zt1.Q, Zt2.Q }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st2q_z_p_br_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/st2q_z_p_br_128.html">ST2Q {Z.Q,Z.Q},P,[X,X,LSL #4]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st2q_z_p_br_128.html">ST2Q { Zt1.Q, Zt2.Q }, Pg, [Xn, Xm, LSL #4]</a></span></p></div></div><div><div><p><span><a id="st3q_z_p_bi_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3q_z_p_bi_128.html">ST3Q {Z.Q,Z.Q,Z.Q},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3q_z_p_bi_128.html">ST3Q { Zt1.Q, Zt2.Q, Zt3.Q }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st3q_z_p_br_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3q_z_p_br_128.html">ST3Q {Z.Q,Z.Q,Z.Q},P,[X,X,LSL #4]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3q_z_p_br_128.html">ST3Q { Zt1.Q, Zt2.Q, Zt3.Q }, Pg, [Xn, Xm, LSL #4]</a></span></p></div></div><div><div><p><span><a id="st4q_z_p_bi_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4q_z_p_bi_128.html">ST4Q {Z.Q,Z.Q,Z.Q,Z.Q},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4q_z_p_bi_128.html">ST4Q { Zt1.Q, Zt2.Q, Zt3.Q, Zt4.Q }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st4q_z_p_br_128" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4q_z_p_br_128.html">ST4Q {Z.Q,Z.Q,Z.Q,Z.Q},P,[X,X,LSL #4]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4q_z_p_br_128.html">ST4Q { Zt1.Q, Zt2.Q, Zt3.Q, Zt4.Q }, Pg, [Xn, Xm, LSL #4]</a></span></p></div></div></td>
<td><div><div><p><span><a id="st3d_z_p_bi_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3d_z_p_bi_64.html">ST3D {Z.D,Z.D,Z.D},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3d_z_p_bi_64.html">ST3D { Zt1.D-Zt3.D }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st3d_z_p_br_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3d_z_p_br_64.html">ST3D {Z.D,Z.D,Z.D},P,[X,X,LSL #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3d_z_p_br_64.html">ST3D { Zt1.D-Zt3.D }, Pg, [Xn, Xm, LSL #3]</a></span></p></div></div><div><div><p><span><a id="st4d_z_p_bi_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4d_z_p_bi_64.html">ST4D {Z.D,Z.D,Z.D,Z.D},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4d_z_p_bi_64.html">ST4D { Zt1.D-Zt4.D }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st4d_z_p_br_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4d_z_p_br_64.html">ST4D {Z.D,Z.D,Z.D,Z.D},P,[X,X,LSL #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4d_z_p_br_64.html">ST4D { Zt1.D-Zt4.D }, Pg, [Xn, Xm, LSL #3]</a></span></p></div></div></td>
<td><div><div><p><span><a id="st3w_z_p_bi_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3w_z_p_bi_32.html">ST3W {Z.S,Z.S,Z.S},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3w_z_p_bi_32.html">ST3W { Zt1.S-Zt3.S }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st3w_z_p_br_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3w_z_p_br_32.html">ST3W {Z.S,Z.S,Z.S},P,[X,X,LSL #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3w_z_p_br_32.html">ST3W { Zt1.S-Zt3.S }, Pg, [Xn, Xm, LSL #2]</a></span></p></div></div><div><div><p><span><a id="st4w_z_p_bi_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4w_z_p_bi_32.html">ST4W {Z.S,Z.S,Z.S,Z.S},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4w_z_p_bi_32.html">ST4W { Zt1.S-Zt4.S }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st4w_z_p_br_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4w_z_p_br_32.html">ST4W {Z.S,Z.S,Z.S,Z.S},P,[X,X,LSL #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4w_z_p_br_32.html">ST4W { Zt1.S-Zt4.S }, Pg, [Xn, Xm, LSL #2]</a></span></p></div></div></td>
<td><div><div><p>svst2_vnum[_{s,u,f,bf}16]</p></div></div><div><div><p><span><a id="st3h_z_p_bi_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3h_z_p_bi_16.html">ST3H {Z.H,Z.H,Z.H},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3h_z_p_bi_16.html">ST3H { Zt1.H-Zt3.H }, Pg, [Xn, #imm, MUL VL]</a></span></p></div><div><p>svst3_vnum[_{s,u,f,bf}16]</p></div></div><div><div><p><span><a id="st3h_z_p_br_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3h_z_p_br_16.html">ST3H {Z.H,Z.H,Z.H},P,[X,X,LSL #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3h_z_p_br_16.html">ST3H { Zt1.H-Zt3.H }, Pg, [Xn, Xm, LSL #1]</a></span></p></div></div><div><div><p><span><a id="st4h_z_p_bi_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4h_z_p_bi_16.html">ST4H {Z.H,Z.H,Z.H,Z.H},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4h_z_p_bi_16.html">ST4H { Zt1.H-Zt4.H }, Pg, [Xn, #imm, MUL VL]</a></span></p></div><div><p>svst4_vnum[_{s,u,f,bf}16]</p></div></div><div><div><p><span><a id="st4h_z_p_br_16" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4h_z_p_br_16.html">ST4H {Z.H,Z.H,Z.H,Z.H},P,[X,X,LSL #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4h_z_p_br_16.html">ST4H { Zt1.H-Zt4.H }, Pg, [Xn, Xm, LSL #1]</a></span></p></div></div></td>
<td><div><div><p><span><a id="st3b_z_p_bi_8" href="https://conversationswith.rocks/computability-and-compressibility/doc/st3b_z_p_bi_8.html">ST3B {Z.B,Z.B,Z.B},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st3b_z_p_bi_8.html">ST3B { Zt1.B-Zt3.B }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="st4b_z_p_bi_8" href="https://conversationswith.rocks/computability-and-compressibility/doc/st4b_z_p_bi_8.html">ST4B {Z.B,Z.B,Z.B,Z.B},P,[X,#i,MUL VL]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st4b_z_p_bi_8.html">ST4B { Zt1.B-Zt4.B }, Pg, [Xn, #imm, MUL VL]</a></span></p></div></div></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th rowspan="2" colspan="2"></th>
							<th colspan="3">register lane size</th>
						</tr>
						<tr>
							<th>128-bit</th>
							<th>64-bit</th>
							<th>32-bit</th>
						</tr>
					<tr><th rowspan="5">memory</th><th>128-bit</th><td></td>
<td></td>
<td></td>
</tr><tr><th>64-bit</th><td></td>
<td><div><div><p>svst1_scatter[_u64base]_offset[_{s,u,f}64]</p></div></div><div><div><p>svst1_scatter_[{s,u}64]index[_{s,u,f}64]</p></div></div><div><div><p>svst1_scatter_[{s,u}64]offset[_{s,u,f}64]</p></div></div><div><div><p><span><a id="st1d_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_z_p_bz_xt_lsl_64.html">ST1D {Z.D},P,[X,Z.D,{S,U}XTW #3]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_z_p_bz_xt_lsl_64.html">ST1D { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW #3]</a></span></p></div></div><div><div><p><span><a id="st1d_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_z_p_bz_xt_64.html">ST1D {Z.D},P,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1d_z_p_bz_xt_64.html">ST1D { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td></td>
</tr><tr><th>32-bit</th><td></td>
<td><div><div><p>svst1w_scatter[_u64base]_offset[_{s,u}64]</p></div></div><div><div><p>svst1w_scatter_[{s,u}64]index[_{s,u}64]</p></div></div><div><div><p>svst1w_scatter_[{s,u}64]offset[_{s,u}64]</p></div></div><div><div><p><span><a id="st1w_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_lsl_64.html">ST1W {Z.D},P,[X,Z.D,{S,U}XTW #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_lsl_64.html">ST1W { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW #2]</a></span></p></div></div><div><div><p><span><a id="st1w_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_64.html">ST1W {Z.D},P,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_64.html">ST1W { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svst1_scatter[_u32base]_offset[_{s,u,f}32]</p></div></div><div><div><p><span><a id="st1w_z_p_bz_xt_lsl_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_lsl_32.html">ST1W {Z.S},P,[X,Z.S,{S,U}XTW #2]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_lsl_32.html">ST1W { Zt.S }, Pg, [Xn, Zm.S, {S,U}XTW #2]</a></span></p></div><div><p>svst1_scatter_[{s,u}32]index[_{s,u,f}32]</p></div></div><div><div><p><span><a id="st1w_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_32.html">ST1W {Z.S},P,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1w_z_p_bz_xt_32.html">ST1W { Zt.S }, Pg, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svst1_scatter_[{s,u}32]offset[_{s,u,f}32]</p></div></div></td>
</tr><tr><th>16-bit</th><td></td>
<td><div><div><p>svst1h_scatter[_u64base]_offset[_{s,u}64]</p></div></div><div><div><p>svst1h_scatter_[{s,u}64]index[_{s,u}64]</p></div></div><div><div><p>svst1h_scatter_[{s,u}64]offset[_{s,u}64]</p></div></div><div><div><p><span><a id="st1h_z_p_bz_xt_lsl_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_lsl_64.html">ST1H {Z.D},P,[X,Z.D,{S,U}XTW #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_lsl_64.html">ST1H { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW #1]</a></span></p></div></div><div><div><p><span><a id="st1h_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_64.html">ST1H {Z.D},P,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_64.html">ST1H { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svst1h_scatter[_u32base]_offset[_{s,u}32]</p></div></div><div><div><p><span><a id="st1h_z_p_bz_xt_lsl_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_lsl_32.html">ST1H {Z.S},P,[X,Z.S,{S,U}XTW #1]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_lsl_32.html">ST1H { Zt.S }, Pg, [Xn, Zm.S, {S,U}XTW #1]</a></span></p></div><div><p>svst1h_scatter_[{s,u}32]index[_{s,u}32]</p></div></div><div><div><p><span><a id="st1h_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_32.html">ST1H {Z.S},P,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1h_z_p_bz_xt_32.html">ST1H { Zt.S }, Pg, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svst1h_scatter_[{s,u}32]offset[_{s,u}32]</p></div></div></td>
</tr><tr><th>8-bit</th><td></td>
<td><div><div><p>svst1b_scatter[_u64base]_offset[_{s,u}64]</p></div></div><div><div><p>svst1b_scatter_[{s,u}64]offset[_{s,u}64]</p></div></div><div><div><p><span><a id="st1b_z_p_bz_xt_64" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1b_z_p_bz_xt_64.html">ST1B {Z.D},P,[X,Z.D,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1b_z_p_bz_xt_64.html">ST1B { Zt.D }, Pg, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svst1b_scatter[_u32base]_offset[_{s,u}32]</p></div></div><div><div><p><span><a id="st1b_z_p_bz_xt_32" href="https://conversationswith.rocks/computability-and-compressibility/doc/st1b_z_p_bz_xt_32.html">ST1B {Z.S},P,[X,Z.S,{S,U}XTW]</a><a href="https://conversationswith.rocks/computability-and-compressibility/doc/st1b_z_p_bz_xt_32.html">ST1B { Zt.S }, Pg, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svst1b_scatter_[{s,u}32]offset[_{s,u}32]</p></div></div></td>
</tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>load first-fault</th><td></td>
<td></td>
<td></td>
<td></td>
</tr><tr><th>load non-fault</th><td></td>
<td></td>
<td><div><div><p>svldnf1_vnum[_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>gather first-fault</th><td><div><div><p>svldff1ub_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldff1sb_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldff1uh_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldff1sh_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldff1uw_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldff1sw_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldff1_gather[_u64base]_offset_{s,u,f}64</p></div></div><div><div><p>svldff1ub_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svldff1sb_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svldff1uh_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svldff1uh_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svldff1sh_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svldff1sh_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svldff1uw_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svldff1uw_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svldff1sw_gather_[{s,u}64]index_{s,u}64</p></div></div><div><div><p>svldff1sw_gather_[{s,u}64]offset_{s,u}64</p></div></div><div><div><p>svldff1_gather_[{s,u}64]index[_{s,u,f}64]</p></div></div><div><div><p>svldff1_gather_[{s,u}64]offset[_{s,u,f}64]</p></div></div><div><div><p><span><a id="ldff1b_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1b_z_p_bz.html">LDFF1B {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1b_z_p_bz.html">LDFF1B { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ldff1sb_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1sb_z_p_bz.html">LDFF1SB {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sb_z_p_bz.html">LDFF1SB { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ldff1h_z_p_bz_xt_lsl_64" href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H {Z.D},P/Z,[X,Z.D,{S,U}XTW #1]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #1]</a></span></p></div></div><div><div><p><span><a id="ldff1h_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ldff1sh_z_p_bz_xt_lsl_64" href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH {Z.D},P/Z,[X,Z.D,{S,U}XTW #1]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #1]</a></span></p></div></div><div><div><p><span><a id="ldff1sh_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ldff1w_z_p_bz_xt_lsl_64" href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W {Z.D},P/Z,[X,Z.D,{S,U}XTW #2]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #2]</a></span></p></div></div><div><div><p><span><a id="ldff1w_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ldff1sw_z_p_bz_xt_lsl_64" href="https://docsmirror.github.io/A64/2023-06/ldff1sw_z_p_bz.html">LDFF1SW {Z.D},P/Z,[X,Z.D,{S,U}XTW #2]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sw_z_p_bz.html">LDFF1SW { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #2]</a></span></p></div></div><div><div><p><span><a id="ldff1sw_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1sw_z_p_bz.html">LDFF1SW {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sw_z_p_bz.html">LDFF1SW { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div><div><div><p><span><a id="ldff1d_z_p_bz_xt_lsl_64" href="https://docsmirror.github.io/A64/2023-06/ldff1d_z_p_bz.html">LDFF1D {Z.D},P/Z,[X,Z.D,{S,U}XTW #3]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1d_z_p_bz.html">LDFF1D { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW #3]</a></span></p></div></div><div><div><p><span><a id="ldff1d_z_p_bz_xt_64" href="https://docsmirror.github.io/A64/2023-06/ldff1d_z_p_bz.html">LDFF1D {Z.D},P/Z,[X,Z.D,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1d_z_p_bz.html">LDFF1D { Zt.D }, Pg/Z, [Xn, Zm.D, {S,U}XTW]</a></span></p></div></div></td>
<td><div><div><p>svldff1ub_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldff1sb_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldff1uh_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldff1sh_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldff1_gather[_u32base]_offset_{s,u,f}32</p></div></div><div><div><p><span><a id="ldff1b_z_p_bz_xt_32" href="https://docsmirror.github.io/A64/2023-06/ldff1b_z_p_bz.html">LDFF1B {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1b_z_p_bz.html">LDFF1B { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svldff1ub_gather_[{s,u}32]offset_{s,u}32</p></div></div><div><div><p><span><a id="ldff1sb_z_p_bz_xt_32" href="https://docsmirror.github.io/A64/2023-06/ldff1sb_z_p_bz.html">LDFF1SB {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sb_z_p_bz.html">LDFF1SB { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svldff1sb_gather_[{s,u}32]offset_{s,u}32</p></div></div><div><div><p><span><a id="ldff1h_z_p_bz_xt_lsl_32" href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H {Z.S},P/Z,[X,Z.S,{S,U}XTW #1]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW #1]</a></span></p></div><div><p>svldff1uh_gather_[{s,u}32]index_{s,u}32</p></div></div><div><div><p><span><a id="ldff1h_z_p_bz_xt_32" href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1h_z_p_bz.html">LDFF1H { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svldff1uh_gather_[{s,u}32]offset_{s,u}32</p></div></div><div><div><p><span><a id="ldff1sh_z_p_bz_xt_lsl_32" href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH {Z.S},P/Z,[X,Z.S,{S,U}XTW #1]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW #1]</a></span></p></div><div><p>svldff1sh_gather_[{s,u}32]index_{s,u}32</p></div></div><div><div><p><span><a id="ldff1sh_z_p_bz_xt_32" href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1sh_z_p_bz.html">LDFF1SH { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svldff1sh_gather_[{s,u}32]offset_{s,u}32</p></div></div><div><div><p><span><a id="ldff1w_z_p_bz_xt_lsl_32" href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W {Z.S},P/Z,[X,Z.S,{S,U}XTW #2]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW #2]</a></span></p></div><div><p>svldff1_gather_[{s,u}32]index[_{s,u,f}32]</p></div></div><div><div><p><span><a id="ldff1w_z_p_bz_xt_32" href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W {Z.S},P/Z,[X,Z.S,{S,U}XTW]</a><a href="https://docsmirror.github.io/A64/2023-06/ldff1w_z_p_bz.html">LDFF1W { Zt.S }, Pg/Z, [Xn, Zm.S, {S,U}XTW]</a></span></p></div><div><p>svldff1_gather_[{s,u}32]offset[_{s,u,f}32]</p></div></div></td>
<td></td>
<td></td>
</tr><tr><th>read first-fault register</th><td colspan="4"></td></tr><tr><th>write first-fault register</th><td colspan="4"></td></tr></tbody></div><div>
						<tbody><tr>
							<th></th>
							<th>64-bit</th>
							<th>32-bit</th>
							<th>16-bit</th>
							<th>8-bit</th>
						</tr>
					<tr><th>load non-temporal</th><td></td>
<td></td>
<td><div><div><p>svldnt1_vnum[_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>store non-temporal</th><td></td>
<td></td>
<td><div><div><p>svstnt1_vnum[_{s,u,f,bf}16]</p></div></div></td>
<td></td>
</tr><tr><th>load non-temporal (predicated by counter)</th><td><div><div><p><span><a id="ldnt1d_mz_p_bi_64_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1d_mz_p_bi.html">LDNT1D {Z.D,Z.D,Z.D,Z.D},PN/Z,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1d_mz_p_bi.html">LDNT1D { Zt1.D-Zt4.D }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ldnt1d_mz_p_br_64_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1d_mz_p_br.html">LDNT1D {Z.D,Z.D,Z.D,Z.D},PN/Z,[X,X,LSL #3]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1d_mz_p_br.html">LDNT1D { Zt1.D-Zt4.D }, PNg/Z, [Xn, Xm, LSL #3]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ldnt1w_mz_p_bi_32_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1w_mz_p_bi.html">LDNT1W {Z.S,Z.S,Z.S,Z.S},PN/Z,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1w_mz_p_bi.html">LDNT1W { Zt1.S-Zt4.S }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ldnt1w_mz_p_br_32_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1w_mz_p_br.html">LDNT1W {Z.S,Z.S,Z.S,Z.S},PN/Z,[X,X,LSL #2]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1w_mz_p_br.html">LDNT1W { Zt1.S-Zt4.S }, PNg/Z, [Xn, Xm, LSL #2]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ldnt1h_mz_p_bi_16_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1h_mz_p_bi.html">LDNT1H {Z.H,Z.H,Z.H,Z.H},PN/Z,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1h_mz_p_bi.html">LDNT1H { Zt1.H-Zt4.H }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="ldnt1h_mz_p_br_16_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1h_mz_p_br.html">LDNT1H {Z.H,Z.H,Z.H,Z.H},PN/Z,[X,X,LSL #1]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1h_mz_p_br.html">LDNT1H { Zt1.H-Zt4.H }, PNg/Z, [Xn, Xm, LSL #1]</a></span></p></div></div></td>
<td><div><div><p><span><a id="ldnt1b_mz_p_bi_8_1" href="https://docsmirror.github.io/A64/2023-06/ldnt1b_mz_p_bi.html">LDNT1B {Z.B,Z.B,Z.B,Z.B},PN/Z,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/ldnt1b_mz_p_bi.html">LDNT1B { Zt1.B-Zt4.B }, PNg/Z, [Xn, #imm, MUL VL]</a></span></p></div></div></td>
</tr><tr><th>store non-temporal (predicated by counter)</th><td><div><div><p><span><a id="stnt1d_mz_p_bi_64_1" href="https://docsmirror.github.io/A64/2023-06/stnt1d_mz_p_bi.html">STNT1D {Z.D,Z.D,Z.D,Z.D},PN,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1d_mz_p_bi.html">STNT1D { Zt1.D-Zt4.D }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="stnt1d_mz_p_br_64_1" href="https://docsmirror.github.io/A64/2023-06/stnt1d_mz_p_br.html">STNT1D {Z.D,Z.D,Z.D,Z.D},PN,[X,X,LSL #3]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1d_mz_p_br.html">STNT1D { Zt1.D-Zt4.D }, PNg, [Xn, Xm, LSL #3]</a></span></p></div></div></td>
<td><div><div><p><span><a id="stnt1w_mz_p_bi_32_1" href="https://docsmirror.github.io/A64/2023-06/stnt1w_mz_p_bi.html">STNT1W {Z.S,Z.S,Z.S,Z.S},PN,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1w_mz_p_bi.html">STNT1W { Zt1.S-Zt4.S }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="stnt1w_mz_p_br_32_1" href="https://docsmirror.github.io/A64/2023-06/stnt1w_mz_p_br.html">STNT1W {Z.S,Z.S,Z.S,Z.S},PN,[X,X,LSL #2]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1w_mz_p_br.html">STNT1W { Zt1.S-Zt4.S }, PNg, [Xn, Xm, LSL #2]</a></span></p></div></div></td>
<td><div><div><p><span><a id="stnt1h_mz_p_bi_16_1" href="https://docsmirror.github.io/A64/2023-06/stnt1h_mz_p_bi.html">STNT1H {Z.H,Z.H,Z.H,Z.H},PN,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1h_mz_p_bi.html">STNT1H { Zt1.H-Zt4.H }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div><div><div><p><span><a id="stnt1h_mz_p_br_16_1" href="https://docsmirror.github.io/A64/2023-06/stnt1h_mz_p_br.html">STNT1H {Z.H,Z.H,Z.H,Z.H},PN,[X,X,LSL #1]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1h_mz_p_br.html">STNT1H { Zt1.H-Zt4.H }, PNg, [Xn, Xm, LSL #1]</a></span></p></div></div></td>
<td><div><div><p><span><a id="stnt1b_mz_p_bi_8_1" href="https://docsmirror.github.io/A64/2023-06/stnt1b_mz_p_bi.html">STNT1B {Z.B,Z.B,Z.B,Z.B},PN,[X,#i,MUL VL]</a><a href="https://docsmirror.github.io/A64/2023-06/stnt1b_mz_p_bi.html">STNT1B { Zt1.B-Zt4.B }, PNg, [Xn, #imm, MUL VL]</a></span></p></div></div></td>
</tr><tr><th>gather non-temporal</th><td><div><div><p>svldnt1ub_gather_[{s,u}64]offset_{s,u}64</p><p>svldnt1ub_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldnt1sb_gather_[{s,u}64]offset_{s,u}64</p><p>svldnt1sb_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldnt1uh_gather_[{s,u}64]offset_{s,u}64</p><p>svldnt1uh_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldnt1sh_gather_[{s,u}64]offset_{s,u}64</p><p>svldnt1sh_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldnt1uw_gather_[{s,u}64]offset_{s,u}64</p><p>svldnt1uw_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldnt1sw_gather_[{s,u}64]offset_{s,u}64</p><p>svldnt1sw_gather[_u64base]_offset_{s,u}64</p></div></div><div><div><p>svldnt1_gather_[{s,u}64]offset[_{s,u,f}64]</p><p>svldnt1_gather[_u64base]_offset_{s,u,f}64</p></div></div></td>
<td><div><div><p>svldnt1ub_gather_[u32]offset_{s,u}32</p><p>svldnt1ub_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldnt1sb_gather_[u32]offset_{s,u}32</p><p>svldnt1sb_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldnt1uh_gather_[u32]offset_{s,u}32</p><p>svldnt1uh_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldnt1sh_gather_[u32]offset_{s,u}32</p><p>svldnt1sh_gather[_u32base]_offset_{s,u}32</p></div></div><div><div><p>svldnt1_gather_[u32]offset[_{s,u,f}32]</p><p>svldnt1_gather[_u32base]_offset_{s,u,f}32</p></div></div></td>
<td></td>
<td></td>
</tr><tr><th>scatter non-temporal</th><td><div><div><p>svstnt1b_scatter_[{s,u}64]offset[_{s,u}64]</p><p>svstnt1b_scatter[_u64base]_offset[_{s,u}64]</p></div></div><div><div><p>svstnt1h_scatter_[{s,u}64]offset[_{s,u}64]</p><p>svstnt1h_scatter[_u64base]_offset[_{s,u}64]</p></div></div><div><div><p>svstnt1w_scatter_[{s,u}64]offset[_{s,u}64]</p><p>svstnt1w_scatter[_u64base]_offset[_{s,u}64]</p></div></div><div><div><p>svstnt1_scatter_[{s,u}64]offset[_{s,u,f}64]</p><p>svstnt1_scatter[_u64base]_offset[_{s,u,f}64]</p></div></div></td>
<td><div><div><p>svstnt1b_scatter_[u32]offset[_{s,u}32]</p><p>svstnt1b_scatter[_u32base]_offset[_{s,u}32]</p></div></div><div><div><p>svstnt1h_scatter_[u32]offset[_{s,u}32]</p><p>svstnt1h_scatter[_u32base]_offset[_{s,u}32]</p></div></div><div><div><p>svstnt1_scatter_[u32]offset[_{s,u,f}32]</p><p>svstnt1_scatter[_u32base]_offset[_{s,u,f}32]</p></div></div></td>
<td></td>
<td></td>
</tr><tr><th>prefetch (gather)</th><td><div><div><p>svprfb_gather_[{s,u}64]offset</p></div></div><div><div><p>svprfb_gather[_u64base]_offset</p></div></div><div><div><p>svprfh_gather_[{s,u}64]index</p></div></div><div><div><p>svprfw_gather_[{s,u}64]index</p></div></div><div><div><p>svprfd_gather_[{s,u}64]index</p></div></div></td>
<td><div><div><p>svprfb_gather_[s32]offset</p></div></div><div><div><p>svprfb_gather_[u32]offset</p></div></div><div><div><p>svprfb_gather[_u32base]_offset</p></div></div></td>
<td></td>
<td></td>
</tr><tr><th>prefetch (contiguous)</th><td colspan="4"></td></tr></tbody></div><div>
				<tbody><tr><td></td><td>Perform a single round of AES encryption</td></tr><tr><td></td><td>Perform a single round of AES decryption</td></tr><tr><td></td><td>Perform a single round of the AES &#34;mix columns&#34; transformation</td></tr><tr><td></td><td>Perform a single round of the AES &#34;inverse mix columns&#34; transformation</td></tr>
				</tbody></div><div>
				<tbody><tr><td></td><td>Perform four rounds of SM4 encryption</td></tr><tr><td></td><td>Derive four rounds of SM4 key values</td></tr>
				</tbody></div><div>
				<tbody><tr><td></td><td>Rotate 64-bit values left by 1-bit, then xor</td></tr>
				</tbody></div><div>
				<tbody><tr><td></td><td>Add multiple of vector length in bytes</td></tr><tr><td></td><td>Add multiple of predicate length in bytes</td></tr><tr><td></td><td>Get multiple of predicate length in bytes</td></tr>
				</tbody></div><div>
				<tbody><tr><td></td><td>Compare and terminate loop</td></tr>
				</tbody></div><div>
				<tbody><tr><td></td><td>Move operations that may only be used as prefixes to certain instructions</td></tr>
				</tbody></div></div>
  </body>
</html>
