
Force Feedback Yoke.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010974  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  08010b08  08010b08  00020b08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801135c  0801135c  0003033c  2**0
                  CONTENTS
  4 .ARM          00000000  0801135c  0801135c  0003033c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801135c  0801135c  0003033c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801135c  0801135c  0002135c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011360  08011360  00021360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000033c  20000000  08011364  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003033c  2**0
                  CONTENTS
 10 .bss          00000c04  20000340  20000340  00030340  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000f44  20000f44  00030340  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003033c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000221b3  00000000  00000000  0003036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c76  00000000  00000000  0005251f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a88  00000000  00000000  00057198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001858  00000000  00000000  00058c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00008242  00000000  00000000  0005a478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024188  00000000  00000000  000626ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c26b4  00000000  00000000  00086842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00148ef6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007fb4  00000000  00000000  00148f48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000340 	.word	0x20000340
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010aec 	.word	0x08010aec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000344 	.word	0x20000344
 80001cc:	08010aec 	.word	0x08010aec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_frsub>:
 8000ba8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bac:	e002      	b.n	8000bb4 <__addsf3>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_fsub>:
 8000bb0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb4 <__addsf3>:
 8000bb4:	0042      	lsls	r2, r0, #1
 8000bb6:	bf1f      	itttt	ne
 8000bb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bbc:	ea92 0f03 	teqne	r2, r3
 8000bc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc8:	d06a      	beq.n	8000ca0 <__addsf3+0xec>
 8000bca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd2:	bfc1      	itttt	gt
 8000bd4:	18d2      	addgt	r2, r2, r3
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	4048      	eorgt	r0, r1
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	bfb8      	it	lt
 8000bde:	425b      	neglt	r3, r3
 8000be0:	2b19      	cmp	r3, #25
 8000be2:	bf88      	it	hi
 8000be4:	4770      	bxhi	lr
 8000be6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4249      	negne	r1, r1
 8000c06:	ea92 0f03 	teq	r2, r3
 8000c0a:	d03f      	beq.n	8000c8c <__addsf3+0xd8>
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	fa41 fc03 	asr.w	ip, r1, r3
 8000c14:	eb10 000c 	adds.w	r0, r0, ip
 8000c18:	f1c3 0320 	rsb	r3, r3, #32
 8000c1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__addsf3+0x78>
 8000c26:	4249      	negs	r1, r1
 8000c28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c30:	d313      	bcc.n	8000c5a <__addsf3+0xa6>
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c36:	d306      	bcc.n	8000c46 <__addsf3+0x92>
 8000c38:	0840      	lsrs	r0, r0, #1
 8000c3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3e:	f102 0201 	add.w	r2, r2, #1
 8000c42:	2afe      	cmp	r2, #254	; 0xfe
 8000c44:	d251      	bcs.n	8000cea <__addsf3+0x136>
 8000c46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4e:	bf08      	it	eq
 8000c50:	f020 0001 	biceq.w	r0, r0, #1
 8000c54:	ea40 0003 	orr.w	r0, r0, r3
 8000c58:	4770      	bx	lr
 8000c5a:	0049      	lsls	r1, r1, #1
 8000c5c:	eb40 0000 	adc.w	r0, r0, r0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	bf28      	it	cs
 8000c64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c68:	d2ed      	bcs.n	8000c46 <__addsf3+0x92>
 8000c6a:	fab0 fc80 	clz	ip, r0
 8000c6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c72:	ebb2 020c 	subs.w	r2, r2, ip
 8000c76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7a:	bfaa      	itet	ge
 8000c7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c80:	4252      	neglt	r2, r2
 8000c82:	4318      	orrge	r0, r3
 8000c84:	bfbc      	itt	lt
 8000c86:	40d0      	lsrlt	r0, r2
 8000c88:	4318      	orrlt	r0, r3
 8000c8a:	4770      	bx	lr
 8000c8c:	f092 0f00 	teq	r2, #0
 8000c90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c94:	bf06      	itte	eq
 8000c96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c9a:	3201      	addeq	r2, #1
 8000c9c:	3b01      	subne	r3, #1
 8000c9e:	e7b5      	b.n	8000c0c <__addsf3+0x58>
 8000ca0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca8:	bf18      	it	ne
 8000caa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cae:	d021      	beq.n	8000cf4 <__addsf3+0x140>
 8000cb0:	ea92 0f03 	teq	r2, r3
 8000cb4:	d004      	beq.n	8000cc0 <__addsf3+0x10c>
 8000cb6:	f092 0f00 	teq	r2, #0
 8000cba:	bf08      	it	eq
 8000cbc:	4608      	moveq	r0, r1
 8000cbe:	4770      	bx	lr
 8000cc0:	ea90 0f01 	teq	r0, r1
 8000cc4:	bf1c      	itt	ne
 8000cc6:	2000      	movne	r0, #0
 8000cc8:	4770      	bxne	lr
 8000cca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cce:	d104      	bne.n	8000cda <__addsf3+0x126>
 8000cd0:	0040      	lsls	r0, r0, #1
 8000cd2:	bf28      	it	cs
 8000cd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd8:	4770      	bx	lr
 8000cda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cde:	bf3c      	itt	cc
 8000ce0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bxcc	lr
 8000ce6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf8:	bf16      	itet	ne
 8000cfa:	4608      	movne	r0, r1
 8000cfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d00:	4601      	movne	r1, r0
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	bf06      	itte	eq
 8000d06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0a:	ea90 0f01 	teqeq	r0, r1
 8000d0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d12:	4770      	bx	lr

08000d14 <__aeabi_ui2f>:
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e004      	b.n	8000d24 <__aeabi_i2f+0x8>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_i2f>:
 8000d1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d20:	bf48      	it	mi
 8000d22:	4240      	negmi	r0, r0
 8000d24:	ea5f 0c00 	movs.w	ip, r0
 8000d28:	bf08      	it	eq
 8000d2a:	4770      	bxeq	lr
 8000d2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d30:	4601      	mov	r1, r0
 8000d32:	f04f 0000 	mov.w	r0, #0
 8000d36:	e01c      	b.n	8000d72 <__aeabi_l2f+0x2a>

08000d38 <__aeabi_ul2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e00a      	b.n	8000d5c <__aeabi_l2f+0x14>
 8000d46:	bf00      	nop

08000d48 <__aeabi_l2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__aeabi_l2f+0x14>
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	ea5f 0c01 	movs.w	ip, r1
 8000d60:	bf02      	ittt	eq
 8000d62:	4684      	moveq	ip, r0
 8000d64:	4601      	moveq	r1, r0
 8000d66:	2000      	moveq	r0, #0
 8000d68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d6c:	bf08      	it	eq
 8000d6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d76:	fabc f28c 	clz	r2, ip
 8000d7a:	3a08      	subs	r2, #8
 8000d7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d80:	db10      	blt.n	8000da4 <__aeabi_l2f+0x5c>
 8000d82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d86:	4463      	add	r3, ip
 8000d88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d94:	fa20 f202 	lsr.w	r2, r0, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f102 0220 	add.w	r2, r2, #32
 8000da8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db4:	fa21 f202 	lsr.w	r2, r1, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc2:	4770      	bx	lr

08000dc4 <FFBInit>:
 */

#include "force_feedback_controller.h"
#include "utilities.h"

void FFBInit(FFBController_t *ffb) {
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	ffb->constantGain = 0;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f04f 0200 	mov.w	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
	ffb->periodicGain = 0;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f04f 0200 	mov.w	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
	ffb->springGain = 165;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a0c      	ldr	r2, [pc, #48]	; (8000e10 <FFBInit+0x4c>)
 8000de0:	611a      	str	r2, [r3, #16]
	ffb->damperGain = 2;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000de8:	615a      	str	r2, [r3, #20]

	ffb->gain = 1;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000df0:	605a      	str	r2, [r3, #4]
	ffb->motorKtConstant = 0.0265;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <FFBInit+0x50>)
 8000df6:	601a      	str	r2, [r3, #0]
	ffb->minimumSpringForce = 0.01;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4a07      	ldr	r2, [pc, #28]	; (8000e18 <FFBInit+0x54>)
 8000dfc:	619a      	str	r2, [r3, #24]
	ffb->lockAngle = 90;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a06      	ldr	r2, [pc, #24]	; (8000e1c <FFBInit+0x58>)
 8000e02:	61da      	str	r2, [r3, #28]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	43250000 	.word	0x43250000
 8000e14:	3cd91687 	.word	0x3cd91687
 8000e18:	3c23d70a 	.word	0x3c23d70a
 8000e1c:	42b40000 	.word	0x42b40000

08000e20 <FFBComputeSpringForce>:
float FFBComputeConstantForce(FFBController_t *ffb, float amount) {
	return ffb->constantGain * amount;
}

float FFBComputeSpringForce(FFBController_t *ffb, float measuredAngle,
		float setPointAngle, float strength) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e2c:	edc7 0a01 	vstr	s1, [r7, #4]
 8000e30:	ed87 1a00 	vstr	s2, [r7]

	float constrainedStrength = ConstrainFloat(strength, -1.0f, 1.0f);
 8000e34:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8000e38:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8000e3c:	ed97 0a00 	vldr	s0, [r7]
 8000e40:	f000 fa71 	bl	8001326 <ConstrainFloat>
 8000e44:	ed87 0a04 	vstr	s0, [r7, #16]

	float force = ffb->springGain * (setPointAngle - measuredAngle) *
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	ed93 7a04 	vldr	s14, [r3, #16]
 8000e4e:	edd7 6a01 	vldr	s13, [r7, #4]
 8000e52:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e56:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e5a:	ee27 7a27 	vmul.f32	s14, s14, s15
			ffb->gain * constrainedStrength;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	edd3 7a01 	vldr	s15, [r3, #4]
	float force = ffb->springGain * (setPointAngle - measuredAngle) *
 8000e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e68:	ed97 7a04 	vldr	s14, [r7, #16]
 8000e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e70:	edc7 7a05 	vstr	s15, [r7, #20]

	//add/subtract minimum spring force based on force direction
	if(force < 0) {
 8000e74:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e80:	d509      	bpl.n	8000e96 <FFBComputeSpringForce+0x76>
		force -= ffb->minimumSpringForce;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	edd3 7a06 	vldr	s15, [r3, #24]
 8000e88:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e90:	edc7 7a05 	vstr	s15, [r7, #20]
 8000e94:	e00f      	b.n	8000eb6 <FFBComputeSpringForce+0x96>
	}
	else if (force > 0) {
 8000e96:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	dd08      	ble.n	8000eb6 <FFBComputeSpringForce+0x96>
		force += ffb->minimumSpringForce;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	edd3 7a06 	vldr	s15, [r3, #24]
 8000eaa:	ed97 7a05 	vldr	s14, [r7, #20]
 8000eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb2:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return force;
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	ee07 3a90 	vmov	s15, r3
}
 8000ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <FFBPeriodicInit>:
#include <math.h>

#define PI 3.141592653589793f

void FFBPeriodicInit(FFBPeriodic_t *peri, float amplitude, float frequency,
		float offset) {
 8000ec6:	b480      	push	{r7}
 8000ec8:	b085      	sub	sp, #20
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	60f8      	str	r0, [r7, #12]
 8000ece:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ed2:	edc7 0a01 	vstr	s1, [r7, #4]
 8000ed6:	ed87 1a00 	vstr	s2, [r7]
	// Initialize FFB periodic parameters
	peri->amplitude = amplitude;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	601a      	str	r2, [r3, #0]
	peri->frequency = frequency;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	605a      	str	r2, [r3, #4]
	peri->offset = offset;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	683a      	ldr	r2, [r7, #0]
 8000eea:	609a      	str	r2, [r3, #8]
	peri->gain = 1.0f;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000ef2:	60da      	str	r2, [r3, #12]

	// Reset time to 0
	peri->time = 0;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	611a      	str	r2, [r3, #16]
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
	...

08000f08 <CalcFFBPeriodic>:

float CalcFFBPeriodic(FFBPeriodic_t *peri, int dt) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]

	float force = sinf(peri->frequency * (2*PI) * (peri->time/1000.0f)) *
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f18:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000f84 <CalcFFBPeriodic+0x7c>
 8000f1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	691b      	ldr	r3, [r3, #16]
 8000f24:	ee07 3a90 	vmov	s15, r3
 8000f28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f2c:	ed9f 6a16 	vldr	s12, [pc, #88]	; 8000f88 <CalcFFBPeriodic+0x80>
 8000f30:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f38:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3c:	f00c fabe 	bl	800d4bc <sinf>
 8000f40:	eeb0 7a40 	vmov.f32	s14, s0
			peri->amplitude * peri->gain + peri->offset;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	edd3 7a00 	vldr	s15, [r3]
	float force = sinf(peri->frequency * (2*PI) * (peri->time/1000.0f)) *
 8000f4a:	ee27 7a27 	vmul.f32	s14, s14, s15
			peri->amplitude * peri->gain + peri->offset;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	edd3 7a02 	vldr	s15, [r3, #8]
	float force = sinf(peri->frequency * (2*PI) * (peri->time/1000.0f)) *
 8000f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f62:	edc7 7a03 	vstr	s15, [r7, #12]
	peri->time += dt;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	691a      	ldr	r2, [r3, #16]
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	441a      	add	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	611a      	str	r2, [r3, #16]

	return force;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	ee07 3a90 	vmov	s15, r3
}
 8000f78:	eeb0 0a67 	vmov.f32	s0, s15
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40c90fdb 	.word	0x40c90fdb
 8000f88:	447a0000 	.word	0x447a0000

08000f8c <PIDInit>:

#include "pid.h"

static float Abs(float x);

void PIDInit(PID_t *pid) {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
//	pid->kP = 292;//350;//250;//180;//35;
//	pid->kI = 100;//20;//60;//20;//20;//3;//7;
//	pid->kD = 0.5;//2.2;

	pid->kP = 200;//250;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a0b      	ldr	r2, [pc, #44]	; (8000fc4 <PIDInit+0x38>)
 8000f98:	601a      	str	r2, [r3, #0]
	pid->kI = 400;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <PIDInit+0x3c>)
 8000f9e:	605a      	str	r2, [r3, #4]
	pid->kD = 0.8;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <PIDInit+0x40>)
 8000fa4:	609a      	str	r2, [r3, #8]

	pid->integral = 0;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	60da      	str	r2, [r3, #12]
	pid->preError = 0;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	f04f 0200 	mov.w	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	43480000 	.word	0x43480000
 8000fc8:	43c80000 	.word	0x43c80000
 8000fcc:	3f4ccccd 	.word	0x3f4ccccd

08000fd0 <ComputePID>:

float ComputePID(PID_t *pid, float setPoint, float actual) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b088      	sub	sp, #32
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	ed87 0a02 	vstr	s0, [r7, #8]
 8000fdc:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = setPoint - actual;
 8000fe0:	ed97 7a02 	vldr	s14, [r7, #8]
 8000fe4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fec:	edc7 7a06 	vstr	s15, [r7, #24]

	//integrate only if error is large enough
	if(Abs(error) > PID_EPSILON) {
 8000ff0:	ed97 0a06 	vldr	s0, [r7, #24]
 8000ff4:	f000 f892 	bl	800111c <Abs>
 8000ff8:	eef0 7a40 	vmov.f32	s15, s0
 8000ffc:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80010f4 <ComputePID+0x124>
 8001000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001008:	dd0d      	ble.n	8001026 <ComputePID+0x56>
		pid->integral += error*PID_DT;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001010:	edd7 7a06 	vldr	s15, [r7, #24]
 8001014:	eddf 6a38 	vldr	s13, [pc, #224]	; 80010f8 <ComputePID+0x128>
 8001018:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800101c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	//constrain integral
	if(pid->integral > PID_I_MAX) {
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	edd3 7a03 	vldr	s15, [r3, #12]
 800102c:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80010fc <ComputePID+0x12c>
 8001030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001038:	dd03      	ble.n	8001042 <ComputePID+0x72>
		pid->integral = PID_I_MAX;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4a30      	ldr	r2, [pc, #192]	; (8001100 <ComputePID+0x130>)
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	e00c      	b.n	800105c <ComputePID+0x8c>
	}
	else if(pid->integral < PID_I_MIN) {
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	edd3 7a03 	vldr	s15, [r3, #12]
 8001048:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001104 <ComputePID+0x134>
 800104c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001054:	d502      	bpl.n	800105c <ComputePID+0x8c>
		pid->integral = PID_I_MIN;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	4a2b      	ldr	r2, [pc, #172]	; (8001108 <ComputePID+0x138>)
 800105a:	60da      	str	r2, [r3, #12]
	}

	float derivative = (error - pid->preError)/PID_DT;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001062:	ed97 7a06 	vldr	s14, [r7, #24]
 8001066:	ee37 7a67 	vsub.f32	s14, s14, s15
 800106a:	eddf 6a23 	vldr	s13, [pc, #140]	; 80010f8 <ComputePID+0x128>
 800106e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001072:	edc7 7a05 	vstr	s15, [r7, #20]

	float output = pid->kP*error + pid->kI*pid->integral + pid->kD*derivative;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	ed93 7a00 	vldr	s14, [r3]
 800107c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001080:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	edd3 6a01 	vldr	s13, [r3, #4]
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001094:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	edd3 6a02 	vldr	s13, [r3, #8]
 800109e:	edd7 7a05 	vldr	s15, [r7, #20]
 80010a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010aa:	edc7 7a07 	vstr	s15, [r7, #28]
	//constrain PID output
	if(output > PID_MAX) {
 80010ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80010b2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800110c <ComputePID+0x13c>
 80010b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010be:	dd02      	ble.n	80010c6 <ComputePID+0xf6>
		output = PID_MAX;
 80010c0:	4b13      	ldr	r3, [pc, #76]	; (8001110 <ComputePID+0x140>)
 80010c2:	61fb      	str	r3, [r7, #28]
 80010c4:	e00a      	b.n	80010dc <ComputePID+0x10c>
	}
	else if(output < PID_MIN) {
 80010c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80010ca:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001114 <ComputePID+0x144>
 80010ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	d501      	bpl.n	80010dc <ComputePID+0x10c>
		output = PID_MIN;
 80010d8:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <ComputePID+0x148>)
 80010da:	61fb      	str	r3, [r7, #28]
	}

	//update previous error for derivative calculation
	pid->preError = error;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	611a      	str	r2, [r3, #16]

	return output;
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	ee07 3a90 	vmov	s15, r3
}
 80010e8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	3f19999a 	.word	0x3f19999a
 80010f8:	3c23d70a 	.word	0x3c23d70a
 80010fc:	447a0000 	.word	0x447a0000
 8001100:	447a0000 	.word	0x447a0000
 8001104:	c47a0000 	.word	0xc47a0000
 8001108:	c47a0000 	.word	0xc47a0000
 800110c:	4515f000 	.word	0x4515f000
 8001110:	4515f000 	.word	0x4515f000
 8001114:	c515f000 	.word	0xc515f000
 8001118:	c515f000 	.word	0xc515f000

0800111c <Abs>:

static float Abs(float x) {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	ed87 0a01 	vstr	s0, [r7, #4]
	if(x < 0) {
 8001126:	edd7 7a01 	vldr	s15, [r7, #4]
 800112a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	d504      	bpl.n	800113e <Abs+0x22>
		return -x;
 8001134:	edd7 7a01 	vldr	s15, [r7, #4]
 8001138:	eef1 7a67 	vneg.f32	s15, s15
 800113c:	e001      	b.n	8001142 <Abs+0x26>
	}
	else{
		return x;
 800113e:	edd7 7a01 	vldr	s15, [r7, #4]
	}
}
 8001142:	eeb0 0a67 	vmov.f32	s0, s15
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <RotaryEncInit>:
#include "rotary_encoder.h"
#include "utilities.h"

static float RotaryEncCalcSpeed(RotaryEncoder_t *encoder, float deltaTimeMs);

void RotaryEncInit(RotaryEncoder_t *encoder) {
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	encoder->prevHardCount = 0;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	809a      	strh	r2, [r3, #4]
	encoder->count32 = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
	encoder->speed = 0;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	60da      	str	r2, [r3, #12]
	encoder->prevSpeedCount = 0;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
	encoder->dtCounter = 0;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
	encoder->prevDt = 0;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <RotaryEncSetCount>:

void RotaryEncSetCount(RotaryEncoder_t *encoder, int32_t count) {
 800118a:	b480      	push	{r7}
 800118c:	b083      	sub	sp, #12
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
 8001192:	6039      	str	r1, [r7, #0]
	encoder->count32 = count;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	601a      	str	r2, [r3, #0]
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <RotaryEncGetCount>:

int32_t RotaryEncGetCount(RotaryEncoder_t *encoder) {
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
	return encoder->count32;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <RotaryEncGetSpeed>:

float RotaryEncGetSpeed(RotaryEncoder_t *encoder) {
 80011be:	b480      	push	{r7}
 80011c0:	b083      	sub	sp, #12
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
	return encoder->speed;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	ee07 3a90 	vmov	s15, r3
}
 80011ce:	eeb0 0a67 	vmov.f32	s0, s15
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <RotaryEncUpdate>:


void RotaryEncUpdate(RotaryEncoder_t *encoder, uint16_t newCount,
		float deltaTimeMs) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	460b      	mov	r3, r1
 80011e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80011ea:	817b      	strh	r3, [r7, #10]

	//for speed calculation
	int32_t prevCount32 = encoder->count32;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	61fb      	str	r3, [r7, #28]

	//find change in count
	int32_t deltaCount = (int32_t)newCount - encoder->prevHardCount;
 80011f2:	897b      	ldrh	r3, [r7, #10]
 80011f4:	68fa      	ldr	r2, [r7, #12]
 80011f6:	8892      	ldrh	r2, [r2, #4]
 80011f8:	1a9b      	subs	r3, r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]

	//newCount did not wrap around
	if(Abs(deltaCount) < ENC_COUNT_WRAP_THRESHOLD) {
 80011fc:	69b8      	ldr	r0, [r7, #24]
 80011fe:	f000 f8bb 	bl	8001378 <Abs>
 8001202:	4603      	mov	r3, r0
 8001204:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8001208:	4293      	cmp	r3, r2
 800120a:	dc06      	bgt.n	800121a <RotaryEncUpdate+0x3e>
		encoder->count32 += deltaCount;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	441a      	add	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	e01d      	b.n	8001256 <RotaryEncUpdate+0x7a>
	}
	//newCount wrapped around
	else {
		//newCount underflow
		if(encoder->prevHardCount < newCount){
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	889b      	ldrh	r3, [r3, #4]
 800121e:	897a      	ldrh	r2, [r7, #10]
 8001220:	429a      	cmp	r2, r3
 8001222:	d90d      	bls.n	8001240 <RotaryEncUpdate+0x64>
			encoder->count32 -= (int32_t)0xFFFF + encoder->prevHardCount -
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	889b      	ldrh	r3, [r3, #4]
 800122c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001230:	33ff      	adds	r3, #255	; 0xff
 8001232:	8979      	ldrh	r1, [r7, #10]
 8001234:	1a5b      	subs	r3, r3, r1
					newCount + 1;
 8001236:	3301      	adds	r3, #1
			encoder->count32 -= (int32_t)0xFFFF + encoder->prevHardCount -
 8001238:	1ad2      	subs	r2, r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	e00a      	b.n	8001256 <RotaryEncUpdate+0x7a>
		}
		//newCount overflow
		else {
			encoder->count32 += (int32_t)0xFFFF - encoder->prevHardCount + 1 +
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	889b      	ldrh	r3, [r3, #4]
 8001248:	f5c3 3180 	rsb	r1, r3, #65536	; 0x10000
 800124c:	897b      	ldrh	r3, [r7, #10]
 800124e:	440b      	add	r3, r1
 8001250:	441a      	add	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	601a      	str	r2, [r3, #0]

	//TODO: switch to UnwrapAtThreshold16 function
//	encoder->count32 += UnwrapAtThreshold16(newCount, encoder->prevHardCount,
//			ENC_COUNT_WRAP_THRESHOLD);

	int32_t speedDeltaCount = encoder->count32 - encoder->prevSpeedCount;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	617b      	str	r3, [r7, #20]
	encoder->dtCounter += ENC_UPDATE_TIME_STEP;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	691b      	ldr	r3, [r3, #16]
 8001266:	1d5a      	adds	r2, r3, #5
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	611a      	str	r2, [r3, #16]
	if(Abs(speedDeltaCount) >= ENC_UPDATE_SPEED_MIN_COUNT_DELTA &&
 800126c:	6978      	ldr	r0, [r7, #20]
 800126e:	f000 f883 	bl	8001378 <Abs>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	dd23      	ble.n	80012c0 <RotaryEncUpdate+0xe4>
			encoder->dtCounter >=
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	691b      	ldr	r3, [r3, #16]
	if(Abs(speedDeltaCount) >= ENC_UPDATE_SPEED_MIN_COUNT_DELTA &&
 800127c:	2b4f      	cmp	r3, #79	; 0x4f
 800127e:	d91f      	bls.n	80012c0 <RotaryEncUpdate+0xe4>
			ENC_UPDATE_TIME_STEP*ENC_UPDATE_SPEED_SAMPLES) {

		//calculate and update speed
		encoder->speed = speedDeltaCount /
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	ee07 3a90 	vmov	s15, r3
 8001286:	eef8 6ae7 	vcvt.f32.s32	s13, s15
				(encoder->dtCounter * ENC_UPDATE_MS_SCALE);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	691b      	ldr	r3, [r3, #16]
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001296:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80012f0 <RotaryEncUpdate+0x114>
 800129a:	ee27 7a87 	vmul.f32	s14, s15, s14
		encoder->speed = speedDeltaCount /
 800129e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	edc3 7a03 	vstr	s15, [r3, #12]
		encoder->prevDt = encoder->dtCounter;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	691a      	ldr	r2, [r3, #16]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	615a      	str	r2, [r3, #20]
		encoder->dtCounter = 0;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2200      	movs	r2, #0
 80012b4:	611a      	str	r2, [r3, #16]
		encoder->prevSpeedCount = encoder->count32;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	e00f      	b.n	80012e0 <RotaryEncUpdate+0x104>
	}
	else if(encoder->dtCounter >= 500) {
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80012c8:	d30a      	bcc.n	80012e0 <RotaryEncUpdate+0x104>
		encoder->speed = 0;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	60da      	str	r2, [r3, #12]
		encoder->prevSpeedCount = encoder->count32;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	609a      	str	r2, [r3, #8]
		encoder->dtCounter = 0;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
//	}



	//update previous hardware count
	encoder->prevHardCount = newCount;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	897a      	ldrh	r2, [r7, #10]
 80012e4:	809a      	strh	r2, [r3, #4]
}
 80012e6:	bf00      	nop
 80012e8:	3720      	adds	r7, #32
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	3dcccccd 	.word	0x3dcccccd

080012f4 <Constrain>:
 *      Author: Jennyston
 */

#include "utilities.h"

int32_t Constrain(int32_t value, int32_t min, int32_t max) {
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
	if(value < min) {
 8001300:	68fa      	ldr	r2, [r7, #12]
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	429a      	cmp	r2, r3
 8001306:	da01      	bge.n	800130c <Constrain+0x18>
		return min;
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	e006      	b.n	800131a <Constrain+0x26>
	}
	else if(value > max) {
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	429a      	cmp	r2, r3
 8001312:	dd01      	ble.n	8001318 <Constrain+0x24>
		return max;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	e000      	b.n	800131a <Constrain+0x26>
	}
	else {
		return value;
 8001318:	68fb      	ldr	r3, [r7, #12]
	}
}
 800131a:	4618      	mov	r0, r3
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <ConstrainFloat>:

float ConstrainFloat(float value, float min, float max) {
 8001326:	b480      	push	{r7}
 8001328:	b085      	sub	sp, #20
 800132a:	af00      	add	r7, sp, #0
 800132c:	ed87 0a03 	vstr	s0, [r7, #12]
 8001330:	edc7 0a02 	vstr	s1, [r7, #8]
 8001334:	ed87 1a01 	vstr	s2, [r7, #4]
	if(value < min) {
 8001338:	ed97 7a03 	vldr	s14, [r7, #12]
 800133c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001348:	d501      	bpl.n	800134e <ConstrainFloat+0x28>
		return min;
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	e00b      	b.n	8001366 <ConstrainFloat+0x40>
	}
	else if(value > max) {
 800134e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001352:	edd7 7a01 	vldr	s15, [r7, #4]
 8001356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	dd01      	ble.n	8001364 <ConstrainFloat+0x3e>
		return max;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	e000      	b.n	8001366 <ConstrainFloat+0x40>
	}
	else {
		return value;
 8001364:	68fb      	ldr	r3, [r7, #12]
	}
}
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eeb0 0a67 	vmov.f32	s0, s15
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <Abs>:
			return 0xFFFF - (int32_t)currentCount + newCount + 1;
		}
	}
}

int32_t Abs(int32_t x) {
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	return x > 0 ? x : -x;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	bfb8      	it	lt
 8001386:	425b      	neglt	r3, r3
}
 8001388:	4618      	mov	r0, r3
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800139c:	1d39      	adds	r1, r7, #4
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	2201      	movs	r2, #1
 80013a4:	4803      	ldr	r0, [pc, #12]	; (80013b4 <__io_putchar+0x20>)
 80013a6:	f007 f995 	bl	80086d4 <HAL_UART_Transmit>
  return ch;
 80013aa:	687b      	ldr	r3, [r7, #4]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000544 	.word	0x20000544

080013b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
	if(htim == &htim6) {
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a2a      	ldr	r2, [pc, #168]	; (8001470 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d143      	bne.n	8001452 <HAL_TIM_PeriodElapsedCallback+0x9a>
		RotaryEncUpdate(&encoder, __HAL_TIM_GET_COUNTER(&htim4), 0.5);
 80013ca:	4b2a      	ldr	r3, [pc, #168]	; (8001474 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80013d6:	4619      	mov	r1, r3
 80013d8:	4827      	ldr	r0, [pc, #156]	; (8001478 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80013da:	f7ff feff 	bl	80011dc <RotaryEncUpdate>
		encoderBuffer[encoderBufferEnd] = RotaryEncGetCount(&encoder);
 80013de:	4b27      	ldr	r3, [pc, #156]	; (800147c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80013e0:	681e      	ldr	r6, [r3, #0]
 80013e2:	4825      	ldr	r0, [pc, #148]	; (8001478 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80013e4:	f7ff fedf 	bl	80011a6 <RotaryEncGetCount>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4a25      	ldr	r2, [pc, #148]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80013ec:	f842 3026 	str.w	r3, [r2, r6, lsl #2]

		// Add new value, subtract old value
		encoderAccumulator += encoderBuffer[encoderBufferEnd] -
 80013f0:	4b22      	ldr	r3, [pc, #136]	; (800147c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a22      	ldr	r2, [pc, #136]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80013f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
				encoderBuffer[encoderBufferStart];
 80013fa:	4b22      	ldr	r3, [pc, #136]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4920      	ldr	r1, [pc, #128]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001400:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
		encoderAccumulator += encoderBuffer[encoderBufferEnd] -
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	17da      	asrs	r2, r3, #31
 8001408:	461c      	mov	r4, r3
 800140a:	4615      	mov	r5, r2
 800140c:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	eb14 0802 	adds.w	r8, r4, r2
 8001416:	eb45 0903 	adc.w	r9, r5, r3
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800141c:	e9c3 8900 	strd	r8, r9, [r3]

		encoderBufferStart++;
 8001420:	4b18      	ldr	r3, [pc, #96]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3301      	adds	r3, #1
 8001426:	4a17      	ldr	r2, [pc, #92]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001428:	6013      	str	r3, [r2, #0]
		if(encoderBufferStart == ENCODER_BUFFER_SIZE) {
 800142a:	4b16      	ldr	r3, [pc, #88]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2b05      	cmp	r3, #5
 8001430:	d102      	bne.n	8001438 <HAL_TIM_PeriodElapsedCallback+0x80>
			encoderBufferStart = 0;
 8001432:	4b14      	ldr	r3, [pc, #80]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
		}

		encoderBufferEnd++;
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3301      	adds	r3, #1
 800143e:	4a0f      	ldr	r2, [pc, #60]	; (800147c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001440:	6013      	str	r3, [r2, #0]
		if(encoderBufferEnd == ENCODER_BUFFER_SIZE) {
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b05      	cmp	r3, #5
 8001448:	d10c      	bne.n	8001464 <HAL_TIM_PeriodElapsedCallback+0xac>
			encoderBufferEnd = 0;
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
	}
	else if(htim == &htim7) {
		MotorControllerUpdate(&controller, 2);
		//testCurrent = MotorControllerGetCurrent(&controller);
	}
}
 8001450:	e008      	b.n	8001464 <HAL_TIM_PeriodElapsedCallback+0xac>
	else if(htim == &htim7) {
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a0d      	ldr	r2, [pc, #52]	; (800148c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d104      	bne.n	8001464 <HAL_TIM_PeriodElapsedCallback+0xac>
		MotorControllerUpdate(&controller, 2);
 800145a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800145e:	480c      	ldr	r0, [pc, #48]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001460:	f000 fdc8 	bl	8001ff4 <MotorControllerUpdate>
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800146e:	bf00      	nop
 8001470:	200004ac 	.word	0x200004ac
 8001474:	20000460 	.word	0x20000460
 8001478:	200005cc 	.word	0x200005cc
 800147c:	200005fc 	.word	0x200005fc
 8001480:	200005e4 	.word	0x200005e4
 8001484:	200005f8 	.word	0x200005f8
 8001488:	20000600 	.word	0x20000600
 800148c:	200004f8 	.word	0x200004f8
 8001490:	20000680 	.word	0x20000680

08001494 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b09d      	sub	sp, #116	; 0x74
 8001498:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149a:	f001 fc03 	bl	8002ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800149e:	f000 fa67 	bl	8001970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a2:	f000 fcc9 	bl	8001e38 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014a6:	f000 fac9 	bl	8001a3c <MX_I2C1_Init>
  MX_SPI1_Init();
 80014aa:	f000 fb05 	bl	8001ab8 <MX_SPI1_Init>
  MX_TIM4_Init();
 80014ae:	f000 fbd1 	bl	8001c54 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80014b2:	f000 fc91 	bl	8001dd8 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 80014b6:	f00b fbd3 	bl	800cc60 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 80014ba:	f000 fb3b 	bl	8001b34 <MX_TIM1_Init>
  MX_TIM6_Init();
 80014be:	f000 fc1f 	bl	8001d00 <MX_TIM6_Init>
  MX_TIM7_Init();
 80014c2:	f000 fc53 	bl	8001d6c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  GameHID_t gameHID = {
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80014cc:	2300      	movs	r3, #0
 80014ce:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80014d2:	2300      	movs	r3, #0
 80014d4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
		  .joyX = 0,
		  .joyY = 0,
		  .joyB1 = 0
  };

  PIDInit(&positionPid);
 80014d8:	48c4      	ldr	r0, [pc, #784]	; (80017ec <main+0x358>)
 80014da:	f7ff fd57 	bl	8000f8c <PIDInit>
  RotaryEncInit(&encoder);
 80014de:	48c4      	ldr	r0, [pc, #784]	; (80017f0 <main+0x35c>)
 80014e0:	f7ff fe36 	bl	8001150 <RotaryEncInit>

  //TODO: Remove after testing
//  timeDivider = 0;
//  timeInMs = 0;

  encoderAccumulator = 0;
 80014e4:	49c3      	ldr	r1, [pc, #780]	; (80017f4 <main+0x360>)
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	e9c1 2300 	strd	r2, r3, [r1]
  encoderBufferStart = 0;
 80014f2:	4bc1      	ldr	r3, [pc, #772]	; (80017f8 <main+0x364>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
  encoderBufferEnd = ENCODER_NUM_SAMPLES;
 80014f8:	4bc0      	ldr	r3, [pc, #768]	; (80017fc <main+0x368>)
 80014fa:	2204      	movs	r2, #4
 80014fc:	601a      	str	r2, [r3, #0]

  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80014fe:	213c      	movs	r1, #60	; 0x3c
 8001500:	48bf      	ldr	r0, [pc, #764]	; (8001800 <main+0x36c>)
 8001502:	f006 f907 	bl	8007714 <HAL_TIM_Encoder_Start>

  PIDInit(&currentPid);
 8001506:	48bf      	ldr	r0, [pc, #764]	; (8001804 <main+0x370>)
 8001508:	f7ff fd40 	bl	8000f8c <PIDInit>
  currentPid.kP = 3580;
 800150c:	4bbd      	ldr	r3, [pc, #756]	; (8001804 <main+0x370>)
 800150e:	4abe      	ldr	r2, [pc, #760]	; (8001808 <main+0x374>)
 8001510:	601a      	str	r2, [r3, #0]
  currentPid.kI = 0;
 8001512:	4bbc      	ldr	r3, [pc, #752]	; (8001804 <main+0x370>)
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	605a      	str	r2, [r3, #4]
  currentPid.kD = 0;
 800151a:	4bba      	ldr	r3, [pc, #744]	; (8001804 <main+0x370>)
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  CurrentSenseInit(&currentSense, &hi2c1);
 8001522:	49ba      	ldr	r1, [pc, #744]	; (800180c <main+0x378>)
 8001524:	48ba      	ldr	r0, [pc, #744]	; (8001810 <main+0x37c>)
 8001526:	f001 f91f 	bl	8002768 <CurrentSenseInit>

  GPIO_t gpioMotorReverse;
  GPIOInit(&gpioMotorReverse, MOTOR_FORWARD_GPIO_Port, MOTOR_FORWARD_Pin);
 800152a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800152e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001532:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001536:	4618      	mov	r0, r3
 8001538:	f001 fb4d 	bl	8002bd6 <GPIOInit>

  GPIO_t gpioMotorForward;
  GPIOInit(&gpioMotorForward, MOTOR_REVERSE_GPIO_Port, MOTOR_REVERSE_Pin);
 800153c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001540:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001544:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001548:	4618      	mov	r0, r3
 800154a:	f001 fb44 	bl	8002bd6 <GPIOInit>

  MotorInit(&motor, &htim1, TIM_CHANNEL_3, gpioMotorReverse, gpioMotorForward);
 800154e:	aa01      	add	r2, sp, #4
 8001550:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001554:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001558:	e882 0003 	stmia.w	r2, {r0, r1}
 800155c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001562:	2208      	movs	r2, #8
 8001564:	49ab      	ldr	r1, [pc, #684]	; (8001814 <main+0x380>)
 8001566:	48ac      	ldr	r0, [pc, #688]	; (8001818 <main+0x384>)
 8001568:	f001 f9f4 	bl	8002954 <MotorInit>
  //MotorSetOffset(&motor, MOTOR_OFFSET);
  MotorStartPWM(&motor);
 800156c:	48aa      	ldr	r0, [pc, #680]	; (8001818 <main+0x384>)
 800156e:	f001 fa1d 	bl	80029ac <MotorStartPWM>

  FFBInit(&ffb);
 8001572:	48aa      	ldr	r0, [pc, #680]	; (800181c <main+0x388>)
 8001574:	f7ff fc26 	bl	8000dc4 <FFBInit>

  HAL_TIM_Base_Start_IT(&htim1);
 8001578:	48a6      	ldr	r0, [pc, #664]	; (8001814 <main+0x380>)
 800157a:	f005 fe63 	bl	8007244 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 800157e:	48a8      	ldr	r0, [pc, #672]	; (8001820 <main+0x38c>)
 8001580:	f005 fe60 	bl	8007244 <HAL_TIM_Base_Start_IT>

  while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){}
 8001584:	bf00      	nop
 8001586:	2101      	movs	r1, #1
 8001588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800158c:	f001 fea0 	bl	80032d0 <HAL_GPIO_ReadPin>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f7      	beq.n	8001586 <main+0xf2>

  //Home motor
  GPIO_t homeSensorGpio;
  GPIOInit(&homeSensorGpio, HOME_SENSOR_GPIO_Port, HOME_SENSOR_Pin);
 8001596:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800159a:	2202      	movs	r2, #2
 800159c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80015a0:	4618      	mov	r0, r3
 80015a2:	f001 fb18 	bl	8002bd6 <GPIOInit>
  HomeSensorInit(&homeSensor, homeSensorGpio);
 80015a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015aa:	e893 0006 	ldmia.w	r3, {r1, r2}
 80015ae:	489d      	ldr	r0, [pc, #628]	; (8001824 <main+0x390>)
 80015b0:	f001 f87e 	bl	80026b0 <HomeSensorInit>
  HomeSensorHome(&homeSensor, &motor);
 80015b4:	4998      	ldr	r1, [pc, #608]	; (8001818 <main+0x384>)
 80015b6:	489b      	ldr	r0, [pc, #620]	; (8001824 <main+0x390>)
 80015b8:	f001 f88e 	bl	80026d8 <HomeSensorHome>
//  while(1) {
//	  printf("%d\r\n", (int)RotaryEncGetCount(&encoder));
//  }

  //Reset encoder count after homing
  HAL_Delay(500);
 80015bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015c0:	f001 fbd6 	bl	8002d70 <HAL_Delay>
  RotaryEncSetCount(&encoder, ENCODER_HOME_OFFSET);
 80015c4:	f46f 71a8 	mvn.w	r1, #336	; 0x150
 80015c8:	4889      	ldr	r0, [pc, #548]	; (80017f0 <main+0x35c>)
 80015ca:	f7ff fdde 	bl	800118a <RotaryEncSetCount>

  printf("Homing complete\r\n");
 80015ce:	4896      	ldr	r0, [pc, #600]	; (8001828 <main+0x394>)
 80015d0:	f00d f9da 	bl	800e988 <puts>

  MotorControllerInit_t controllerInit = {
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
 80015e4:	615a      	str	r2, [r3, #20]
 80015e6:	4b8c      	ldr	r3, [pc, #560]	; (8001818 <main+0x384>)
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b81      	ldr	r3, [pc, #516]	; (80017f0 <main+0x35c>)
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	4b88      	ldr	r3, [pc, #544]	; (8001810 <main+0x37c>)
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	4b7e      	ldr	r3, [pc, #504]	; (80017ec <main+0x358>)
 80015f4:	623b      	str	r3, [r7, #32]
 80015f6:	4b83      	ldr	r3, [pc, #524]	; (8001804 <main+0x370>)
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
		  .encoder = &encoder,
		  .currentSensor = &currentSense,
		  .positionPid = &positionPid,
		  .currentPid = &currentPid,
  };
  MotorControllerInit(&controller, controllerInit);
 80015fa:	466c      	mov	r4, sp
 80015fc:	f107 031c 	add.w	r3, r7, #28
 8001600:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800160e:	4887      	ldr	r0, [pc, #540]	; (800182c <main+0x398>)
 8001610:	f000 fcb9 	bl	8001f86 <MotorControllerInit>
  HAL_TIM_Base_Start_IT(&htim7);
 8001614:	4886      	ldr	r0, [pc, #536]	; (8001830 <main+0x39c>)
 8001616:	f005 fe15 	bl	8007244 <HAL_TIM_Base_Start_IT>
//
//	  MotorControllerSetPower(&controller, motorPower);
//  }

  MotorLogger_t mLogger;
  MotorLoggerInit(&mLogger, &controller);
 800161a:	f107 030c 	add.w	r3, r7, #12
 800161e:	4983      	ldr	r1, [pc, #524]	; (800182c <main+0x398>)
 8001620:	4618      	mov	r0, r3
 8001622:	f001 fb07 	bl	8002c34 <MotorLoggerInit>
//  }
//  bool withinBounds = true;
//  float prevMotorPower = 0.0f;


  unsigned long previousTimeInMs = HAL_GetTick();
 8001626:	f001 fb97 	bl	8002d58 <HAL_GetTick>
 800162a:	65b8      	str	r0, [r7, #88]	; 0x58
  FFBPeriodicInit(&periodic, 0, 120, 0);
 800162c:	ed9f 1a81 	vldr	s2, [pc, #516]	; 8001834 <main+0x3a0>
 8001630:	eddf 0a81 	vldr	s1, [pc, #516]	; 8001838 <main+0x3a4>
 8001634:	ed9f 0a7f 	vldr	s0, [pc, #508]	; 8001834 <main+0x3a0>
 8001638:	4880      	ldr	r0, [pc, #512]	; (800183c <main+0x3a8>)
 800163a:	f7ff fc44 	bl	8000ec6 <FFBPeriodicInit>
  periodic.gain = 2.5;
 800163e:	4b7f      	ldr	r3, [pc, #508]	; (800183c <main+0x3a8>)
 8001640:	4a7f      	ldr	r2, [pc, #508]	; (8001840 <main+0x3ac>)
 8001642:	60da      	str	r2, [r3, #12]

  int32_t periFrequency = 0;
 8001644:	2300      	movs	r3, #0
 8001646:	60bb      	str	r3, [r7, #8]
  float periAmplitude = 0.0f;
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
  float sprStrength = 0.0f;
 800164e:	f04f 0300 	mov.w	r3, #0
 8001652:	603b      	str	r3, [r7, #0]
  while(1) {

	  if(flag_rx == 1){
 8001654:	4b7b      	ldr	r3, [pc, #492]	; (8001844 <main+0x3b0>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d141      	bne.n	80016e0 <main+0x24c>

		  flag_rx = 0;
 800165c:	4b79      	ldr	r3, [pc, #484]	; (8001844 <main+0x3b0>)
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
//				  ((report_buffer[1] & 0xFF) << 8) |
//				  ((report_buffer[2] & 0xFF) << 16) |
//				  ((report_buffer[3] & 0xFF) << 24));

		  //TODO: Add support for multiple force types
		  uint8_t reportId = report_buffer[0];
 8001662:	4b79      	ldr	r3, [pc, #484]	; (8001848 <main+0x3b4>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800166a:	4b77      	ldr	r3, [pc, #476]	; (8001848 <main+0x3b4>)
 800166c:	f8d3 3001 	ldr.w	r3, [r3, #1]

//		  float strength;
		  memcpy(&sprStrength, &report_buffer[1], sizeof(float));
 8001670:	603b      	str	r3, [r7, #0]
 8001672:	4b75      	ldr	r3, [pc, #468]	; (8001848 <main+0x3b4>)
 8001674:	f8d3 3005 	ldr.w	r3, [r3, #5]
		  memcpy(&periAmplitude, &report_buffer[1+sizeof(float)],
 8001678:	607b      	str	r3, [r7, #4]
 800167a:	4b73      	ldr	r3, [pc, #460]	; (8001848 <main+0x3b4>)
 800167c:	f8d3 3009 	ldr.w	r3, [r3, #9]
				  sizeof(float));
		  memcpy(&periFrequency, &report_buffer[1+sizeof(float)*2],
 8001680:	60bb      	str	r3, [r7, #8]
//
//		  MotorControllerSetPower(&controller, (int32_t)motorPower);

		  // Prepare and send aileron axis
		  int16_t aileron = (int16_t)Constrain(((
				  RotaryEncGetCount(&encoder)/200.0f) *
 8001682:	485b      	ldr	r0, [pc, #364]	; (80017f0 <main+0x35c>)
 8001684:	f7ff fd8f 	bl	80011a6 <RotaryEncGetCount>
 8001688:	ee07 0a90 	vmov	s15, r0
 800168c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001690:	eddf 6a78 	vldr	s13, [pc, #480]	; 8001874 <main+0x3e0>
 8001694:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001698:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 800184c <main+0x3b8>
 800169c:	ee67 7a87 	vmul.f32	s15, s15, s14
		  int16_t aileron = (int16_t)Constrain(((
 80016a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016a4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80016a8:	4969      	ldr	r1, [pc, #420]	; (8001850 <main+0x3bc>)
 80016aa:	ee17 0a90 	vmov	r0, s15
 80016ae:	f7ff fe21 	bl	80012f4 <Constrain>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
				  32767), -32767, 32767);

		  // Set report ID to 1
		  reportTxBuffer[0] = 0x01;
 80016b8:	4b66      	ldr	r3, [pc, #408]	; (8001854 <main+0x3c0>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
		  reportTxBuffer[1] = aileron & 0xFF;
 80016be:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	4b63      	ldr	r3, [pc, #396]	; (8001854 <main+0x3c0>)
 80016c6:	705a      	strb	r2, [r3, #1]
		  reportTxBuffer[2] = aileron >> 8;
 80016c8:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 80016cc:	121b      	asrs	r3, r3, #8
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4b60      	ldr	r3, [pc, #384]	; (8001854 <main+0x3c0>)
 80016d4:	709a      	strb	r2, [r3, #2]

		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, reportTxBuffer, 3);
 80016d6:	2203      	movs	r2, #3
 80016d8:	495e      	ldr	r1, [pc, #376]	; (8001854 <main+0x3c0>)
 80016da:	485f      	ldr	r0, [pc, #380]	; (8001858 <main+0x3c4>)
 80016dc:	f00a f956 	bl	800b98c <USBD_CUSTOM_HID_SendReport>

		  //USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, (uint8_t *)&aileron, 2);
	  }

	  if(flag == 1) {
 80016e0:	4b5e      	ldr	r3, [pc, #376]	; (800185c <main+0x3c8>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d107      	bne.n	80016f8 <main+0x264>
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, txBuffer, 64);
 80016e8:	2240      	movs	r2, #64	; 0x40
 80016ea:	495d      	ldr	r1, [pc, #372]	; (8001860 <main+0x3cc>)
 80016ec:	485a      	ldr	r0, [pc, #360]	; (8001858 <main+0x3c4>)
 80016ee:	f00a f94d 	bl	800b98c <USBD_CUSTOM_HID_SendReport>

		  flag = 0;
 80016f2:	4b5a      	ldr	r3, [pc, #360]	; (800185c <main+0x3c8>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
	  }

	  angle = (RotaryEncGetCount(&encoder)/200.0f) * 90.0f;
 80016f8:	483d      	ldr	r0, [pc, #244]	; (80017f0 <main+0x35c>)
 80016fa:	f7ff fd54 	bl	80011a6 <RotaryEncGetCount>
 80016fe:	ee07 0a90 	vmov	s15, r0
 8001702:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001706:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8001874 <main+0x3e0>
 800170a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800170e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8001878 <main+0x3e4>
 8001712:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001716:	4b53      	ldr	r3, [pc, #332]	; (8001864 <main+0x3d0>)
 8001718:	edc3 7a00 	vstr	s15, [r3]
	  float motorPower = -FFBComputeSpringForce(&ffb,
 800171c:	4b51      	ldr	r3, [pc, #324]	; (8001864 <main+0x3d0>)
 800171e:	edd3 7a00 	vldr	s15, [r3]
 8001722:	ed97 7a00 	vldr	s14, [r7]
 8001726:	eeb0 1a47 	vmov.f32	s2, s14
 800172a:	eddf 0a42 	vldr	s1, [pc, #264]	; 8001834 <main+0x3a0>
 800172e:	eeb0 0a67 	vmov.f32	s0, s15
 8001732:	483a      	ldr	r0, [pc, #232]	; (800181c <main+0x388>)
 8001734:	f7ff fb74 	bl	8000e20 <FFBComputeSpringForce>
 8001738:	eef0 7a40 	vmov.f32	s15, s0
 800173c:	eef1 7a67 	vneg.f32	s15, s15
 8001740:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
			  angle, 0.0f, sprStrength);

	  //TODO: Remove after testing
	  periodic.amplitude = periAmplitude;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a3d      	ldr	r2, [pc, #244]	; (800183c <main+0x3a8>)
 8001748:	6013      	str	r3, [r2, #0]
	  periodic.frequency = periFrequency;
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	ee07 3a90 	vmov	s15, r3
 8001750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001754:	4b39      	ldr	r3, [pc, #228]	; (800183c <main+0x3a8>)
 8001756:	edc3 7a01 	vstr	s15, [r3, #4]

	  uint32_t timeInMs = HAL_GetTick();
 800175a:	f001 fafd 	bl	8002d58 <HAL_GetTick>
 800175e:	6538      	str	r0, [r7, #80]	; 0x50
	  motorPower += CalcFFBPeriodic(&periodic, timeInMs - previousTimeInMs)
 8001760:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001762:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	4619      	mov	r1, r3
 8001768:	4834      	ldr	r0, [pc, #208]	; (800183c <main+0x3a8>)
 800176a:	f7ff fbcd 	bl	8000f08 <CalcFFBPeriodic>
 800176e:	eef0 7a40 	vmov.f32	s15, s0
			  * 1000.0f;
 8001772:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001868 <main+0x3d4>
 8001776:	ee67 7a87 	vmul.f32	s15, s15, s14
	  motorPower += CalcFFBPeriodic(&periodic, timeInMs - previousTimeInMs)
 800177a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800177e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001782:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	  previousTimeInMs = timeInMs;
 8001786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001788:	65bb      	str	r3, [r7, #88]	; 0x58

	  avgAngle = ((((float)encoderAccumulator)/ENCODER_NUM_SAMPLES)/
 800178a:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <main+0x360>)
 800178c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fad8 	bl	8000d48 <__aeabi_l2f>
 8001798:	ee06 0a90 	vmov	s13, r0
 800179c:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 80017a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017a4:	eddf 6a33 	vldr	s13, [pc, #204]	; 8001874 <main+0x3e0>
 80017a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
			  200.0f) * 90.0f;
 80017ac:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001878 <main+0x3e4>
 80017b0:	ee67 7a87 	vmul.f32	s15, s15, s14
	  avgAngle = ((((float)encoderAccumulator)/ENCODER_NUM_SAMPLES)/
 80017b4:	4b2d      	ldr	r3, [pc, #180]	; (800186c <main+0x3d8>)
 80017b6:	edc3 7a00 	vstr	s15, [r3]

	  if(angle > 90.0f || angle < -90.0f) {
 80017ba:	4b2a      	ldr	r3, [pc, #168]	; (8001864 <main+0x3d0>)
 80017bc:	edd3 7a00 	vldr	s15, [r3]
 80017c0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001878 <main+0x3e4>
 80017c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	dc0a      	bgt.n	80017e4 <main+0x350>
 80017ce:	4b25      	ldr	r3, [pc, #148]	; (8001864 <main+0x3d0>)
 80017d0:	edd3 7a00 	vldr	s15, [r3]
 80017d4:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001870 <main+0x3dc>
 80017d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e0:	f140 8093 	bpl.w	800190a <main+0x476>
		  float speed = (RotaryEncGetSpeed(&encoder)/200.0f) * 90.0f;
 80017e4:	4802      	ldr	r0, [pc, #8]	; (80017f0 <main+0x35c>)
 80017e6:	f7ff fcea 	bl	80011be <RotaryEncGetSpeed>
 80017ea:	e047      	b.n	800187c <main+0x3e8>
 80017ec:	2000060c 	.word	0x2000060c
 80017f0:	200005cc 	.word	0x200005cc
 80017f4:	20000600 	.word	0x20000600
 80017f8:	200005f8 	.word	0x200005f8
 80017fc:	200005fc 	.word	0x200005fc
 8001800:	20000460 	.word	0x20000460
 8001804:	20000620 	.word	0x20000620
 8001808:	455fc000 	.word	0x455fc000
 800180c:	2000035c 	.word	0x2000035c
 8001810:	20000608 	.word	0x20000608
 8001814:	20000414 	.word	0x20000414
 8001818:	20000634 	.word	0x20000634
 800181c:	20000658 	.word	0x20000658
 8001820:	200004ac 	.word	0x200004ac
 8001824:	20000678 	.word	0x20000678
 8001828:	08010b08 	.word	0x08010b08
 800182c:	20000680 	.word	0x20000680
 8001830:	200004f8 	.word	0x200004f8
 8001834:	00000000 	.word	0x00000000
 8001838:	42f00000 	.word	0x42f00000
 800183c:	20000734 	.word	0x20000734
 8001840:	40200000 	.word	0x40200000
 8001844:	20000729 	.word	0x20000729
 8001848:	200006e8 	.word	0x200006e8
 800184c:	46fffe00 	.word	0x46fffe00
 8001850:	ffff8001 	.word	0xffff8001
 8001854:	200006a4 	.word	0x200006a4
 8001858:	2000075c 	.word	0x2000075c
 800185c:	20000728 	.word	0x20000728
 8001860:	200006a8 	.word	0x200006a8
 8001864:	20000730 	.word	0x20000730
 8001868:	447a0000 	.word	0x447a0000
 800186c:	2000072c 	.word	0x2000072c
 8001870:	c2b40000 	.word	0xc2b40000
 8001874:	43480000 	.word	0x43480000
 8001878:	42b40000 	.word	0x42b40000
 800187c:	eeb0 7a40 	vmov.f32	s14, s0
 8001880:	ed5f 6a04 	vldr	s13, [pc, #-16]	; 8001874 <main+0x3e0>
 8001884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001888:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8001878 <main+0x3e4>
 800188c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001890:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		  derivativeTerm = speed * endStopKd;
 8001894:	4b2c      	ldr	r3, [pc, #176]	; (8001948 <main+0x4b4>)
 8001896:	ed93 7a00 	vldr	s14, [r3]
 800189a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800189e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a2:	4b2a      	ldr	r3, [pc, #168]	; (800194c <main+0x4b8>)
 80018a4:	edc3 7a00 	vstr	s15, [r3]
//			  }
//			  else if(derivativeTerm < 0 && angle < 0) {
//				  //derivativeTerm = 0;
//			  }

		  float error = angle > 90.0f ? angle - 89.5f : angle + 89.5f;
 80018a8:	4b29      	ldr	r3, [pc, #164]	; (8001950 <main+0x4bc>)
 80018aa:	edd3 7a00 	vldr	s15, [r3]
 80018ae:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001954 <main+0x4c0>
 80018b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	dd07      	ble.n	80018cc <main+0x438>
 80018bc:	4b24      	ldr	r3, [pc, #144]	; (8001950 <main+0x4bc>)
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001958 <main+0x4c4>
 80018c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80018ca:	e006      	b.n	80018da <main+0x446>
 80018cc:	4b20      	ldr	r3, [pc, #128]	; (8001950 <main+0x4bc>)
 80018ce:	edd3 7a00 	vldr	s15, [r3]
 80018d2:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001958 <main+0x4c4>
 80018d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018da:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

		  motorPower += UINT16_MAX * (error * endStopKp +
 80018de:	4b1f      	ldr	r3, [pc, #124]	; (800195c <main+0x4c8>)
 80018e0:	ed93 7a00 	vldr	s14, [r3]
 80018e4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80018e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018ec:	4b17      	ldr	r3, [pc, #92]	; (800194c <main+0x4b8>)
 80018ee:	edd3 7a00 	vldr	s15, [r3]
 80018f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001960 <main+0x4cc>
 80018fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018fe:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001906:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
				   derivativeTerm);
	  }

	  motorPower = ConstrainFloat(motorPower, -UINT16_MAX, UINT16_MAX);
 800190a:	ed9f 1a15 	vldr	s2, [pc, #84]	; 8001960 <main+0x4cc>
 800190e:	eddf 0a15 	vldr	s1, [pc, #84]	; 8001964 <main+0x4d0>
 8001912:	ed97 0a17 	vldr	s0, [r7, #92]	; 0x5c
 8001916:	f7ff fd06 	bl	8001326 <ConstrainFloat>
 800191a:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	  MotorControllerSetPower(&controller, (int32_t)motorPower);
 800191e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001922:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001926:	ee17 1a90 	vmov	r1, s15
 800192a:	480f      	ldr	r0, [pc, #60]	; (8001968 <main+0x4d4>)
 800192c:	f000 fb4f 	bl	8001fce <MotorControllerSetPower>

	  //TODO: Remove. For logging
	  motorPowerLog = motorPower;
 8001930:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001934:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001938:	ee17 2a90 	vmov	r2, s15
 800193c:	4b0b      	ldr	r3, [pc, #44]	; (800196c <main+0x4d8>)
 800193e:	601a      	str	r2, [r3, #0]

	  HAL_Delay(1);
 8001940:	2001      	movs	r0, #1
 8001942:	f001 fa15 	bl	8002d70 <HAL_Delay>
  while(1) {
 8001946:	e685      	b.n	8001654 <main+0x1c0>
 8001948:	20000004 	.word	0x20000004
 800194c:	20000654 	.word	0x20000654
 8001950:	20000730 	.word	0x20000730
 8001954:	42b40000 	.word	0x42b40000
 8001958:	42b30000 	.word	0x42b30000
 800195c:	20000000 	.word	0x20000000
 8001960:	477fff00 	.word	0x477fff00
 8001964:	c77fff00 	.word	0xc77fff00
 8001968:	20000680 	.word	0x20000680
 800196c:	20000748 	.word	0x20000748

08001970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b09e      	sub	sp, #120	; 0x78
 8001974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001976:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800197a:	2228      	movs	r2, #40	; 0x28
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f00c fb22 	bl	800dfc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001984:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001994:	463b      	mov	r3, r7
 8001996:	223c      	movs	r2, #60	; 0x3c
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f00c fb14 	bl	800dfc8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80019a0:	2303      	movs	r3, #3
 80019a2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019a4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80019a8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019aa:	2300      	movs	r3, #0
 80019ac:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019ae:	2301      	movs	r3, #1
 80019b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019b2:	2310      	movs	r3, #16
 80019b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b6:	2302      	movs	r3, #2
 80019b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019be:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80019c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80019c4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019ca:	4618      	mov	r0, r3
 80019cc:	f003 ff14 	bl	80057f8 <HAL_RCC_OscConfig>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80019d6:	f000 fad1 	bl	8001f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019da:	230f      	movs	r3, #15
 80019dc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019de:	2302      	movs	r3, #2
 80019e0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019e2:	2300      	movs	r3, #0
 80019e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019f4:	2101      	movs	r1, #1
 80019f6:	4618      	mov	r0, r3
 80019f8:	f004 ff3c 	bl	8006874 <HAL_RCC_ClockConfig>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001a02:	f000 fabb 	bl	8001f7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <SystemClock_Config+0xc8>)
 8001a08:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001a12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a16:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f005 f95e 	bl	8006ce0 <HAL_RCCEx_PeriphCLKConfig>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001a2a:	f000 faa7 	bl	8001f7c <Error_Handler>
  }
}
 8001a2e:	bf00      	nop
 8001a30:	3778      	adds	r7, #120	; 0x78
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	00021021 	.word	0x00021021

08001a3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a40:	4b1b      	ldr	r3, [pc, #108]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a42:	4a1c      	ldr	r2, [pc, #112]	; (8001ab4 <MX_I2C1_Init+0x78>)
 8001a44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8001a46:	4b1a      	ldr	r3, [pc, #104]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a48:	f240 220b 	movw	r2, #523	; 0x20b
 8001a4c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a4e:	4b18      	ldr	r3, [pc, #96]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a54:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a6c:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a78:	480d      	ldr	r0, [pc, #52]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a7a:	f001 fc59 	bl	8003330 <HAL_I2C_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a84:	f000 fa7a 	bl	8001f7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a8c:	f002 f95c 	bl	8003d48 <HAL_I2CEx_ConfigAnalogFilter>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001a96:	f000 fa71 	bl	8001f7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4804      	ldr	r0, [pc, #16]	; (8001ab0 <MX_I2C1_Init+0x74>)
 8001a9e:	f002 f99e 	bl	8003dde <HAL_I2CEx_ConfigDigitalFilter>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001aa8:	f000 fa68 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	2000035c 	.word	0x2000035c
 8001ab4:	40005400 	.word	0x40005400

08001ab8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001abc:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001abe:	4a1c      	ldr	r2, [pc, #112]	; (8001b30 <MX_SPI1_Init+0x78>)
 8001ac0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ac2:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001ac4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ac8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aca:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001ad0:	4b16      	ldr	r3, [pc, #88]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001ad2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001ad6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ade:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001aec:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001aee:	2208      	movs	r2, #8
 8001af0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001af2:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001af8:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001afe:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b04:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001b06:	2207      	movs	r2, #7
 8001b08:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b0a:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001b12:	2208      	movs	r2, #8
 8001b14:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b16:	4805      	ldr	r0, [pc, #20]	; (8001b2c <MX_SPI1_Init+0x74>)
 8001b18:	f005 fa92 	bl	8007040 <HAL_SPI_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b22:	f000 fa2b 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200003b0 	.word	0x200003b0
 8001b30:	40013000 	.word	0x40013000

08001b34 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b096      	sub	sp, #88	; 0x58
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]
 8001b56:	615a      	str	r2, [r3, #20]
 8001b58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	222c      	movs	r2, #44	; 0x2c
 8001b5e:	2100      	movs	r1, #0
 8001b60:	4618      	mov	r0, r3
 8001b62:	f00c fa31 	bl	800dfc8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b66:	4b39      	ldr	r3, [pc, #228]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b68:	4a39      	ldr	r2, [pc, #228]	; (8001c50 <MX_TIM1_Init+0x11c>)
 8001b6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b6c:	4b37      	ldr	r3, [pc, #220]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b72:	4b36      	ldr	r3, [pc, #216]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400-1;
 8001b78:	4b34      	ldr	r3, [pc, #208]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b7a:	f640 125f 	movw	r2, #2399	; 0x95f
 8001b7e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b80:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b86:	4b31      	ldr	r3, [pc, #196]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b8c:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b8e:	2280      	movs	r2, #128	; 0x80
 8001b90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b92:	482e      	ldr	r0, [pc, #184]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001b94:	f005 fbc0 	bl	8007318 <HAL_TIM_PWM_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001b9e:	f000 f9ed 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4825      	ldr	r0, [pc, #148]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001bb6:	f006 fc23 	bl	8008400 <HAL_TIMEx_MasterConfigSynchronization>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001bc0:	f000 f9dc 	bl	8001f7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bc4:	2360      	movs	r3, #96	; 0x60
 8001bc6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001be0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001be4:	2208      	movs	r2, #8
 8001be6:	4619      	mov	r1, r3
 8001be8:	4818      	ldr	r0, [pc, #96]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001bea:	f005 ff41 	bl	8007a70 <HAL_TIM_PWM_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001bf4:	f000 f9c2 	bl	8001f7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c00:	2300      	movs	r3, #0
 8001c02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c16:	2300      	movs	r3, #0
 8001c18:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4807      	ldr	r0, [pc, #28]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001c2e:	f006 fc67 	bl	8008500 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001c38:	f000 f9a0 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c3c:	4803      	ldr	r0, [pc, #12]	; (8001c4c <MX_TIM1_Init+0x118>)
 8001c3e:	f000 fb9b 	bl	8002378 <HAL_TIM_MspPostInit>

}
 8001c42:	bf00      	nop
 8001c44:	3758      	adds	r7, #88	; 0x58
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000414 	.word	0x20000414
 8001c50:	40012c00 	.word	0x40012c00

08001c54 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08c      	sub	sp, #48	; 0x30
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	2224      	movs	r2, #36	; 0x24
 8001c60:	2100      	movs	r1, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	f00c f9b0 	bl	800dfc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c68:	463b      	mov	r3, r7
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c72:	4b21      	ldr	r3, [pc, #132]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001c74:	4a21      	ldr	r2, [pc, #132]	; (8001cfc <MX_TIM4_Init+0xa8>)
 8001c76:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c78:	4b1f      	ldr	r3, [pc, #124]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7e:	4b1e      	ldr	r3, [pc, #120]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c84:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001c86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c8a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8c:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c92:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001c94:	2280      	movs	r2, #128	; 0x80
 8001c96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001ca8:	2304      	movs	r3, #4
 8001caa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 4;
 8001cb8:	2304      	movs	r3, #4
 8001cba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001cc4:	f005 fc80 	bl	80075c8 <HAL_TIM_Encoder_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001cce:	f000 f955 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cda:	463b      	mov	r3, r7
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4806      	ldr	r0, [pc, #24]	; (8001cf8 <MX_TIM4_Init+0xa4>)
 8001ce0:	f006 fb8e 	bl	8008400 <HAL_TIMEx_MasterConfigSynchronization>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001cea:	f000 f947 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cee:	bf00      	nop
 8001cf0:	3730      	adds	r7, #48	; 0x30
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000460 	.word	0x20000460
 8001cfc:	40000800 	.word	0x40000800

08001d00 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d06:	1d3b      	adds	r3, r7, #4
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d10:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d12:	4a15      	ldr	r2, [pc, #84]	; (8001d68 <MX_TIM6_Init+0x68>)
 8001d14:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24-1;
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d18:	2217      	movs	r2, #23
 8001d1a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001d22:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d28:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d2c:	2280      	movs	r2, #128	; 0x80
 8001d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d30:	480c      	ldr	r0, [pc, #48]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d32:	f005 fa30 	bl	8007196 <HAL_TIM_Base_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001d3c:	f000 f91e 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d40:	2300      	movs	r3, #0
 8001d42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	; (8001d64 <MX_TIM6_Init+0x64>)
 8001d4e:	f006 fb57 	bl	8008400 <HAL_TIMEx_MasterConfigSynchronization>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001d58:	f000 f910 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d5c:	bf00      	nop
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200004ac 	.word	0x200004ac
 8001d68:	40001000 	.word	0x40001000

08001d6c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001d7c:	4b14      	ldr	r3, [pc, #80]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001d7e:	4a15      	ldr	r2, [pc, #84]	; (8001dd4 <MX_TIM7_Init+0x68>)
 8001d80:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48-1;
 8001d82:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001d84:	222f      	movs	r2, #47	; 0x2f
 8001d86:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d88:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2000-1;
 8001d8e:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001d90:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001d94:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d96:	4b0e      	ldr	r3, [pc, #56]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001d98:	2280      	movs	r2, #128	; 0x80
 8001d9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001d9c:	480c      	ldr	r0, [pc, #48]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001d9e:	f005 f9fa 	bl	8007196 <HAL_TIM_Base_Init>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001da8:	f000 f8e8 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dac:	2300      	movs	r3, #0
 8001dae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001db4:	1d3b      	adds	r3, r7, #4
 8001db6:	4619      	mov	r1, r3
 8001db8:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <MX_TIM7_Init+0x64>)
 8001dba:	f006 fb21 	bl	8008400 <HAL_TIMEx_MasterConfigSynchronization>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001dc4:	f000 f8da 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	200004f8 	.word	0x200004f8
 8001dd4:	40001400 	.word	0x40001400

08001dd8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ddc:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001dde:	4a15      	ldr	r2, [pc, #84]	; (8001e34 <MX_USART1_UART_Init+0x5c>)
 8001de0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001de2:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001de4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001de8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dea:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001df0:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001df6:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001dfe:	220c      	movs	r2, #12
 8001e00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e02:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e08:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e0e:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e1a:	4805      	ldr	r0, [pc, #20]	; (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e1c:	f006 fc0c 	bl	8008638 <HAL_UART_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001e26:	f000 f8a9 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000544 	.word	0x20000544
 8001e34:	40013800 	.word	0x40013800

08001e38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	; 0x30
 8001e3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3e:	f107 031c 	add.w	r3, r7, #28
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
 8001e48:	609a      	str	r2, [r3, #8]
 8001e4a:	60da      	str	r2, [r3, #12]
 8001e4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e4e:	4b49      	ldr	r3, [pc, #292]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	4a48      	ldr	r2, [pc, #288]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e58:	6153      	str	r3, [r2, #20]
 8001e5a:	4b46      	ldr	r3, [pc, #280]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e62:	61bb      	str	r3, [r7, #24]
 8001e64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e66:	4b43      	ldr	r3, [pc, #268]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	4a42      	ldr	r2, [pc, #264]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e6c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001e70:	6153      	str	r3, [r2, #20]
 8001e72:	4b40      	ldr	r3, [pc, #256]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e7e:	4b3d      	ldr	r3, [pc, #244]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	4a3c      	ldr	r2, [pc, #240]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e88:	6153      	str	r3, [r2, #20]
 8001e8a:	4b3a      	ldr	r3, [pc, #232]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e96:	4b37      	ldr	r3, [pc, #220]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	4a36      	ldr	r2, [pc, #216]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea0:	6153      	str	r3, [r2, #20]
 8001ea2:	4b34      	ldr	r3, [pc, #208]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eae:	4b31      	ldr	r3, [pc, #196]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	4a30      	ldr	r2, [pc, #192]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001eb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001eb8:	6153      	str	r3, [r2, #20]
 8001eba:	4b2e      	ldr	r3, [pc, #184]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec6:	4b2b      	ldr	r3, [pc, #172]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	4a2a      	ldr	r2, [pc, #168]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001ecc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ed0:	6153      	str	r3, [r2, #20]
 8001ed2:	4b28      	ldr	r3, [pc, #160]	; (8001f74 <MX_GPIO_Init+0x13c>)
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001ee4:	4824      	ldr	r0, [pc, #144]	; (8001f78 <MX_GPIO_Init+0x140>)
 8001ee6:	f001 fa0b 	bl	8003300 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_REVERSE_Pin|MOTOR_FORWARD_Pin, GPIO_PIN_RESET);
 8001eea:	2200      	movs	r2, #0
 8001eec:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef4:	f001 fa04 	bl	8003300 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001ef8:	2337      	movs	r3, #55	; 0x37
 8001efa:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001efc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001f00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f06:	f107 031c 	add.w	r3, r7, #28
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	481a      	ldr	r0, [pc, #104]	; (8001f78 <MX_GPIO_Init+0x140>)
 8001f0e:	f001 f865 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001f12:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001f16:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f24:	f107 031c 	add.w	r3, r7, #28
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4813      	ldr	r0, [pc, #76]	; (8001f78 <MX_GPIO_Init+0x140>)
 8001f2c:	f001 f856 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin HOME_SENSOR_Pin */
  GPIO_InitStruct.Pin = B1_Pin|HOME_SENSOR_Pin;
 8001f30:	2303      	movs	r3, #3
 8001f32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f34:	2300      	movs	r3, #0
 8001f36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3c:	f107 031c 	add.w	r3, r7, #28
 8001f40:	4619      	mov	r1, r3
 8001f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f46:	f001 f849 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_REVERSE_Pin MOTOR_FORWARD_Pin */
  GPIO_InitStruct.Pin = MOTOR_REVERSE_Pin|MOTOR_FORWARD_Pin;
 8001f4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f50:	2301      	movs	r3, #1
 8001f52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5c:	f107 031c 	add.w	r3, r7, #28
 8001f60:	4619      	mov	r1, r3
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f66:	f001 f839 	bl	8002fdc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f6a:	bf00      	nop
 8001f6c:	3730      	adds	r7, #48	; 0x30
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000
 8001f78:	48001000 	.word	0x48001000

08001f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f80:	b672      	cpsid	i
}
 8001f82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <Error_Handler+0x8>

08001f86 <MotorControllerInit>:

static void MotorControllerCurrentUpdate(MotorController_t *controller,
		float deltaTime);

void MotorControllerInit(MotorController_t *controller,
		MotorControllerInit_t init) {
 8001f86:	b084      	sub	sp, #16
 8001f88:	b4b0      	push	{r4, r5, r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	f107 001c 	add.w	r0, r7, #28
 8001f94:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	controller->init = init;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	461d      	mov	r5, r3
 8001f9c:	f107 041c 	add.w	r4, r7, #28
 8001fa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fa8:	e885 0003 	stmia.w	r5, {r0, r1}
//	controller->init.encoder = encoder;
//
//	controller->init.positionPid = positionPid;
//	controller->init.currentPid = currentPid;

	controller->mode = MOTOR_CONTROL_POWER;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2020 	strb.w	r2, [r3, #32]
	controller->currentSetPoint = 0;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	61da      	str	r2, [r3, #28]
	controller->positionSetPoint = 0;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	619a      	str	r2, [r3, #24]
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bcb0      	pop	{r4, r5, r7}
 8001fca:	b004      	add	sp, #16
 8001fcc:	4770      	bx	lr

08001fce <MotorControllerSetPower>:

void MotorControllerSetPower(MotorController_t *controller, int32_t power) {
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	6039      	str	r1, [r7, #0]
	controller->mode = MOTOR_CONTROL_POWER;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2020 	strb.w	r2, [r3, #32]
	MotorSetPower(controller->init.motor, power);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	6839      	ldr	r1, [r7, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 fdc3 	bl	8002b72 <MotorSetPower>
}
 8001fec:	bf00      	nop
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <MotorControllerUpdate>:

float MotorControllerGetSpeed(MotorController_t *controller) {
	return RotaryEncGetSpeed(controller->init.encoder);
}

void MotorControllerUpdate(MotorController_t *controller, float deltaTime) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	ed87 0a00 	vstr	s0, [r7]
	if(controller->mode == MOTOR_CONTROL_POSITION) {
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d105      	bne.n	8002016 <MotorControllerUpdate+0x22>
		MotorControllerPositionUpdate(controller, deltaTime);
 800200a:	ed97 0a00 	vldr	s0, [r7]
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f80f 	bl	8002032 <MotorControllerPositionUpdate>
	}
	else if(controller->mode == MOTOR_CONTROL_CURRENT) {
		MotorControllerCurrentUpdate(controller, deltaTime);
	}
}
 8002014:	e009      	b.n	800202a <MotorControllerUpdate+0x36>
	else if(controller->mode == MOTOR_CONTROL_CURRENT) {
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3020 	ldrb.w	r3, [r3, #32]
 800201c:	2b02      	cmp	r3, #2
 800201e:	d104      	bne.n	800202a <MotorControllerUpdate+0x36>
		MotorControllerCurrentUpdate(controller, deltaTime);
 8002020:	ed97 0a00 	vldr	s0, [r7]
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 f811 	bl	800204c <MotorControllerCurrentUpdate>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <MotorControllerPositionUpdate>:

//TODO: implement
static void MotorControllerPositionUpdate(MotorController_t *controller,
		float deltaTime) {
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	ed87 0a00 	vstr	s0, [r7]

}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
	...

0800204c <MotorControllerCurrentUpdate>:

static void MotorControllerCurrentUpdate(MotorController_t *controller,
		float deltaTime) {
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	ed87 0a00 	vstr	s0, [r7]
	float actualCurrent = CurrentSenseGetCurrent(
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4618      	mov	r0, r3
 800205e:	f000 fba5 	bl	80027ac <CurrentSenseGetCurrent>
 8002062:	ed87 0a03 	vstr	s0, [r7, #12]
			controller->init.currentSensor);

	//determine actual current direction
	if(MotorGetDirection(controller->init.motor) == DIR_FORWARD) {
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f000 fceb 	bl	8002a46 <MotorGetDirection>
 8002070:	4603      	mov	r3, r0
 8002072:	2b02      	cmp	r3, #2
 8002074:	d00d      	beq.n	8002092 <MotorControllerCurrentUpdate+0x46>
		//do nothing
	}
	else if(MotorGetDirection(controller->init.motor) == DIR_REVERSE) {
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f000 fce3 	bl	8002a46 <MotorGetDirection>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d105      	bne.n	8002092 <MotorControllerCurrentUpdate+0x46>
		//flip actual current direction
		actualCurrent *= -1;
 8002086:	edd7 7a03 	vldr	s15, [r7, #12]
 800208a:	eef1 7a67 	vneg.f32	s15, s15
 800208e:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	//calculate PID for motor output power
	int32_t motorPower = ComputePID(controller->init.currentPid,
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695a      	ldr	r2, [r3, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	edd3 7a07 	vldr	s15, [r3, #28]
 800209c:	edd7 0a03 	vldr	s1, [r7, #12]
 80020a0:	eeb0 0a67 	vmov.f32	s0, s15
 80020a4:	4610      	mov	r0, r2
 80020a6:	f7fe ff93 	bl	8000fd0 <ComputePID>
 80020aa:	eef0 7a40 	vmov.f32	s15, s0
 80020ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020b2:	ee17 3a90 	vmov	r3, s15
 80020b6:	60bb      	str	r3, [r7, #8]
			controller->currentSetPoint, actualCurrent);
	MotorSetPower(controller->init.motor, motorPower);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 fd57 	bl	8002b72 <MotorSetPower>

	testCurrent = actualCurrent;
 80020c4:	4a03      	ldr	r2, [pc, #12]	; (80020d4 <MotorControllerCurrentUpdate+0x88>)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6013      	str	r3, [r2, #0]
}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	2000074c 	.word	0x2000074c

080020d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020de:	4b0f      	ldr	r3, [pc, #60]	; (800211c <HAL_MspInit+0x44>)
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	4a0e      	ldr	r2, [pc, #56]	; (800211c <HAL_MspInit+0x44>)
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	6193      	str	r3, [r2, #24]
 80020ea:	4b0c      	ldr	r3, [pc, #48]	; (800211c <HAL_MspInit+0x44>)
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	607b      	str	r3, [r7, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f6:	4b09      	ldr	r3, [pc, #36]	; (800211c <HAL_MspInit+0x44>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	4a08      	ldr	r2, [pc, #32]	; (800211c <HAL_MspInit+0x44>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	61d3      	str	r3, [r2, #28]
 8002102:	4b06      	ldr	r3, [pc, #24]	; (800211c <HAL_MspInit+0x44>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800210e:	2007      	movs	r0, #7
 8002110:	f000 ff22 	bl	8002f58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000

08002120 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a17      	ldr	r2, [pc, #92]	; (800219c <HAL_I2C_MspInit+0x7c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d127      	bne.n	8002192 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <HAL_I2C_MspInit+0x80>)
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	4a16      	ldr	r2, [pc, #88]	; (80021a0 <HAL_I2C_MspInit+0x80>)
 8002148:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800214c:	6153      	str	r3, [r2, #20]
 800214e:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <HAL_I2C_MspInit+0x80>)
 8002150:	695b      	ldr	r3, [r3, #20]
 8002152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800215a:	23c0      	movs	r3, #192	; 0xc0
 800215c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800215e:	2312      	movs	r3, #18
 8002160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002162:	2301      	movs	r3, #1
 8002164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002166:	2303      	movs	r3, #3
 8002168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800216a:	2304      	movs	r3, #4
 800216c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800216e:	f107 0314 	add.w	r3, r7, #20
 8002172:	4619      	mov	r1, r3
 8002174:	480b      	ldr	r0, [pc, #44]	; (80021a4 <HAL_I2C_MspInit+0x84>)
 8002176:	f000 ff31 	bl	8002fdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800217a:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <HAL_I2C_MspInit+0x80>)
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <HAL_I2C_MspInit+0x80>)
 8002180:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002184:	61d3      	str	r3, [r2, #28]
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_I2C_MspInit+0x80>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002192:	bf00      	nop
 8002194:	3728      	adds	r7, #40	; 0x28
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40005400 	.word	0x40005400
 80021a0:	40021000 	.word	0x40021000
 80021a4:	48000400 	.word	0x48000400

080021a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08a      	sub	sp, #40	; 0x28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a17      	ldr	r2, [pc, #92]	; (8002224 <HAL_SPI_MspInit+0x7c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d128      	bne.n	800221c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ca:	4b17      	ldr	r3, [pc, #92]	; (8002228 <HAL_SPI_MspInit+0x80>)
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	4a16      	ldr	r2, [pc, #88]	; (8002228 <HAL_SPI_MspInit+0x80>)
 80021d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021d4:	6193      	str	r3, [r2, #24]
 80021d6:	4b14      	ldr	r3, [pc, #80]	; (8002228 <HAL_SPI_MspInit+0x80>)
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e2:	4b11      	ldr	r3, [pc, #68]	; (8002228 <HAL_SPI_MspInit+0x80>)
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	4a10      	ldr	r2, [pc, #64]	; (8002228 <HAL_SPI_MspInit+0x80>)
 80021e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021ec:	6153      	str	r3, [r2, #20]
 80021ee:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <HAL_SPI_MspInit+0x80>)
 80021f0:	695b      	ldr	r3, [r3, #20]
 80021f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80021fa:	23e0      	movs	r3, #224	; 0xe0
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002206:	2303      	movs	r3, #3
 8002208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800220a:	2305      	movs	r3, #5
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002218:	f000 fee0 	bl	8002fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	; 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40013000 	.word	0x40013000
 8002228:	40021000 	.word	0x40021000

0800222c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0a      	ldr	r2, [pc, #40]	; (8002264 <HAL_TIM_PWM_MspInit+0x38>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d10b      	bne.n	8002256 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800223e:	4b0a      	ldr	r3, [pc, #40]	; (8002268 <HAL_TIM_PWM_MspInit+0x3c>)
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	4a09      	ldr	r2, [pc, #36]	; (8002268 <HAL_TIM_PWM_MspInit+0x3c>)
 8002244:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002248:	6193      	str	r3, [r2, #24]
 800224a:	4b07      	ldr	r3, [pc, #28]	; (8002268 <HAL_TIM_PWM_MspInit+0x3c>)
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002256:	bf00      	nop
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40012c00 	.word	0x40012c00
 8002268:	40021000 	.word	0x40021000

0800226c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	; 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a17      	ldr	r2, [pc, #92]	; (80022e8 <HAL_TIM_Encoder_MspInit+0x7c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d128      	bne.n	80022e0 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800228e:	4b17      	ldr	r3, [pc, #92]	; (80022ec <HAL_TIM_Encoder_MspInit+0x80>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4a16      	ldr	r2, [pc, #88]	; (80022ec <HAL_TIM_Encoder_MspInit+0x80>)
 8002294:	f043 0304 	orr.w	r3, r3, #4
 8002298:	61d3      	str	r3, [r2, #28]
 800229a:	4b14      	ldr	r3, [pc, #80]	; (80022ec <HAL_TIM_Encoder_MspInit+0x80>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 0304 	and.w	r3, r3, #4
 80022a2:	613b      	str	r3, [r7, #16]
 80022a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a6:	4b11      	ldr	r3, [pc, #68]	; (80022ec <HAL_TIM_Encoder_MspInit+0x80>)
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	4a10      	ldr	r2, [pc, #64]	; (80022ec <HAL_TIM_Encoder_MspInit+0x80>)
 80022ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022b0:	6153      	str	r3, [r2, #20]
 80022b2:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <HAL_TIM_Encoder_MspInit+0x80>)
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80022be:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80022c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022d0:	2302      	movs	r3, #2
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4619      	mov	r1, r3
 80022da:	4805      	ldr	r0, [pc, #20]	; (80022f0 <HAL_TIM_Encoder_MspInit+0x84>)
 80022dc:	f000 fe7e 	bl	8002fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80022e0:	bf00      	nop
 80022e2:	3728      	adds	r7, #40	; 0x28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40000800 	.word	0x40000800
 80022ec:	40021000 	.word	0x40021000
 80022f0:	48000c00 	.word	0x48000c00

080022f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1a      	ldr	r2, [pc, #104]	; (800236c <HAL_TIM_Base_MspInit+0x78>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d114      	bne.n	8002330 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <HAL_TIM_Base_MspInit+0x7c>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	4a19      	ldr	r2, [pc, #100]	; (8002370 <HAL_TIM_Base_MspInit+0x7c>)
 800230c:	f043 0310 	orr.w	r3, r3, #16
 8002310:	61d3      	str	r3, [r2, #28]
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <HAL_TIM_Base_MspInit+0x7c>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800231e:	2200      	movs	r2, #0
 8002320:	2100      	movs	r1, #0
 8002322:	2036      	movs	r0, #54	; 0x36
 8002324:	f000 fe23 	bl	8002f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002328:	2036      	movs	r0, #54	; 0x36
 800232a:	f000 fe3c 	bl	8002fa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800232e:	e018      	b.n	8002362 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a0f      	ldr	r2, [pc, #60]	; (8002374 <HAL_TIM_Base_MspInit+0x80>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d113      	bne.n	8002362 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800233a:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <HAL_TIM_Base_MspInit+0x7c>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	4a0c      	ldr	r2, [pc, #48]	; (8002370 <HAL_TIM_Base_MspInit+0x7c>)
 8002340:	f043 0320 	orr.w	r3, r3, #32
 8002344:	61d3      	str	r3, [r2, #28]
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <HAL_TIM_Base_MspInit+0x7c>)
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f003 0320 	and.w	r3, r3, #32
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	2100      	movs	r1, #0
 8002356:	2037      	movs	r0, #55	; 0x37
 8002358:	f000 fe09 	bl	8002f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800235c:	2037      	movs	r0, #55	; 0x37
 800235e:	f000 fe22 	bl	8002fa6 <HAL_NVIC_EnableIRQ>
}
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40001000 	.word	0x40001000
 8002370:	40021000 	.word	0x40021000
 8002374:	40001400 	.word	0x40001400

08002378 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002380:	f107 030c 	add.w	r3, r7, #12
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a12      	ldr	r2, [pc, #72]	; (80023e0 <HAL_TIM_MspPostInit+0x68>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d11d      	bne.n	80023d6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <HAL_TIM_MspPostInit+0x6c>)
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	4a11      	ldr	r2, [pc, #68]	; (80023e4 <HAL_TIM_MspPostInit+0x6c>)
 80023a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023a4:	6153      	str	r3, [r2, #20]
 80023a6:	4b0f      	ldr	r3, [pc, #60]	; (80023e4 <HAL_TIM_MspPostInit+0x6c>)
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;
 80023b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	2300      	movs	r3, #0
 80023c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80023c4:	2306      	movs	r3, #6
 80023c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	4619      	mov	r1, r3
 80023ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023d2:	f000 fe03 	bl	8002fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80023d6:	bf00      	nop
 80023d8:	3720      	adds	r7, #32
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40012c00 	.word	0x40012c00
 80023e4:	40021000 	.word	0x40021000

080023e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a17      	ldr	r2, [pc, #92]	; (8002464 <HAL_UART_MspInit+0x7c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d127      	bne.n	800245a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800240a:	4b17      	ldr	r3, [pc, #92]	; (8002468 <HAL_UART_MspInit+0x80>)
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	4a16      	ldr	r2, [pc, #88]	; (8002468 <HAL_UART_MspInit+0x80>)
 8002410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002414:	6193      	str	r3, [r2, #24]
 8002416:	4b14      	ldr	r3, [pc, #80]	; (8002468 <HAL_UART_MspInit+0x80>)
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002422:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_UART_MspInit+0x80>)
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	4a10      	ldr	r2, [pc, #64]	; (8002468 <HAL_UART_MspInit+0x80>)
 8002428:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800242c:	6153      	str	r3, [r2, #20]
 800242e:	4b0e      	ldr	r3, [pc, #56]	; (8002468 <HAL_UART_MspInit+0x80>)
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800243a:	2330      	movs	r3, #48	; 0x30
 800243c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002446:	2303      	movs	r3, #3
 8002448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800244a:	2307      	movs	r3, #7
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800244e:	f107 0314 	add.w	r3, r7, #20
 8002452:	4619      	mov	r1, r3
 8002454:	4805      	ldr	r0, [pc, #20]	; (800246c <HAL_UART_MspInit+0x84>)
 8002456:	f000 fdc1 	bl	8002fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800245a:	bf00      	nop
 800245c:	3728      	adds	r7, #40	; 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40013800 	.word	0x40013800
 8002468:	40021000 	.word	0x40021000
 800246c:	48000800 	.word	0x48000800

08002470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002474:	e7fe      	b.n	8002474 <NMI_Handler+0x4>

08002476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800247a:	e7fe      	b.n	800247a <HardFault_Handler+0x4>

0800247c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002480:	e7fe      	b.n	8002480 <MemManage_Handler+0x4>

08002482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002486:	e7fe      	b.n	8002486 <BusFault_Handler+0x4>

08002488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800248c:	e7fe      	b.n	800248c <UsageFault_Handler+0x4>

0800248e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024bc:	f000 fc38 	bl	8002d30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80024c8:	4802      	ldr	r0, [pc, #8]	; (80024d4 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80024ca:	f001 fdcc 	bl	8004066 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000c20 	.word	0x20000c20

080024d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024dc:	4802      	ldr	r0, [pc, #8]	; (80024e8 <TIM6_DAC_IRQHandler+0x10>)
 80024de:	f005 f9a7 	bl	8007830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200004ac 	.word	0x200004ac

080024ec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80024f0:	4802      	ldr	r0, [pc, #8]	; (80024fc <TIM7_IRQHandler+0x10>)
 80024f2:	f005 f99d 	bl	8007830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200004f8 	.word	0x200004f8

08002500 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return 1;
 8002504:	2301      	movs	r3, #1
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <_kill>:

int _kill(int pid, int sig)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800251a:	f00b fd2b 	bl	800df74 <__errno>
 800251e:	4603      	mov	r3, r0
 8002520:	2216      	movs	r2, #22
 8002522:	601a      	str	r2, [r3, #0]
  return -1;
 8002524:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002528:	4618      	mov	r0, r3
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <_exit>:

void _exit (int status)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002538:	f04f 31ff 	mov.w	r1, #4294967295
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f7ff ffe7 	bl	8002510 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002542:	e7fe      	b.n	8002542 <_exit+0x12>

08002544 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	e00a      	b.n	800256c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002556:	f3af 8000 	nop.w
 800255a:	4601      	mov	r1, r0
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	60ba      	str	r2, [r7, #8]
 8002562:	b2ca      	uxtb	r2, r1
 8002564:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	3301      	adds	r3, #1
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	429a      	cmp	r2, r3
 8002572:	dbf0      	blt.n	8002556 <_read+0x12>
  }

  return len;
 8002574:	687b      	ldr	r3, [r7, #4]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b086      	sub	sp, #24
 8002582:	af00      	add	r7, sp, #0
 8002584:	60f8      	str	r0, [r7, #12]
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	e009      	b.n	80025a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	1c5a      	adds	r2, r3, #1
 8002594:	60ba      	str	r2, [r7, #8]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fe fefb 	bl	8001394 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	dbf1      	blt.n	8002590 <_write+0x12>
  }
  return len;
 80025ac:	687b      	ldr	r3, [r7, #4]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <_close>:

int _close(int file)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025de:	605a      	str	r2, [r3, #4]
  return 0;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <_isatty>:

int _isatty(int file)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025f6:	2301      	movs	r3, #1
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
	...

08002620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002628:	4a14      	ldr	r2, [pc, #80]	; (800267c <_sbrk+0x5c>)
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <_sbrk+0x60>)
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002634:	4b13      	ldr	r3, [pc, #76]	; (8002684 <_sbrk+0x64>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d102      	bne.n	8002642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800263c:	4b11      	ldr	r3, [pc, #68]	; (8002684 <_sbrk+0x64>)
 800263e:	4a12      	ldr	r2, [pc, #72]	; (8002688 <_sbrk+0x68>)
 8002640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002642:	4b10      	ldr	r3, [pc, #64]	; (8002684 <_sbrk+0x64>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4413      	add	r3, r2
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	429a      	cmp	r2, r3
 800264e:	d207      	bcs.n	8002660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002650:	f00b fc90 	bl	800df74 <__errno>
 8002654:	4603      	mov	r3, r0
 8002656:	220c      	movs	r2, #12
 8002658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800265a:	f04f 33ff 	mov.w	r3, #4294967295
 800265e:	e009      	b.n	8002674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002660:	4b08      	ldr	r3, [pc, #32]	; (8002684 <_sbrk+0x64>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002666:	4b07      	ldr	r3, [pc, #28]	; (8002684 <_sbrk+0x64>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4413      	add	r3, r2
 800266e:	4a05      	ldr	r2, [pc, #20]	; (8002684 <_sbrk+0x64>)
 8002670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002672:	68fb      	ldr	r3, [r7, #12]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	2000a000 	.word	0x2000a000
 8002680:	00000400 	.word	0x00000400
 8002684:	20000750 	.word	0x20000750
 8002688:	20000f48 	.word	0x20000f48

0800268c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <SystemInit+0x20>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002696:	4a05      	ldr	r2, [pc, #20]	; (80026ac <SystemInit+0x20>)
 8002698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800269c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <HomeSensorInit>:
 *      Author: Jennyston
 */

#include "devices/home_sensor.h"

void HomeSensorInit(HomeSensor_t *homeSensor, GPIO_t gpio) {
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	e883 0006 	stmia.w	r3, {r1, r2}
	homeSensor->gpio = gpio;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	461a      	mov	r2, r3
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80026c8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80026cc:	bf00      	nop
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <HomeSensorHome>:

void HomeSensorHome(HomeSensor_t *homeSensor, Motor_t *motor) {
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
//	//get motor spinning
//	MotorSetPower(motor, HOME_MOTOR_MAX_SPEED);
//	HAL_Delay(1000);

	//run motor at max speed and find home position
	MotorSetPower(motor, HOME_MOTOR_MAX_SPEED);
 80026e2:	f44f 61af 	mov.w	r1, #1400	; 0x578
 80026e6:	6838      	ldr	r0, [r7, #0]
 80026e8:	f000 fa43 	bl	8002b72 <MotorSetPower>
	while(GPIOGetState(&(homeSensor->gpio)) == GPIO_LOW) {
 80026ec:	bf00      	nop
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 fa83 	bl	8002bfc <GPIOGetState>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d0f8      	beq.n	80026ee <HomeSensorHome+0x16>
		//wait (do nothing)
	}

	//dead time
	MotorSetPower(motor, 0);
 80026fc:	2100      	movs	r1, #0
 80026fe:	6838      	ldr	r0, [r7, #0]
 8002700:	f000 fa37 	bl	8002b72 <MotorSetPower>
	HAL_Delay(500);
 8002704:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002708:	f000 fb32 	bl	8002d70 <HAL_Delay>

	//home position has been found, back off slowly
	MotorSetPower(motor, -HOME_MOTOR_MIN_SPEED);
 800270c:	4915      	ldr	r1, [pc, #84]	; (8002764 <HomeSensorHome+0x8c>)
 800270e:	6838      	ldr	r0, [r7, #0]
 8002710:	f000 fa2f 	bl	8002b72 <MotorSetPower>
	while(GPIOGetState(&(homeSensor->gpio)) == GPIO_HIGH) {
 8002714:	bf00      	nop
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fa6f 	bl	8002bfc <GPIOGetState>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0f8      	beq.n	8002716 <HomeSensorHome+0x3e>
		//wait (do nothing)
	}
	HAL_Delay(250);
 8002724:	20fa      	movs	r0, #250	; 0xfa
 8002726:	f000 fb23 	bl	8002d70 <HAL_Delay>

	//dead time
	MotorSetPower(motor, 0);
 800272a:	2100      	movs	r1, #0
 800272c:	6838      	ldr	r0, [r7, #0]
 800272e:	f000 fa20 	bl	8002b72 <MotorSetPower>
	HAL_Delay(500);
 8002732:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002736:	f000 fb1b 	bl	8002d70 <HAL_Delay>

	//move forward back to home position slowly
	MotorSetPower(motor, HOME_MOTOR_MIN_SPEED);
 800273a:	f240 414c 	movw	r1, #1100	; 0x44c
 800273e:	6838      	ldr	r0, [r7, #0]
 8002740:	f000 fa17 	bl	8002b72 <MotorSetPower>
	while(GPIOGetState(&(homeSensor->gpio)) == GPIO_LOW) {
 8002744:	bf00      	nop
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4618      	mov	r0, r3
 800274a:	f000 fa57 	bl	8002bfc <GPIOGetState>
 800274e:	4603      	mov	r3, r0
 8002750:	2b01      	cmp	r3, #1
 8002752:	d0f8      	beq.n	8002746 <HomeSensorHome+0x6e>
		//wait (do nothing)
	}

	MotorSetPower(motor, 0);
 8002754:	2100      	movs	r1, #0
 8002756:	6838      	ldr	r0, [r7, #0]
 8002758:	f000 fa0b 	bl	8002b72 <MotorSetPower>

	//done
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	fffffbb4 	.word	0xfffffbb4

08002768 <CurrentSenseInit>:

//private function forward declarations
static void Ina219WriteRegister(Ina219_t *cSense, Ina219Reg reg, uint16_t data);
static uint16_t Ina219ReadRegister(Ina219_t *cSense, Ina219Reg reg);

void CurrentSenseInit(Ina219_t *cSense, I2C_HandleTypeDef *hi2c) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
	cSense->hi2c = hi2c;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	601a      	str	r2, [r3, #0]

	//uint16_t test = Ina219ReadRegister(cSense, INA219_CONFIG);

	//Soft reset INA219
	Ina219WriteRegister(cSense, INA219_CONFIG, 0b1000000000000000);
 8002778:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800277c:	2100      	movs	r1, #0
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f840 	bl	8002804 <Ina219WriteRegister>
	HAL_Delay(5);
 8002784:	2005      	movs	r0, #5
 8002786:	f000 faf3 	bl	8002d70 <HAL_Delay>
	 * PGA: +/- 320mV
	 * BADC: 12-bit
	 * SADC: 2 samples
	 * Operating Mode: Shunt and bus, continuous
	 */
	Ina219WriteRegister(cSense, INA219_CONFIG, 0b0001100111001111);
 800278a:	f641 12cf 	movw	r2, #6607	; 0x19cf
 800278e:	2100      	movs	r1, #0
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 f837 	bl	8002804 <Ina219WriteRegister>

	//Calibration
	Ina219WriteRegister(cSense, INA219_CALIBRATION, 4096);
 8002796:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800279a:	2105      	movs	r1, #5
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 f831 	bl	8002804 <Ina219WriteRegister>

}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <CurrentSenseGetCurrent>:

float CurrentSenseGetCurrent(Ina219_t *cSense) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]

	//Ensure sensor calibration did not reset as recommended by Adafruit
	//Ina219WriteRegister(cSense, INA219_CALIBRATION, 4096);

	//Ina219WriteRegister(cSense, INA219_CONFIG, 0b0001100110011111);
	Ina219WriteRegister(cSense, INA219_CONFIG, 0b0001100111001111);
 80027b4:	f641 12cf 	movw	r2, #6607	; 0x19cf
 80027b8:	2100      	movs	r1, #0
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 f822 	bl	8002804 <Ina219WriteRegister>


	//Calibration
	Ina219WriteRegister(cSense, INA219_CALIBRATION, 4096);
 80027c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027c4:	2105      	movs	r1, #5
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f81c 	bl	8002804 <Ina219WriteRegister>

	uint16_t rawData = Ina219ReadRegister(cSense, INA219_CURRENT);
 80027cc:	2104      	movs	r1, #4
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f869 	bl	80028a6 <Ina219ReadRegister>
 80027d4:	4603      	mov	r3, r0
 80027d6:	81bb      	strh	r3, [r7, #12]
	int16_t data = *(int16_t *)&rawData;
 80027d8:	f107 030c 	add.w	r3, r7, #12
 80027dc:	881b      	ldrh	r3, [r3, #0]
 80027de:	81fb      	strh	r3, [r7, #14]
	return data * 0.0001f;
 80027e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027e4:	ee07 3a90 	vmov	s15, r3
 80027e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ec:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8002800 <CurrentSenseGetCurrent+0x54>
 80027f0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80027f4:	eeb0 0a67 	vmov.f32	s0, s15
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	38d1b717 	.word	0x38d1b717

08002804 <Ina219WriteRegister>:

static void Ina219WriteRegister(Ina219_t *cSense, Ina219Reg reg,
		uint16_t data) {
 8002804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002808:	b089      	sub	sp, #36	; 0x24
 800280a:	af02      	add	r7, sp, #8
 800280c:	6078      	str	r0, [r7, #4]
 800280e:	460b      	mov	r3, r1
 8002810:	70fb      	strb	r3, [r7, #3]
 8002812:	4613      	mov	r3, r2
 8002814:	803b      	strh	r3, [r7, #0]
 8002816:	466b      	mov	r3, sp
 8002818:	461e      	mov	r6, r3
	//Prepare data for transmit
	const uint8_t TX_DATA_LENGTH = 3;
 800281a:	2303      	movs	r3, #3
 800281c:	74fb      	strb	r3, [r7, #19]
	uint8_t txData[TX_DATA_LENGTH];
 800281e:	7cfb      	ldrb	r3, [r7, #19]
 8002820:	3b01      	subs	r3, #1
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	7cfb      	ldrb	r3, [r7, #19]
 8002826:	2200      	movs	r2, #0
 8002828:	4698      	mov	r8, r3
 800282a:	4691      	mov	r9, r2
 800282c:	f04f 0200 	mov.w	r2, #0
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002838:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800283c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002840:	7cfb      	ldrb	r3, [r7, #19]
 8002842:	2200      	movs	r2, #0
 8002844:	461c      	mov	r4, r3
 8002846:	4615      	mov	r5, r2
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	f04f 0300 	mov.w	r3, #0
 8002850:	00eb      	lsls	r3, r5, #3
 8002852:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002856:	00e2      	lsls	r2, r4, #3
 8002858:	7cfb      	ldrb	r3, [r7, #19]
 800285a:	3307      	adds	r3, #7
 800285c:	08db      	lsrs	r3, r3, #3
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	ebad 0d03 	sub.w	sp, sp, r3
 8002864:	ab02      	add	r3, sp, #8
 8002866:	3300      	adds	r3, #0
 8002868:	60fb      	str	r3, [r7, #12]
	txData[0] = (uint8_t)reg;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	78fa      	ldrb	r2, [r7, #3]
 800286e:	701a      	strb	r2, [r3, #0]
	txData[1] = (uint8_t)((data >> 8) & 0xFF);
 8002870:	883b      	ldrh	r3, [r7, #0]
 8002872:	0a1b      	lsrs	r3, r3, #8
 8002874:	b29b      	uxth	r3, r3
 8002876:	b2da      	uxtb	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	705a      	strb	r2, [r3, #1]
	txData[2] = (uint8_t)(data & 0xFF);
 800287c:	883b      	ldrh	r3, [r7, #0]
 800287e:	b2da      	uxtb	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	709a      	strb	r2, [r3, #2]

	//Transmit register address with provided data
	HAL_I2C_Master_Transmit(cSense->hi2c, INA219_ADDR, txData, TX_DATA_LENGTH,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6818      	ldr	r0, [r3, #0]
 8002888:	7cfb      	ldrb	r3, [r7, #19]
 800288a:	b29b      	uxth	r3, r3
 800288c:	f04f 32ff 	mov.w	r2, #4294967295
 8002890:	9200      	str	r2, [sp, #0]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	2180      	movs	r1, #128	; 0x80
 8002896:	f000 fddb 	bl	8003450 <HAL_I2C_Master_Transmit>
 800289a:	46b5      	mov	sp, r6
			HAL_MAX_DELAY);
}
 800289c:	bf00      	nop
 800289e:	371c      	adds	r7, #28
 80028a0:	46bd      	mov	sp, r7
 80028a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080028a6 <Ina219ReadRegister>:

static uint16_t Ina219ReadRegister(Ina219_t *cSense, Ina219Reg reg) {
 80028a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80028aa:	b089      	sub	sp, #36	; 0x24
 80028ac:	af02      	add	r7, sp, #8
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
 80028b4:	466b      	mov	r3, sp
 80028b6:	461e      	mov	r6, r3
	const int RX_DATA_LENGTH = 2;
 80028b8:	2302      	movs	r3, #2
 80028ba:	613b      	str	r3, [r7, #16]
	uint8_t buffer[RX_DATA_LENGTH];
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	3b01      	subs	r3, #1
 80028c0:	617b      	str	r3, [r7, #20]
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	2200      	movs	r2, #0
 80028c6:	4698      	mov	r8, r3
 80028c8:	4691      	mov	r9, r2
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	f04f 0300 	mov.w	r3, #0
 80028d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	2200      	movs	r2, #0
 80028e2:	461c      	mov	r4, r3
 80028e4:	4615      	mov	r5, r2
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	00eb      	lsls	r3, r5, #3
 80028f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028f4:	00e2      	lsls	r2, r4, #3
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	3307      	adds	r3, #7
 80028fa:	08db      	lsrs	r3, r3, #3
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	ebad 0d03 	sub.w	sp, sp, r3
 8002902:	ab02      	add	r3, sp, #8
 8002904:	3300      	adds	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
	HAL_I2C_Master_Transmit(cSense->hi2c, INA219_ADDR, (uint8_t *)&reg, 1,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6818      	ldr	r0, [r3, #0]
 800290c:	1cfa      	adds	r2, r7, #3
 800290e:	f04f 33ff 	mov.w	r3, #4294967295
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	2301      	movs	r3, #1
 8002916:	2180      	movs	r1, #128	; 0x80
 8002918:	f000 fd9a 	bl	8003450 <HAL_I2C_Master_Transmit>
			HAL_MAX_DELAY);
	HAL_I2C_Master_Receive(cSense->hi2c, INA219_ADDR, buffer, RX_DATA_LENGTH,
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	b29b      	uxth	r3, r3
 8002924:	f04f 32ff 	mov.w	r2, #4294967295
 8002928:	9200      	str	r2, [sp, #0]
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	2180      	movs	r1, #128	; 0x80
 800292e:	f000 fe83 	bl	8003638 <HAL_I2C_Master_Receive>
			HAL_MAX_DELAY);

	//Convert 2*8-bit data to 16-bit
	uint16_t data = (((uint16_t)buffer[0])<< 8) | (buffer[1] & 0xFF);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	b21a      	sxth	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	785b      	ldrb	r3, [r3, #1]
 800293e:	b21b      	sxth	r3, r3
 8002940:	4313      	orrs	r3, r2
 8002942:	b21b      	sxth	r3, r3
 8002944:	817b      	strh	r3, [r7, #10]

	return data;
 8002946:	897b      	ldrh	r3, [r7, #10]
 8002948:	46b5      	mov	sp, r6
}
 800294a:	4618      	mov	r0, r3
 800294c:	371c      	adds	r7, #28
 800294e:	46bd      	mov	sp, r7
 8002950:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002954 <MotorInit>:
#include "devices/motor.h"

static int32_t Abs(int32_t x);

void MotorInit(Motor_t *motor, TIM_HandleTypeDef *htim, uint32_t pwmCh,
		GPIO_t reverseGpio, GPIO_t forwardGpio) {
 8002954:	b082      	sub	sp, #8
 8002956:	b580      	push	{r7, lr}
 8002958:	b084      	sub	sp, #16
 800295a:	af00      	add	r7, sp, #0
 800295c:	60f8      	str	r0, [r7, #12]
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	607a      	str	r2, [r7, #4]
 8002962:	61fb      	str	r3, [r7, #28]
	motor->htim = htim;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	601a      	str	r2, [r3, #0]
	motor->pwmCh = pwmCh;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	605a      	str	r2, [r3, #4]
	motor->reverseGpio = reverseGpio;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	3310      	adds	r3, #16
 8002974:	f107 021c 	add.w	r2, r7, #28
 8002978:	e892 0003 	ldmia.w	r2, {r0, r1}
 800297c:	e883 0003 	stmia.w	r3, {r0, r1}
	motor->forwardGpio = forwardGpio;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3308      	adds	r3, #8
 8002984:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002988:	e892 0003 	ldmia.w	r2, {r0, r1}
 800298c:	e883 0003 	stmia.w	r3, {r0, r1}
	motor->offset = 0;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	839a      	strh	r2, [r3, #28]
	MotorSetDirection(motor, DIR_STOP);
 8002996:	2101      	movs	r1, #1
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 f81b 	bl	80029d4 <MotorSetDirection>
}
 800299e:	bf00      	nop
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80029a8:	b002      	add	sp, #8
 80029aa:	4770      	bx	lr

080029ac <MotorStartPWM>:

void MotorStartPWM(Motor_t *motor) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
	//make sure motor is stopped
	MotorSetDirection(motor, DIR_STOP);
 80029b4:	2101      	movs	r1, #1
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f80c 	bl	80029d4 <MotorSetDirection>

	HAL_TIM_PWM_Start(motor->htim, motor->pwmCh);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4619      	mov	r1, r3
 80029c6:	4610      	mov	r0, r2
 80029c8:	f004 fcfe 	bl	80073c8 <HAL_TIM_PWM_Start>
}
 80029cc:	bf00      	nop
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <MotorSetDirection>:

uint16_t MotorGetOffset(Motor_t *motor) {
	return motor->offset;
}

void MotorSetDirection(Motor_t *motor, MotorDirection_t dir) {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	70fb      	strb	r3, [r7, #3]

	//Set appropriate GPIO based on requested direction
	switch(dir) {
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d012      	beq.n	8002a0c <MotorSetDirection+0x38>
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d121      	bne.n	8002a2e <MotorSetDirection+0x5a>
	case DIR_FORWARD:
		HAL_GPIO_WritePin(motor->forwardGpio.port, motor->forwardGpio.pin,
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6898      	ldr	r0, [r3, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	899b      	ldrh	r3, [r3, #12]
 80029f2:	2201      	movs	r2, #1
 80029f4:	4619      	mov	r1, r3
 80029f6:	f000 fc83 	bl	8003300 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->reverseGpio.port, motor->reverseGpio.pin,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6918      	ldr	r0, [r3, #16]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	8a9b      	ldrh	r3, [r3, #20]
 8002a02:	2200      	movs	r2, #0
 8002a04:	4619      	mov	r1, r3
 8002a06:	f000 fc7b 	bl	8003300 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		break;
 8002a0a:	e011      	b.n	8002a30 <MotorSetDirection+0x5c>
	case DIR_REVERSE:
		HAL_GPIO_WritePin(motor->forwardGpio.port, motor->forwardGpio.pin,
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6898      	ldr	r0, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	899b      	ldrh	r3, [r3, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	4619      	mov	r1, r3
 8002a18:	f000 fc72 	bl	8003300 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->reverseGpio.port, motor->reverseGpio.pin,
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6918      	ldr	r0, [r3, #16]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	8a9b      	ldrh	r3, [r3, #20]
 8002a24:	2201      	movs	r2, #1
 8002a26:	4619      	mov	r1, r3
 8002a28:	f000 fc6a 	bl	8003300 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		break;
 8002a2c:	e000      	b.n	8002a30 <MotorSetDirection+0x5c>
	default:
		break;
 8002a2e:	bf00      	nop
	}

	motor->direction = dir;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	761a      	strb	r2, [r3, #24]

	MotorSetSpeed(motor, 0);
 8002a36:	2100      	movs	r1, #0
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f810 	bl	8002a5e <MotorSetSpeed>
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <MotorGetDirection>:

MotorDirection_t MotorGetDirection(Motor_t *motor) {
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
	return motor->direction;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	7e1b      	ldrb	r3, [r3, #24]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <MotorSetSpeed>:


void MotorSetSpeed(Motor_t *motor, uint16_t speed) {
 8002a5e:	b480      	push	{r7}
 8002a60:	b085      	sub	sp, #20
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	460b      	mov	r3, r1
 8002a68:	807b      	strh	r3, [r7, #2]
	motor->speed = speed;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	887a      	ldrh	r2, [r7, #2]
 8002a6e:	835a      	strh	r2, [r3, #26]

	if(motor->speed > 0) {
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	8b5b      	ldrh	r3, [r3, #26]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d03e      	beq.n	8002af6 <MotorSetSpeed+0x98>
		uint32_t pwmVal = (uint32_t)motor->speed + motor->offset;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	8b5b      	ldrh	r3, [r3, #26]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	8b9b      	ldrh	r3, [r3, #28]
 8002a82:	4413      	add	r3, r2
 8002a84:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, pwmVal);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d105      	bne.n	8002a9a <MotorSetSpeed+0x3c>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else {
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
	}
}
 8002a98:	e065      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, pwmVal);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d105      	bne.n	8002aae <MotorSetSpeed+0x50>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6393      	str	r3, [r2, #56]	; 0x38
 8002aac:	e05b      	b.n	8002b66 <MotorSetSpeed+0x108>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d105      	bne.n	8002ac2 <MotorSetSpeed+0x64>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002ac0:	e051      	b.n	8002b66 <MotorSetSpeed+0x108>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b0c      	cmp	r3, #12
 8002ac8:	d105      	bne.n	8002ad6 <MotorSetSpeed+0x78>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ad4:	e047      	b.n	8002b66 <MotorSetSpeed+0x108>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	2b10      	cmp	r3, #16
 8002adc:	d105      	bne.n	8002aea <MotorSetSpeed+0x8c>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6593      	str	r3, [r2, #88]	; 0x58
 8002ae8:	e03d      	b.n	8002b66 <MotorSetSpeed+0x108>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002af4:	e037      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d105      	bne.n	8002b0a <MotorSetSpeed+0xac>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2200      	movs	r2, #0
 8002b06:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b08:	e02d      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d105      	bne.n	8002b1e <MotorSetSpeed+0xc0>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002b1c:	e023      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d105      	bne.n	8002b32 <MotorSetSpeed+0xd4>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002b30:	e019      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b0c      	cmp	r3, #12
 8002b38:	d105      	bne.n	8002b46 <MotorSetSpeed+0xe8>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	2300      	movs	r3, #0
 8002b42:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002b44:	e00f      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b10      	cmp	r3, #16
 8002b4c:	d105      	bne.n	8002b5a <MotorSetSpeed+0xfc>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	2300      	movs	r3, #0
 8002b56:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002b58:	e005      	b.n	8002b66 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	2300      	movs	r3, #0
 8002b62:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002b64:	e7ff      	b.n	8002b66 <MotorSetSpeed+0x108>
 8002b66:	bf00      	nop
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <MotorSetPower>:

uint16_t MotorGetSpeed(Motor_t *motor) {
	return motor->speed;
}

void MotorSetPower(Motor_t *motor, int32_t power) {
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
	//determine direction based on sign of power
	if(power < 0) {
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	da04      	bge.n	8002b8c <MotorSetPower+0x1a>
		MotorSetDirection(motor, DIR_REVERSE);
 8002b82:	2100      	movs	r1, #0
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f7ff ff25 	bl	80029d4 <MotorSetDirection>
 8002b8a:	e006      	b.n	8002b9a <MotorSetPower+0x28>
	}
	else if(power > 0) {
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	dd03      	ble.n	8002b9a <MotorSetPower+0x28>
		MotorSetDirection(motor, DIR_FORWARD);
 8002b92:	2102      	movs	r1, #2
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7ff ff1d 	bl	80029d4 <MotorSetDirection>
	}

	MotorSetSpeed(motor, (uint16_t)Abs(power));
 8002b9a:	6838      	ldr	r0, [r7, #0]
 8002b9c:	f000 f80a 	bl	8002bb4 <Abs>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff ff59 	bl	8002a5e <MotorSetSpeed>
}
 8002bac:	bf00      	nop
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <Abs>:

static int32_t Abs(int32_t x) {
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	if(x < 0) {
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	da02      	bge.n	8002bc8 <Abs+0x14>
		return x * -1;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	425b      	negs	r3, r3
 8002bc6:	e000      	b.n	8002bca <Abs+0x16>
	}
	else {
		return x;
 8002bc8:	687b      	ldr	r3, [r7, #4]
	}
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <GPIOInit>:
 *      Author: Jennyston
 */

#include "peripherals/gpio.h"

void GPIOInit(GPIO_t *gpio, GPIO_TypeDef *port, uint16_t pin) {
 8002bd6:	b480      	push	{r7}
 8002bd8:	b085      	sub	sp, #20
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	4613      	mov	r3, r2
 8002be2:	80fb      	strh	r3, [r7, #6]
	gpio->port = port;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	601a      	str	r2, [r3, #0]
	gpio->pin = pin;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	88fa      	ldrh	r2, [r7, #6]
 8002bee:	809a      	strh	r2, [r3, #4]
//	gpio->hcomp = NULL;
}
 8002bf0:	bf00      	nop
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <GPIOGetState>:
//	gpio->port = NULL;
//	gpio->pin = 0;
//	gpio->hcomp = hcomp;
//}

GPIOState GPIOGetState(GPIO_t *gpio) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
	if(gpio->port != NULL) {
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00e      	beq.n	8002c2a <GPIOGetState+0x2e>
		return HAL_GPIO_ReadPin(gpio->port, gpio->pin) == GPIO_PIN_SET ?
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	889b      	ldrh	r3, [r3, #4]
 8002c14:	4619      	mov	r1, r3
 8002c16:	4610      	mov	r0, r2
 8002c18:	f000 fb5a 	bl	80032d0 <HAL_GPIO_ReadPin>
 8002c1c:	4603      	mov	r3, r0
				GPIO_HIGH : GPIO_LOW;
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	bf14      	ite	ne
 8002c22:	2301      	movne	r3, #1
 8002c24:	2300      	moveq	r3, #0
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	e000      	b.n	8002c2c <GPIOGetState+0x30>
//	else if (gpio->hcomp != NULL) {
//		return HAL_COMP_GetOutputLevel(gpio->hcomp) == COMP_OUTPUTLEVEL_HIGH ?
//				GPIO_HIGH : GPIO_LOW;
//	}
	else {
		return GPIO_LOW;
 8002c2a:	2301      	movs	r3, #1
	}
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <MotorLoggerInit>:
 */

#include <stdio.h>
#include <testing/motor_logger.h>

void MotorLoggerInit(MotorLogger_t *mLogger, MotorController_t *controller) {
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
	mLogger->controller = controller;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	601a      	str	r2, [r3, #0]
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002c50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c88 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c54:	f7ff fd1a 	bl	800268c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c58:	480c      	ldr	r0, [pc, #48]	; (8002c8c <LoopForever+0x6>)
  ldr r1, =_edata
 8002c5a:	490d      	ldr	r1, [pc, #52]	; (8002c90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	; (8002c94 <LoopForever+0xe>)
  movs r3, #0
 8002c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c60:	e002      	b.n	8002c68 <LoopCopyDataInit>

08002c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c66:	3304      	adds	r3, #4

08002c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c6c:	d3f9      	bcc.n	8002c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c6e:	4a0a      	ldr	r2, [pc, #40]	; (8002c98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c70:	4c0a      	ldr	r4, [pc, #40]	; (8002c9c <LoopForever+0x16>)
  movs r3, #0
 8002c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c74:	e001      	b.n	8002c7a <LoopFillZerobss>

08002c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c78:	3204      	adds	r2, #4

08002c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c7c:	d3fb      	bcc.n	8002c76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c7e:	f00b f97f 	bl	800df80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c82:	f7fe fc07 	bl	8001494 <main>

08002c86 <LoopForever>:

LoopForever:
    b LoopForever
 8002c86:	e7fe      	b.n	8002c86 <LoopForever>
	  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002c88:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002c8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c90:	2000033c 	.word	0x2000033c
  ldr r2, =_sidata
 8002c94:	08011364 	.word	0x08011364
  ldr r2, =_sbss
 8002c98:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8002c9c:	20000f44 	.word	0x20000f44

08002ca0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ca0:	e7fe      	b.n	8002ca0 <ADC1_2_IRQHandler>
	...

08002ca4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ca8:	4b08      	ldr	r3, [pc, #32]	; (8002ccc <HAL_Init+0x28>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a07      	ldr	r2, [pc, #28]	; (8002ccc <HAL_Init+0x28>)
 8002cae:	f043 0310 	orr.w	r3, r3, #16
 8002cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cb4:	2003      	movs	r0, #3
 8002cb6:	f000 f94f 	bl	8002f58 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cba:	2000      	movs	r0, #0
 8002cbc:	f000 f808 	bl	8002cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cc0:	f7ff fa0a 	bl	80020d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40022000 	.word	0x40022000

08002cd0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cd8:	4b12      	ldr	r3, [pc, #72]	; (8002d24 <HAL_InitTick+0x54>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	4b12      	ldr	r3, [pc, #72]	; (8002d28 <HAL_InitTick+0x58>)
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f000 f967 	bl	8002fc2 <HAL_SYSTICK_Config>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e00e      	b.n	8002d1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b0f      	cmp	r3, #15
 8002d02:	d80a      	bhi.n	8002d1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d04:	2200      	movs	r2, #0
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	f04f 30ff 	mov.w	r0, #4294967295
 8002d0c:	f000 f92f 	bl	8002f6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d10:	4a06      	ldr	r2, [pc, #24]	; (8002d2c <HAL_InitTick+0x5c>)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e000      	b.n	8002d1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000008 	.word	0x20000008
 8002d28:	20000010 	.word	0x20000010
 8002d2c:	2000000c 	.word	0x2000000c

08002d30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d34:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <HAL_IncTick+0x20>)
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <HAL_IncTick+0x24>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4413      	add	r3, r2
 8002d40:	4a04      	ldr	r2, [pc, #16]	; (8002d54 <HAL_IncTick+0x24>)
 8002d42:	6013      	str	r3, [r2, #0]
}
 8002d44:	bf00      	nop
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	20000010 	.word	0x20000010
 8002d54:	20000754 	.word	0x20000754

08002d58 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002d5c:	4b03      	ldr	r3, [pc, #12]	; (8002d6c <HAL_GetTick+0x14>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	20000754 	.word	0x20000754

08002d70 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d78:	f7ff ffee 	bl	8002d58 <HAL_GetTick>
 8002d7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d88:	d005      	beq.n	8002d96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d8a:	4b0a      	ldr	r3, [pc, #40]	; (8002db4 <HAL_Delay+0x44>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4413      	add	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002d96:	bf00      	nop
 8002d98:	f7ff ffde 	bl	8002d58 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d8f7      	bhi.n	8002d98 <HAL_Delay+0x28>
  {
  }
}
 8002da8:	bf00      	nop
 8002daa:	bf00      	nop
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20000010 	.word	0x20000010

08002db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <__NVIC_SetPriorityGrouping+0x44>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002de0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dea:	4a04      	ldr	r2, [pc, #16]	; (8002dfc <__NVIC_SetPriorityGrouping+0x44>)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	60d3      	str	r3, [r2, #12]
}
 8002df0:	bf00      	nop
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	e000ed00 	.word	0xe000ed00

08002e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e04:	4b04      	ldr	r3, [pc, #16]	; (8002e18 <__NVIC_GetPriorityGrouping+0x18>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	0a1b      	lsrs	r3, r3, #8
 8002e0a:	f003 0307 	and.w	r3, r3, #7
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	db0b      	blt.n	8002e46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	f003 021f 	and.w	r2, r3, #31
 8002e34:	4907      	ldr	r1, [pc, #28]	; (8002e54 <__NVIC_EnableIRQ+0x38>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	095b      	lsrs	r3, r3, #5
 8002e3c:	2001      	movs	r0, #1
 8002e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	e000e100 	.word	0xe000e100

08002e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	6039      	str	r1, [r7, #0]
 8002e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	db0a      	blt.n	8002e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	490c      	ldr	r1, [pc, #48]	; (8002ea4 <__NVIC_SetPriority+0x4c>)
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	0112      	lsls	r2, r2, #4
 8002e78:	b2d2      	uxtb	r2, r2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e80:	e00a      	b.n	8002e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	4908      	ldr	r1, [pc, #32]	; (8002ea8 <__NVIC_SetPriority+0x50>)
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	3b04      	subs	r3, #4
 8002e90:	0112      	lsls	r2, r2, #4
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	440b      	add	r3, r1
 8002e96:	761a      	strb	r2, [r3, #24]
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	e000e100 	.word	0xe000e100
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	; 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f1c3 0307 	rsb	r3, r3, #7
 8002ec6:	2b04      	cmp	r3, #4
 8002ec8:	bf28      	it	cs
 8002eca:	2304      	movcs	r3, #4
 8002ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	2b06      	cmp	r3, #6
 8002ed4:	d902      	bls.n	8002edc <NVIC_EncodePriority+0x30>
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	3b03      	subs	r3, #3
 8002eda:	e000      	b.n	8002ede <NVIC_EncodePriority+0x32>
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43da      	mvns	r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	401a      	ands	r2, r3
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	fa01 f303 	lsl.w	r3, r1, r3
 8002efe:	43d9      	mvns	r1, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	4313      	orrs	r3, r2
         );
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3724      	adds	r7, #36	; 0x24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f24:	d301      	bcc.n	8002f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f26:	2301      	movs	r3, #1
 8002f28:	e00f      	b.n	8002f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f2a:	4a0a      	ldr	r2, [pc, #40]	; (8002f54 <SysTick_Config+0x40>)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f32:	210f      	movs	r1, #15
 8002f34:	f04f 30ff 	mov.w	r0, #4294967295
 8002f38:	f7ff ff8e 	bl	8002e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f3c:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <SysTick_Config+0x40>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f42:	4b04      	ldr	r3, [pc, #16]	; (8002f54 <SysTick_Config+0x40>)
 8002f44:	2207      	movs	r2, #7
 8002f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	e000e010 	.word	0xe000e010

08002f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7ff ff29 	bl	8002db8 <__NVIC_SetPriorityGrouping>
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b086      	sub	sp, #24
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	4603      	mov	r3, r0
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f80:	f7ff ff3e 	bl	8002e00 <__NVIC_GetPriorityGrouping>
 8002f84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68b9      	ldr	r1, [r7, #8]
 8002f8a:	6978      	ldr	r0, [r7, #20]
 8002f8c:	f7ff ff8e 	bl	8002eac <NVIC_EncodePriority>
 8002f90:	4602      	mov	r2, r0
 8002f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff ff5d 	bl	8002e58 <__NVIC_SetPriority>
}
 8002f9e:	bf00      	nop
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b082      	sub	sp, #8
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff ff31 	bl	8002e1c <__NVIC_EnableIRQ>
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff ffa2 	bl	8002f14 <SysTick_Config>
 8002fd0:	4603      	mov	r3, r0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
	...

08002fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fea:	e154      	b.n	8003296 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 8146 	beq.w	8003290 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 0303 	and.w	r3, r3, #3
 800300c:	2b01      	cmp	r3, #1
 800300e:	d005      	beq.n	800301c <HAL_GPIO_Init+0x40>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f003 0303 	and.w	r3, r3, #3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d130      	bne.n	800307e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	2203      	movs	r2, #3
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	4013      	ands	r3, r2
 8003032:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	68da      	ldr	r2, [r3, #12]
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003052:	2201      	movs	r2, #1
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	43db      	mvns	r3, r3
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	4013      	ands	r3, r2
 8003060:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	f003 0201 	and.w	r2, r3, #1
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	2b03      	cmp	r3, #3
 8003088:	d017      	beq.n	80030ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	2203      	movs	r2, #3
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	43db      	mvns	r3, r3
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4013      	ands	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f003 0303 	and.w	r3, r3, #3
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d123      	bne.n	800310e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	08da      	lsrs	r2, r3, #3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	3208      	adds	r2, #8
 80030ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	220f      	movs	r2, #15
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43db      	mvns	r3, r3
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	4013      	ands	r3, r2
 80030e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	691a      	ldr	r2, [r3, #16]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f003 0307 	and.w	r3, r3, #7
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	08da      	lsrs	r2, r3, #3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3208      	adds	r2, #8
 8003108:	6939      	ldr	r1, [r7, #16]
 800310a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	2203      	movs	r2, #3
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	43db      	mvns	r3, r3
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	4013      	ands	r3, r2
 8003124:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 0203 	and.w	r2, r3, #3
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 80a0 	beq.w	8003290 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003150:	4b58      	ldr	r3, [pc, #352]	; (80032b4 <HAL_GPIO_Init+0x2d8>)
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	4a57      	ldr	r2, [pc, #348]	; (80032b4 <HAL_GPIO_Init+0x2d8>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	6193      	str	r3, [r2, #24]
 800315c:	4b55      	ldr	r3, [pc, #340]	; (80032b4 <HAL_GPIO_Init+0x2d8>)
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003168:	4a53      	ldr	r2, [pc, #332]	; (80032b8 <HAL_GPIO_Init+0x2dc>)
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	089b      	lsrs	r3, r3, #2
 800316e:	3302      	adds	r3, #2
 8003170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003174:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	220f      	movs	r2, #15
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	4013      	ands	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003192:	d019      	beq.n	80031c8 <HAL_GPIO_Init+0x1ec>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a49      	ldr	r2, [pc, #292]	; (80032bc <HAL_GPIO_Init+0x2e0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d013      	beq.n	80031c4 <HAL_GPIO_Init+0x1e8>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a48      	ldr	r2, [pc, #288]	; (80032c0 <HAL_GPIO_Init+0x2e4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d00d      	beq.n	80031c0 <HAL_GPIO_Init+0x1e4>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a47      	ldr	r2, [pc, #284]	; (80032c4 <HAL_GPIO_Init+0x2e8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d007      	beq.n	80031bc <HAL_GPIO_Init+0x1e0>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a46      	ldr	r2, [pc, #280]	; (80032c8 <HAL_GPIO_Init+0x2ec>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d101      	bne.n	80031b8 <HAL_GPIO_Init+0x1dc>
 80031b4:	2304      	movs	r3, #4
 80031b6:	e008      	b.n	80031ca <HAL_GPIO_Init+0x1ee>
 80031b8:	2305      	movs	r3, #5
 80031ba:	e006      	b.n	80031ca <HAL_GPIO_Init+0x1ee>
 80031bc:	2303      	movs	r3, #3
 80031be:	e004      	b.n	80031ca <HAL_GPIO_Init+0x1ee>
 80031c0:	2302      	movs	r3, #2
 80031c2:	e002      	b.n	80031ca <HAL_GPIO_Init+0x1ee>
 80031c4:	2301      	movs	r3, #1
 80031c6:	e000      	b.n	80031ca <HAL_GPIO_Init+0x1ee>
 80031c8:	2300      	movs	r3, #0
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	f002 0203 	and.w	r2, r2, #3
 80031d0:	0092      	lsls	r2, r2, #2
 80031d2:	4093      	lsls	r3, r2
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80031da:	4937      	ldr	r1, [pc, #220]	; (80032b8 <HAL_GPIO_Init+0x2dc>)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	089b      	lsrs	r3, r3, #2
 80031e0:	3302      	adds	r3, #2
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031e8:	4b38      	ldr	r3, [pc, #224]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	43db      	mvns	r3, r3
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	4013      	ands	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d003      	beq.n	800320c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800320c:	4a2f      	ldr	r2, [pc, #188]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003212:	4b2e      	ldr	r3, [pc, #184]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	43db      	mvns	r3, r3
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4013      	ands	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4313      	orrs	r3, r2
 8003234:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003236:	4a25      	ldr	r2, [pc, #148]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	43db      	mvns	r3, r3
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	4313      	orrs	r3, r2
 800325e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003260:	4a1a      	ldr	r2, [pc, #104]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003266:	4b19      	ldr	r3, [pc, #100]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	43db      	mvns	r3, r3
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4013      	ands	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800328a:	4a10      	ldr	r2, [pc, #64]	; (80032cc <HAL_GPIO_Init+0x2f0>)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	3301      	adds	r3, #1
 8003294:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f47f aea3 	bne.w	8002fec <HAL_GPIO_Init+0x10>
  }
}
 80032a6:	bf00      	nop
 80032a8:	bf00      	nop
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	40021000 	.word	0x40021000
 80032b8:	40010000 	.word	0x40010000
 80032bc:	48000400 	.word	0x48000400
 80032c0:	48000800 	.word	0x48000800
 80032c4:	48000c00 	.word	0x48000c00
 80032c8:	48001000 	.word	0x48001000
 80032cc:	40010400 	.word	0x40010400

080032d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	887b      	ldrh	r3, [r7, #2]
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
 80032ec:	e001      	b.n	80032f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032ee:	2300      	movs	r3, #0
 80032f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	807b      	strh	r3, [r7, #2]
 800330c:	4613      	mov	r3, r2
 800330e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003310:	787b      	ldrb	r3, [r7, #1]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003316:	887a      	ldrh	r2, [r7, #2]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800331c:	e002      	b.n	8003324 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800331e:	887a      	ldrh	r2, [r7, #2]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e081      	b.n	8003446 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d106      	bne.n	800335c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7fe fee2 	bl	8002120 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2224      	movs	r2, #36	; 0x24
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0201 	bic.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003380:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689a      	ldr	r2, [r3, #8]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003390:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d107      	bne.n	80033aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	e006      	b.n	80033b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80033b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d104      	bne.n	80033ca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691a      	ldr	r2, [r3, #16]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	69d9      	ldr	r1, [r3, #28]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a1a      	ldr	r2, [r3, #32]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 0201 	orr.w	r2, r2, #1
 8003426:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af02      	add	r7, sp, #8
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	461a      	mov	r2, r3
 800345c:	460b      	mov	r3, r1
 800345e:	817b      	strh	r3, [r7, #10]
 8003460:	4613      	mov	r3, r2
 8003462:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b20      	cmp	r3, #32
 800346e:	f040 80da 	bne.w	8003626 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_I2C_Master_Transmit+0x30>
 800347c:	2302      	movs	r3, #2
 800347e:	e0d3      	b.n	8003628 <HAL_I2C_Master_Transmit+0x1d8>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003488:	f7ff fc66 	bl	8002d58 <HAL_GetTick>
 800348c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	2319      	movs	r3, #25
 8003494:	2201      	movs	r2, #1
 8003496:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 f9e6 	bl	800386c <I2C_WaitOnFlagUntilTimeout>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e0be      	b.n	8003628 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2221      	movs	r2, #33	; 0x21
 80034ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2210      	movs	r2, #16
 80034b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	893a      	ldrh	r2, [r7, #8]
 80034ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	2bff      	cmp	r3, #255	; 0xff
 80034da:	d90e      	bls.n	80034fa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	22ff      	movs	r2, #255	; 0xff
 80034e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e6:	b2da      	uxtb	r2, r3
 80034e8:	8979      	ldrh	r1, [r7, #10]
 80034ea:	4b51      	ldr	r3, [pc, #324]	; (8003630 <HAL_I2C_Master_Transmit+0x1e0>)
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 fbf6 	bl	8003ce4 <I2C_TransferConfig>
 80034f8:	e06c      	b.n	80035d4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003508:	b2da      	uxtb	r2, r3
 800350a:	8979      	ldrh	r1, [r7, #10]
 800350c:	4b48      	ldr	r3, [pc, #288]	; (8003630 <HAL_I2C_Master_Transmit+0x1e0>)
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 fbe5 	bl	8003ce4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800351a:	e05b      	b.n	80035d4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	6a39      	ldr	r1, [r7, #32]
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 f9f2 	bl	800390a <I2C_WaitOnTXISFlagUntilTimeout>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e07b      	b.n	8003628 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	781a      	ldrb	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	1c5a      	adds	r2, r3, #1
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800354a:	b29b      	uxth	r3, r3
 800354c:	3b01      	subs	r3, #1
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003558:	3b01      	subs	r3, #1
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003564:	b29b      	uxth	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d034      	beq.n	80035d4 <HAL_I2C_Master_Transmit+0x184>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356e:	2b00      	cmp	r3, #0
 8003570:	d130      	bne.n	80035d4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	2200      	movs	r2, #0
 800357a:	2180      	movs	r1, #128	; 0x80
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f000 f975 	bl	800386c <I2C_WaitOnFlagUntilTimeout>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d001      	beq.n	800358c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e04d      	b.n	8003628 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003590:	b29b      	uxth	r3, r3
 8003592:	2bff      	cmp	r3, #255	; 0xff
 8003594:	d90e      	bls.n	80035b4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	22ff      	movs	r2, #255	; 0xff
 800359a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a0:	b2da      	uxtb	r2, r3
 80035a2:	8979      	ldrh	r1, [r7, #10]
 80035a4:	2300      	movs	r3, #0
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 fb99 	bl	8003ce4 <I2C_TransferConfig>
 80035b2:	e00f      	b.n	80035d4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	8979      	ldrh	r1, [r7, #10]
 80035c6:	2300      	movs	r3, #0
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 fb88 	bl	8003ce4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d19e      	bne.n	800351c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	6a39      	ldr	r1, [r7, #32]
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f9d8 	bl	8003998 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e01a      	b.n	8003628 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2220      	movs	r2, #32
 80035f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6859      	ldr	r1, [r3, #4]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <HAL_I2C_Master_Transmit+0x1e4>)
 8003606:	400b      	ands	r3, r1
 8003608:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2220      	movs	r2, #32
 800360e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	e000      	b.n	8003628 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003626:	2302      	movs	r3, #2
  }
}
 8003628:	4618      	mov	r0, r3
 800362a:	3718      	adds	r7, #24
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	80002000 	.word	0x80002000
 8003634:	fe00e800 	.word	0xfe00e800

08003638 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b088      	sub	sp, #32
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	607a      	str	r2, [r7, #4]
 8003642:	461a      	mov	r2, r3
 8003644:	460b      	mov	r3, r1
 8003646:	817b      	strh	r3, [r7, #10]
 8003648:	4613      	mov	r3, r2
 800364a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b20      	cmp	r3, #32
 8003656:	f040 80db 	bne.w	8003810 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_I2C_Master_Receive+0x30>
 8003664:	2302      	movs	r3, #2
 8003666:	e0d4      	b.n	8003812 <HAL_I2C_Master_Receive+0x1da>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003670:	f7ff fb72 	bl	8002d58 <HAL_GetTick>
 8003674:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	2319      	movs	r3, #25
 800367c:	2201      	movs	r2, #1
 800367e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f000 f8f2 	bl	800386c <I2C_WaitOnFlagUntilTimeout>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e0bf      	b.n	8003812 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2222      	movs	r2, #34	; 0x22
 8003696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2210      	movs	r2, #16
 800369e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	893a      	ldrh	r2, [r7, #8]
 80036b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2bff      	cmp	r3, #255	; 0xff
 80036c2:	d90e      	bls.n	80036e2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	22ff      	movs	r2, #255	; 0xff
 80036c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	8979      	ldrh	r1, [r7, #10]
 80036d2:	4b52      	ldr	r3, [pc, #328]	; (800381c <HAL_I2C_Master_Receive+0x1e4>)
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 fb02 	bl	8003ce4 <I2C_TransferConfig>
 80036e0:	e06d      	b.n	80037be <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	8979      	ldrh	r1, [r7, #10]
 80036f4:	4b49      	ldr	r3, [pc, #292]	; (800381c <HAL_I2C_Master_Receive+0x1e4>)
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 faf1 	bl	8003ce4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003702:	e05c      	b.n	80037be <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	6a39      	ldr	r1, [r7, #32]
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 f989 	bl	8003a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e07c      	b.n	8003812 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003722:	b2d2      	uxtb	r2, r2
 8003724:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003734:	3b01      	subs	r3, #1
 8003736:	b29a      	uxth	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003740:	b29b      	uxth	r3, r3
 8003742:	3b01      	subs	r3, #1
 8003744:	b29a      	uxth	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	d034      	beq.n	80037be <HAL_I2C_Master_Receive+0x186>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003758:	2b00      	cmp	r3, #0
 800375a:	d130      	bne.n	80037be <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	2200      	movs	r2, #0
 8003764:	2180      	movs	r1, #128	; 0x80
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 f880 	bl	800386c <I2C_WaitOnFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e04d      	b.n	8003812 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	2bff      	cmp	r3, #255	; 0xff
 800377e:	d90e      	bls.n	800379e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	22ff      	movs	r2, #255	; 0xff
 8003784:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800378a:	b2da      	uxtb	r2, r3
 800378c:	8979      	ldrh	r1, [r7, #10]
 800378e:	2300      	movs	r3, #0
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 faa4 	bl	8003ce4 <I2C_TransferConfig>
 800379c:	e00f      	b.n	80037be <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	8979      	ldrh	r1, [r7, #10]
 80037b0:	2300      	movs	r3, #0
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 fa93 	bl	8003ce4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d19d      	bne.n	8003704 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	6a39      	ldr	r1, [r7, #32]
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 f8e3 	bl	8003998 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e01a      	b.n	8003812 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2220      	movs	r2, #32
 80037e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6859      	ldr	r1, [r3, #4]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	4b0c      	ldr	r3, [pc, #48]	; (8003820 <HAL_I2C_Master_Receive+0x1e8>)
 80037f0:	400b      	ands	r3, r1
 80037f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800380c:	2300      	movs	r3, #0
 800380e:	e000      	b.n	8003812 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003810:	2302      	movs	r3, #2
  }
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	80002400 	.word	0x80002400
 8003820:	fe00e800 	.word	0xfe00e800

08003824 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b02      	cmp	r3, #2
 8003838:	d103      	bne.n	8003842 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2200      	movs	r2, #0
 8003840:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b01      	cmp	r3, #1
 800384e:	d007      	beq.n	8003860 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699a      	ldr	r2, [r3, #24]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0201 	orr.w	r2, r2, #1
 800385e:	619a      	str	r2, [r3, #24]
  }
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	603b      	str	r3, [r7, #0]
 8003878:	4613      	mov	r3, r2
 800387a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800387c:	e031      	b.n	80038e2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003884:	d02d      	beq.n	80038e2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003886:	f7ff fa67 	bl	8002d58 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d302      	bcc.n	800389c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d122      	bne.n	80038e2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	4013      	ands	r3, r2
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	bf0c      	ite	eq
 80038ac:	2301      	moveq	r3, #1
 80038ae:	2300      	movne	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	461a      	mov	r2, r3
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d113      	bne.n	80038e2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038be:	f043 0220 	orr.w	r2, r3, #32
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e00f      	b.n	8003902 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699a      	ldr	r2, [r3, #24]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4013      	ands	r3, r2
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	bf0c      	ite	eq
 80038f2:	2301      	moveq	r3, #1
 80038f4:	2300      	movne	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	461a      	mov	r2, r3
 80038fa:	79fb      	ldrb	r3, [r7, #7]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d0be      	beq.n	800387e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	60f8      	str	r0, [r7, #12]
 8003912:	60b9      	str	r1, [r7, #8]
 8003914:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003916:	e033      	b.n	8003980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	68b9      	ldr	r1, [r7, #8]
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 f901 	bl	8003b24 <I2C_IsErrorOccurred>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e031      	b.n	8003990 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003932:	d025      	beq.n	8003980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003934:	f7ff fa10 	bl	8002d58 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	429a      	cmp	r2, r3
 8003942:	d302      	bcc.n	800394a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d11a      	bne.n	8003980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b02      	cmp	r3, #2
 8003956:	d013      	beq.n	8003980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800395c:	f043 0220 	orr.w	r2, r3, #32
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e007      	b.n	8003990 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b02      	cmp	r3, #2
 800398c:	d1c4      	bne.n	8003918 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039a4:	e02f      	b.n	8003a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68b9      	ldr	r1, [r7, #8]
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 f8ba 	bl	8003b24 <I2C_IsErrorOccurred>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e02d      	b.n	8003a16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ba:	f7ff f9cd 	bl	8002d58 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	68ba      	ldr	r2, [r7, #8]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d302      	bcc.n	80039d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d11a      	bne.n	8003a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b20      	cmp	r3, #32
 80039dc:	d013      	beq.n	8003a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e2:	f043 0220 	orr.w	r2, r3, #32
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e007      	b.n	8003a16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	f003 0320 	and.w	r3, r3, #32
 8003a10:	2b20      	cmp	r3, #32
 8003a12:	d1c8      	bne.n	80039a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a2c:	e06b      	b.n	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	68b9      	ldr	r1, [r7, #8]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f876 	bl	8003b24 <I2C_IsErrorOccurred>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e069      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	d138      	bne.n	8003ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d105      	bne.n	8003a6a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	e055      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	f003 0310 	and.w	r3, r3, #16
 8003a74:	2b10      	cmp	r3, #16
 8003a76:	d107      	bne.n	8003a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2210      	movs	r2, #16
 8003a7e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2204      	movs	r2, #4
 8003a84:	645a      	str	r2, [r3, #68]	; 0x44
 8003a86:	e002      	b.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2220      	movs	r2, #32
 8003a94:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6859      	ldr	r1, [r3, #4]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	4b1f      	ldr	r3, [pc, #124]	; (8003b20 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e029      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ac2:	f7ff f949 	bl	8002d58 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d302      	bcc.n	8003ad8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d116      	bne.n	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f003 0304 	and.w	r3, r3, #4
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	d00f      	beq.n	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	f043 0220 	orr.w	r2, r3, #32
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e007      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	d18c      	bne.n	8003a2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	fe00e800 	.word	0xfe00e800

08003b24 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08a      	sub	sp, #40	; 0x28
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d068      	beq.n	8003c22 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2210      	movs	r2, #16
 8003b56:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b58:	e049      	b.n	8003bee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b60:	d045      	beq.n	8003bee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b62:	f7ff f8f9 	bl	8002d58 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d302      	bcc.n	8003b78 <I2C_IsErrorOccurred+0x54>
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d13a      	bne.n	8003bee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b8a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b9a:	d121      	bne.n	8003be0 <I2C_IsErrorOccurred+0xbc>
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ba2:	d01d      	beq.n	8003be0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003ba4:	7cfb      	ldrb	r3, [r7, #19]
 8003ba6:	2b20      	cmp	r3, #32
 8003ba8:	d01a      	beq.n	8003be0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bb8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003bba:	f7ff f8cd 	bl	8002d58 <HAL_GetTick>
 8003bbe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bc0:	e00e      	b.n	8003be0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003bc2:	f7ff f8c9 	bl	8002d58 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b19      	cmp	r3, #25
 8003bce:	d907      	bls.n	8003be0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003bd0:	6a3b      	ldr	r3, [r7, #32]
 8003bd2:	f043 0320 	orr.w	r3, r3, #32
 8003bd6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003bde:	e006      	b.n	8003bee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	f003 0320 	and.w	r3, r3, #32
 8003bea:	2b20      	cmp	r3, #32
 8003bec:	d1e9      	bne.n	8003bc2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	f003 0320 	and.w	r3, r3, #32
 8003bf8:	2b20      	cmp	r3, #32
 8003bfa:	d003      	beq.n	8003c04 <I2C_IsErrorOccurred+0xe0>
 8003bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0aa      	beq.n	8003b5a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003c04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d103      	bne.n	8003c14 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2220      	movs	r2, #32
 8003c12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	f043 0304 	orr.w	r3, r3, #4
 8003c1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00b      	beq.n	8003c4c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003c34:	6a3b      	ldr	r3, [r7, #32]
 8003c36:	f043 0301 	orr.w	r3, r3, #1
 8003c3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00b      	beq.n	8003c6e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c56:	6a3b      	ldr	r3, [r7, #32]
 8003c58:	f043 0308 	orr.w	r3, r3, #8
 8003c5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00b      	beq.n	8003c90 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	f043 0302 	orr.w	r3, r3, #2
 8003c7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003c90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d01c      	beq.n	8003cd2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7ff fdc3 	bl	8003824 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6859      	ldr	r1, [r3, #4]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	4b0d      	ldr	r3, [pc, #52]	; (8003ce0 <I2C_IsErrorOccurred+0x1bc>)
 8003caa:	400b      	ands	r3, r1
 8003cac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003cd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3728      	adds	r7, #40	; 0x28
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	fe00e800 	.word	0xfe00e800

08003ce4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	607b      	str	r3, [r7, #4]
 8003cee:	460b      	mov	r3, r1
 8003cf0:	817b      	strh	r3, [r7, #10]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cf6:	897b      	ldrh	r3, [r7, #10]
 8003cf8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cfc:	7a7b      	ldrb	r3, [r7, #9]
 8003cfe:	041b      	lsls	r3, r3, #16
 8003d00:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	0d5b      	lsrs	r3, r3, #21
 8003d1e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003d22:	4b08      	ldr	r3, [pc, #32]	; (8003d44 <I2C_TransferConfig+0x60>)
 8003d24:	430b      	orrs	r3, r1
 8003d26:	43db      	mvns	r3, r3
 8003d28:	ea02 0103 	and.w	r1, r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003d36:	bf00      	nop
 8003d38:	371c      	adds	r7, #28
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	03ff63ff 	.word	0x03ff63ff

08003d48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b20      	cmp	r3, #32
 8003d5c:	d138      	bne.n	8003dd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d101      	bne.n	8003d6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d68:	2302      	movs	r3, #2
 8003d6a:	e032      	b.n	8003dd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2224      	movs	r2, #36	; 0x24
 8003d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0201 	bic.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6819      	ldr	r1, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	430a      	orrs	r2, r1
 8003daa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0201 	orr.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	e000      	b.n	8003dd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dd0:	2302      	movs	r3, #2
  }
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b085      	sub	sp, #20
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
 8003de6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b20      	cmp	r3, #32
 8003df2:	d139      	bne.n	8003e68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d101      	bne.n	8003e02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003dfe:	2302      	movs	r3, #2
 8003e00:	e033      	b.n	8003e6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2224      	movs	r2, #36	; 0x24
 8003e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0201 	bic.w	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	021b      	lsls	r3, r3, #8
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	e000      	b.n	8003e6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e68:	2302      	movs	r3, #2
  }
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3714      	adds	r7, #20
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e78:	b08b      	sub	sp, #44	; 0x2c
 8003e7a:	af06      	add	r7, sp, #24
 8003e7c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0c4      	b.n	8004012 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d106      	bne.n	8003ea2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f009 f855 	bl	800cf4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f005 f89a 	bl	8008fe8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	73fb      	strb	r3, [r7, #15]
 8003eb8:	e040      	b.n	8003f3c <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003eba:	7bfb      	ldrb	r3, [r7, #15]
 8003ebc:	6879      	ldr	r1, [r7, #4]
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	440b      	add	r3, r1
 8003eca:	3301      	adds	r3, #1
 8003ecc:	2201      	movs	r2, #1
 8003ece:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	1c5a      	adds	r2, r3, #1
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	440b      	add	r3, r1
 8003ee0:	7bfa      	ldrb	r2, [r7, #15]
 8003ee2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	6879      	ldr	r1, [r7, #4]
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	4613      	mov	r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	4413      	add	r3, r2
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	440b      	add	r3, r1
 8003ef4:	3303      	adds	r3, #3
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003efa:	7bfa      	ldrb	r2, [r7, #15]
 8003efc:	6879      	ldr	r1, [r7, #4]
 8003efe:	4613      	mov	r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	4413      	add	r3, r2
 8003f04:	00db      	lsls	r3, r3, #3
 8003f06:	440b      	add	r3, r1
 8003f08:	3338      	adds	r3, #56	; 0x38
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f0e:	7bfa      	ldrb	r2, [r7, #15]
 8003f10:	6879      	ldr	r1, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	440b      	add	r3, r1
 8003f1c:	333c      	adds	r3, #60	; 0x3c
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f22:	7bfa      	ldrb	r2, [r7, #15]
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	440b      	add	r3, r1
 8003f30:	3340      	adds	r3, #64	; 0x40
 8003f32:	2200      	movs	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	73fb      	strb	r3, [r7, #15]
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d3b9      	bcc.n	8003eba <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f46:	2300      	movs	r3, #0
 8003f48:	73fb      	strb	r3, [r7, #15]
 8003f4a:	e044      	b.n	8003fd6 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f4c:	7bfa      	ldrb	r2, [r7, #15]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4413      	add	r3, r2
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	440b      	add	r3, r1
 8003f5a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003f5e:	2200      	movs	r2, #0
 8003f60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003f62:	7bfa      	ldrb	r2, [r7, #15]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	4413      	add	r3, r2
 8003f6c:	00db      	lsls	r3, r3, #3
 8003f6e:	440b      	add	r3, r1
 8003f70:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f74:	7bfa      	ldrb	r2, [r7, #15]
 8003f76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f78:	7bfa      	ldrb	r2, [r7, #15]
 8003f7a:	6879      	ldr	r1, [r7, #4]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	440b      	add	r3, r1
 8003f86:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003f8e:	7bfa      	ldrb	r2, [r7, #15]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4413      	add	r3, r2
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	440b      	add	r3, r1
 8003f9c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003fa4:	7bfa      	ldrb	r2, [r7, #15]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4413      	add	r3, r2
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	440b      	add	r3, r1
 8003fb2:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003fba:	7bfa      	ldrb	r2, [r7, #15]
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	4413      	add	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	440b      	add	r3, r1
 8003fc8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003fcc:	2200      	movs	r2, #0
 8003fce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	73fb      	strb	r3, [r7, #15]
 8003fd6:	7bfa      	ldrb	r2, [r7, #15]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d3b5      	bcc.n	8003f4c <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	603b      	str	r3, [r7, #0]
 8003fe6:	687e      	ldr	r6, [r7, #4]
 8003fe8:	466d      	mov	r5, sp
 8003fea:	f106 0410 	add.w	r4, r6, #16
 8003fee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ff0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	602b      	str	r3, [r5, #0]
 8003ff6:	1d33      	adds	r3, r6, #4
 8003ff8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ffa:	6838      	ldr	r0, [r7, #0]
 8003ffc:	f005 f80f 	bl	800901e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3714      	adds	r7, #20
 8004016:	46bd      	mov	sp, r7
 8004018:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800401a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <HAL_PCD_Start+0x16>
 800402c:	2302      	movs	r3, #2
 800402e:	e016      	b.n	800405e <HAL_PCD_Start+0x44>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f004 ffbc 	bl	8008fba <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004042:	2101      	movs	r1, #1
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f009 fa01 	bl	800d44c <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4618      	mov	r0, r3
 8004050:	f007 fa7b 	bl	800b54a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f007 fa74 	bl	800b560 <USB_ReadInterrupts>
 8004078:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fa9a 	bl	80045be <PCD_EP_ISR_Handler>

    return;
 800408a:	e0bd      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004092:	2b00      	cmp	r3, #0
 8004094:	d013      	beq.n	80040be <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800409e:	b29a      	uxth	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040a8:	b292      	uxth	r2, r2
 80040aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f008 ffed 	bl	800d08e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80040b4:	2100      	movs	r1, #0
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f8a9 	bl	800420e <HAL_PCD_SetAddress>

    return;
 80040bc:	e0a4      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00c      	beq.n	80040e2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80040da:	b292      	uxth	r2, r2
 80040dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80040e0:	e092      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00c      	beq.n	8004106 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040fe:	b292      	uxth	r2, r2
 8004100:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004104:	e080      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d027      	beq.n	8004160 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004118:	b29a      	uxth	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0204 	bic.w	r2, r2, #4
 8004122:	b292      	uxth	r2, r2
 8004124:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004130:	b29a      	uxth	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0208 	bic.w	r2, r2, #8
 800413a:	b292      	uxth	r2, r2
 800413c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f008 ffdd 	bl	800d100 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800414e:	b29a      	uxth	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004158:	b292      	uxth	r2, r2
 800415a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800415e:	e053      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004166:	2b00      	cmp	r3, #0
 8004168:	d027      	beq.n	80041ba <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004172:	b29a      	uxth	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0208 	orr.w	r2, r2, #8
 800417c:	b292      	uxth	r2, r2
 800417e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800418a:	b29a      	uxth	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004194:	b292      	uxth	r2, r2
 8004196:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f042 0204 	orr.w	r2, r2, #4
 80041ac:	b292      	uxth	r2, r2
 80041ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f008 ff8a 	bl	800d0cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80041b8:	e026      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00f      	beq.n	80041e4 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80041d6:	b292      	uxth	r2, r2
 80041d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f008 ff48 	bl	800d072 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80041e2:	e011      	b.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00c      	beq.n	8004208 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004200:	b292      	uxth	r2, r2
 8004202:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004206:	bf00      	nop
  }
}
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	460b      	mov	r3, r1
 8004218:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004220:	2b01      	cmp	r3, #1
 8004222:	d101      	bne.n	8004228 <HAL_PCD_SetAddress+0x1a>
 8004224:	2302      	movs	r3, #2
 8004226:	e013      	b.n	8004250 <HAL_PCD_SetAddress+0x42>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	78fa      	ldrb	r2, [r7, #3]
 800423e:	4611      	mov	r1, r2
 8004240:	4618      	mov	r0, r3
 8004242:	f007 f96e 	bl	800b522 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3708      	adds	r7, #8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	4608      	mov	r0, r1
 8004262:	4611      	mov	r1, r2
 8004264:	461a      	mov	r2, r3
 8004266:	4603      	mov	r3, r0
 8004268:	70fb      	strb	r3, [r7, #3]
 800426a:	460b      	mov	r3, r1
 800426c:	803b      	strh	r3, [r7, #0]
 800426e:	4613      	mov	r3, r2
 8004270:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004276:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800427a:	2b00      	cmp	r3, #0
 800427c:	da0e      	bge.n	800429c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800427e:	78fb      	ldrb	r3, [r7, #3]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	1c5a      	adds	r2, r3, #1
 8004286:	4613      	mov	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4413      	add	r3, r2
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	4413      	add	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2201      	movs	r2, #1
 8004298:	705a      	strb	r2, [r3, #1]
 800429a:	e00e      	b.n	80042ba <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800429c:	78fb      	ldrb	r3, [r7, #3]
 800429e:	f003 0207 	and.w	r2, r3, #7
 80042a2:	4613      	mov	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	4413      	add	r3, r2
 80042b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	f003 0307 	and.w	r3, r3, #7
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80042c6:	883a      	ldrh	r2, [r7, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	78ba      	ldrb	r2, [r7, #2]
 80042d0:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80042d2:	78bb      	ldrb	r3, [r7, #2]
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d102      	bne.n	80042de <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_PCD_EP_Open+0x94>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e00e      	b.n	800430a <HAL_PCD_EP_Open+0xb2>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68f9      	ldr	r1, [r7, #12]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f004 feb0 	bl	8009060 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004308:	7afb      	ldrb	r3, [r7, #11]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b084      	sub	sp, #16
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
 800431a:	460b      	mov	r3, r1
 800431c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800431e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004322:	2b00      	cmp	r3, #0
 8004324:	da0e      	bge.n	8004344 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	4613      	mov	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	4413      	add	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	705a      	strb	r2, [r3, #1]
 8004342:	e00e      	b.n	8004362 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004344:	78fb      	ldrb	r3, [r7, #3]
 8004346:	f003 0207 	and.w	r2, r3, #7
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	4413      	add	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004362:	78fb      	ldrb	r3, [r7, #3]
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	b2da      	uxtb	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_PCD_EP_Close+0x6a>
 8004378:	2302      	movs	r3, #2
 800437a:	e00e      	b.n	800439a <HAL_PCD_EP_Close+0x88>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68f9      	ldr	r1, [r7, #12]
 800438a:	4618      	mov	r0, r3
 800438c:	f005 fa2c 	bl	80097e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b086      	sub	sp, #24
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	603b      	str	r3, [r7, #0]
 80043ae:	460b      	mov	r3, r1
 80043b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043b2:	7afb      	ldrb	r3, [r7, #11]
 80043b4:	f003 0207 	and.w	r2, r3, #7
 80043b8:	4613      	mov	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4413      	add	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2200      	movs	r2, #0
 80043da:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2200      	movs	r2, #0
 80043e0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043e2:	7afb      	ldrb	r3, [r7, #11]
 80043e4:	f003 0307 	and.w	r3, r3, #7
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	6979      	ldr	r1, [r7, #20]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f005 fbe4 	bl	8009bc2 <USB_EPStartXfer>

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	607a      	str	r2, [r7, #4]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	460b      	mov	r3, r1
 8004412:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004414:	7afb      	ldrb	r3, [r7, #11]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	1c5a      	adds	r2, r3, #1
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4413      	add	r3, r2
 8004428:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	2200      	movs	r2, #0
 8004448:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2201      	movs	r2, #1
 800444e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004450:	7afb      	ldrb	r3, [r7, #11]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	b2da      	uxtb	r2, r3
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6979      	ldr	r1, [r7, #20]
 8004462:	4618      	mov	r0, r3
 8004464:	f005 fbad 	bl	8009bc2 <USB_EPStartXfer>

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b084      	sub	sp, #16
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	460b      	mov	r3, r1
 800447c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800447e:	78fb      	ldrb	r3, [r7, #3]
 8004480:	f003 0207 	and.w	r2, r3, #7
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	429a      	cmp	r2, r3
 800448a:	d901      	bls.n	8004490 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e03e      	b.n	800450e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004490:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004494:	2b00      	cmp	r3, #0
 8004496:	da0e      	bge.n	80044b6 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004498:	78fb      	ldrb	r3, [r7, #3]
 800449a:	f003 0307 	and.w	r3, r3, #7
 800449e:	1c5a      	adds	r2, r3, #1
 80044a0:	4613      	mov	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	4413      	add	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	4413      	add	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	705a      	strb	r2, [r3, #1]
 80044b4:	e00c      	b.n	80044d0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044b6:	78fa      	ldrb	r2, [r7, #3]
 80044b8:	4613      	mov	r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	4413      	add	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	4413      	add	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2201      	movs	r2, #1
 80044d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044d6:	78fb      	ldrb	r3, [r7, #3]
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d101      	bne.n	80044f0 <HAL_PCD_EP_SetStall+0x7e>
 80044ec:	2302      	movs	r3, #2
 80044ee:	e00e      	b.n	800450e <HAL_PCD_EP_SetStall+0x9c>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68f9      	ldr	r1, [r7, #12]
 80044fe:	4618      	mov	r0, r3
 8004500:	f006 ff10 	bl	800b324 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b084      	sub	sp, #16
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
 800451e:	460b      	mov	r3, r1
 8004520:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004522:	78fb      	ldrb	r3, [r7, #3]
 8004524:	f003 020f 	and.w	r2, r3, #15
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	429a      	cmp	r2, r3
 800452e:	d901      	bls.n	8004534 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e040      	b.n	80045b6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004534:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004538:	2b00      	cmp	r3, #0
 800453a:	da0e      	bge.n	800455a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800453c:	78fb      	ldrb	r3, [r7, #3]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	4613      	mov	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4413      	add	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	4413      	add	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2201      	movs	r2, #1
 8004556:	705a      	strb	r2, [r3, #1]
 8004558:	e00e      	b.n	8004578 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800455a:	78fb      	ldrb	r3, [r7, #3]
 800455c:	f003 0207 	and.w	r2, r3, #7
 8004560:	4613      	mov	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4413      	add	r3, r2
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	4413      	add	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800457e:	78fb      	ldrb	r3, [r7, #3]
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	b2da      	uxtb	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_PCD_EP_ClrStall+0x82>
 8004594:	2302      	movs	r3, #2
 8004596:	e00e      	b.n	80045b6 <HAL_PCD_EP_ClrStall+0xa0>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68f9      	ldr	r1, [r7, #12]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f006 ff0d 	bl	800b3c6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b096      	sub	sp, #88	; 0x58
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80045c6:	e3bf      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80045d0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80045d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80045e2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f040 8179 	bne.w	80048de <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80045ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80045f0:	f003 0310 	and.w	r3, r3, #16
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d152      	bne.n	800469e <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	b29b      	uxth	r3, r3
 8004600:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004608:	81fb      	strh	r3, [r7, #14]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	89fb      	ldrh	r3, [r7, #14]
 8004610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004618:	b29b      	uxth	r3, r3
 800461a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3328      	adds	r3, #40	; 0x28
 8004620:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800462a:	b29b      	uxth	r3, r3
 800462c:	461a      	mov	r2, r3
 800462e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4413      	add	r3, r2
 8004636:	3302      	adds	r3, #2
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	4413      	add	r3, r2
 8004640:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004644:	881b      	ldrh	r3, [r3, #0]
 8004646:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800464a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800464c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800464e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004650:	695a      	ldr	r2, [r3, #20]
 8004652:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	441a      	add	r2, r3
 8004658:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800465a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800465c:	2100      	movs	r1, #0
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f008 fced 	bl	800d03e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	f000 836b 	beq.w	8004d48 <PCD_EP_ISR_Handler+0x78a>
 8004672:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f040 8366 	bne.w	8004d48 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004682:	b2db      	uxtb	r3, r3
 8004684:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004688:	b2da      	uxtb	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	b292      	uxth	r2, r2
 8004690:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800469c:	e354      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80046a4:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80046b0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80046b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d034      	beq.n	8004726 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	00db      	lsls	r3, r3, #3
 80046ce:	4413      	add	r3, r2
 80046d0:	3306      	adds	r3, #6
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	6812      	ldr	r2, [r2, #0]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046de:	881b      	ldrh	r3, [r3, #0]
 80046e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80046e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046e6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80046f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046f4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80046f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046f8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	f006 ff86 	bl	800b60c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	881b      	ldrh	r3, [r3, #0]
 8004706:	b29a      	uxth	r2, r3
 8004708:	f640 738f 	movw	r3, #3983	; 0xf8f
 800470c:	4013      	ands	r3, r2
 800470e:	823b      	strh	r3, [r7, #16]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	8a3a      	ldrh	r2, [r7, #16]
 8004716:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800471a:	b292      	uxth	r2, r2
 800471c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f008 fc60 	bl	800cfe4 <HAL_PCD_SetupStageCallback>
 8004724:	e310      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004726:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800472a:	2b00      	cmp	r3, #0
 800472c:	f280 830c 	bge.w	8004d48 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	881b      	ldrh	r3, [r3, #0]
 8004736:	b29a      	uxth	r2, r3
 8004738:	f640 738f 	movw	r3, #3983	; 0xf8f
 800473c:	4013      	ands	r3, r2
 800473e:	83fb      	strh	r3, [r7, #30]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	8bfa      	ldrh	r2, [r7, #30]
 8004746:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800474a:	b292      	uxth	r2, r2
 800474c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004756:	b29b      	uxth	r3, r3
 8004758:	461a      	mov	r2, r3
 800475a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	4413      	add	r3, r2
 8004762:	3306      	adds	r3, #6
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6812      	ldr	r2, [r2, #0]
 800476a:	4413      	add	r3, r2
 800476c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004770:	881b      	ldrh	r3, [r3, #0]
 8004772:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004778:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800477a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d019      	beq.n	80047b6 <PCD_EP_ISR_Handler+0x1f8>
 8004782:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d015      	beq.n	80047b6 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6818      	ldr	r0, [r3, #0]
 800478e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004790:	6959      	ldr	r1, [r3, #20]
 8004792:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004794:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004796:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004798:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800479a:	b29b      	uxth	r3, r3
 800479c:	f006 ff36 	bl	800b60c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80047a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	441a      	add	r2, r3
 80047aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047ac:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80047ae:	2100      	movs	r1, #0
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f008 fc29 	bl	800d008 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	881b      	ldrh	r3, [r3, #0]
 80047bc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80047c0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80047c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f040 82bd 	bne.w	8004d48 <PCD_EP_ISR_Handler+0x78a>
 80047ce:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80047d2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80047d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80047da:	f000 82b5 	beq.w	8004d48 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	61bb      	str	r3, [r7, #24]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	461a      	mov	r2, r3
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	4413      	add	r3, r2
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	881b      	ldrh	r3, [r3, #0]
 8004802:	b29b      	uxth	r3, r3
 8004804:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004808:	b29a      	uxth	r2, r3
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	801a      	strh	r2, [r3, #0]
 800480e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	2b3e      	cmp	r3, #62	; 0x3e
 8004814:	d91d      	bls.n	8004852 <PCD_EP_ISR_Handler+0x294>
 8004816:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	095b      	lsrs	r3, r3, #5
 800481c:	647b      	str	r3, [r7, #68]	; 0x44
 800481e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	f003 031f 	and.w	r3, r3, #31
 8004826:	2b00      	cmp	r3, #0
 8004828:	d102      	bne.n	8004830 <PCD_EP_ISR_Handler+0x272>
 800482a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800482c:	3b01      	subs	r3, #1
 800482e:	647b      	str	r3, [r7, #68]	; 0x44
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	b29a      	uxth	r2, r3
 8004836:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004838:	b29b      	uxth	r3, r3
 800483a:	029b      	lsls	r3, r3, #10
 800483c:	b29b      	uxth	r3, r3
 800483e:	4313      	orrs	r3, r2
 8004840:	b29b      	uxth	r3, r3
 8004842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800484a:	b29a      	uxth	r2, r3
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	801a      	strh	r2, [r3, #0]
 8004850:	e026      	b.n	80048a0 <PCD_EP_ISR_Handler+0x2e2>
 8004852:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10a      	bne.n	8004870 <PCD_EP_ISR_Handler+0x2b2>
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	881b      	ldrh	r3, [r3, #0]
 800485e:	b29b      	uxth	r3, r3
 8004860:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004864:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004868:	b29a      	uxth	r2, r3
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	801a      	strh	r2, [r3, #0]
 800486e:	e017      	b.n	80048a0 <PCD_EP_ISR_Handler+0x2e2>
 8004870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	085b      	lsrs	r3, r3, #1
 8004876:	647b      	str	r3, [r7, #68]	; 0x44
 8004878:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	2b00      	cmp	r3, #0
 8004882:	d002      	beq.n	800488a <PCD_EP_ISR_Handler+0x2cc>
 8004884:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004886:	3301      	adds	r3, #1
 8004888:	647b      	str	r3, [r7, #68]	; 0x44
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	881b      	ldrh	r3, [r3, #0]
 800488e:	b29a      	uxth	r2, r3
 8004890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004892:	b29b      	uxth	r3, r3
 8004894:	029b      	lsls	r3, r3, #10
 8004896:	b29b      	uxth	r3, r3
 8004898:	4313      	orrs	r3, r2
 800489a:	b29a      	uxth	r2, r3
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	881b      	ldrh	r3, [r3, #0]
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048b0:	827b      	strh	r3, [r7, #18]
 80048b2:	8a7b      	ldrh	r3, [r7, #18]
 80048b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80048b8:	827b      	strh	r3, [r7, #18]
 80048ba:	8a7b      	ldrh	r3, [r7, #18]
 80048bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80048c0:	827b      	strh	r3, [r7, #18]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	8a7b      	ldrh	r3, [r7, #18]
 80048c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80048cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80048d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048d8:	b29b      	uxth	r3, r3
 80048da:	8013      	strh	r3, [r2, #0]
 80048dc:	e234      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	461a      	mov	r2, r3
 80048e4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80048f2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f280 80fc 	bge.w	8004af4 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	461a      	mov	r2, r3
 8004902:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	b29a      	uxth	r2, r3
 800490e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004912:	4013      	ands	r3, r2
 8004914:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800492a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800492e:	b292      	uxth	r2, r2
 8004930:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004932:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8004936:	4613      	mov	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4413      	add	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	4413      	add	r3, r2
 8004946:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004948:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800494a:	7b1b      	ldrb	r3, [r3, #12]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d125      	bne.n	800499c <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004958:	b29b      	uxth	r3, r3
 800495a:	461a      	mov	r2, r3
 800495c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	00db      	lsls	r3, r3, #3
 8004962:	4413      	add	r3, r2
 8004964:	3306      	adds	r3, #6
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6812      	ldr	r2, [r2, #0]
 800496c:	4413      	add	r3, r2
 800496e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004972:	881b      	ldrh	r3, [r3, #0]
 8004974:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004978:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800497c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004980:	2b00      	cmp	r3, #0
 8004982:	f000 8092 	beq.w	8004aaa <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6818      	ldr	r0, [r3, #0]
 800498a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800498c:	6959      	ldr	r1, [r3, #20]
 800498e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004990:	88da      	ldrh	r2, [r3, #6]
 8004992:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004996:	f006 fe39 	bl	800b60c <USB_ReadPMA>
 800499a:	e086      	b.n	8004aaa <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800499c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800499e:	78db      	ldrb	r3, [r3, #3]
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d10a      	bne.n	80049ba <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80049a4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80049a8:	461a      	mov	r2, r3
 80049aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f9d9 	bl	8004d64 <HAL_PCD_EP_DB_Receive>
 80049b2:	4603      	mov	r3, r0
 80049b4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80049b8:	e077      	b.n	8004aaa <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	4413      	add	r3, r2
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049d4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	461a      	mov	r2, r3
 80049de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	441a      	add	r2, r3
 80049e6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80049ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	881b      	ldrh	r3, [r3, #0]
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d024      	beq.n	8004a62 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	461a      	mov	r2, r3
 8004a24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	4413      	add	r3, r2
 8004a2c:	3302      	adds	r3, #2
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6812      	ldr	r2, [r2, #0]
 8004a34:	4413      	add	r3, r2
 8004a36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a3a:	881b      	ldrh	r3, [r3, #0]
 8004a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a40:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8004a44:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d02e      	beq.n	8004aaa <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6818      	ldr	r0, [r3, #0]
 8004a50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a52:	6959      	ldr	r1, [r3, #20]
 8004a54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a56:	891a      	ldrh	r2, [r3, #8]
 8004a58:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004a5c:	f006 fdd6 	bl	800b60c <USB_ReadPMA>
 8004a60:	e023      	b.n	8004aaa <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	4413      	add	r3, r2
 8004a76:	3306      	adds	r3, #6
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	6812      	ldr	r2, [r2, #0]
 8004a7e:	4413      	add	r3, r2
 8004a80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a84:	881b      	ldrh	r3, [r3, #0]
 8004a86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a8a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8004a8e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6818      	ldr	r0, [r3, #0]
 8004a9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a9c:	6959      	ldr	r1, [r3, #20]
 8004a9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aa0:	895a      	ldrh	r2, [r3, #10]
 8004aa2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004aa6:	f006 fdb1 	bl	800b60c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004aaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aac:	69da      	ldr	r2, [r3, #28]
 8004aae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004ab2:	441a      	add	r2, r3
 8004ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ab6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004ab8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aba:	695a      	ldr	r2, [r3, #20]
 8004abc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004ac0:	441a      	add	r2, r3
 8004ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ac4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004ac6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d005      	beq.n	8004ada <PCD_EP_ISR_Handler+0x51c>
 8004ace:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8004ad2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d206      	bcs.n	8004ae8 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004ada:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	4619      	mov	r1, r3
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f008 fa91 	bl	800d008 <HAL_PCD_DataOutStageCallback>
 8004ae6:	e005      	b.n	8004af4 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004aee:	4618      	mov	r0, r3
 8004af0:	f005 f867 	bl	8009bc2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004af4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 8123 	beq.w	8004d48 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8004b02:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	4613      	mov	r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	4413      	add	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	4413      	add	r3, r2
 8004b14:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b30:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	461a      	mov	r2, r3
 8004b3a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	441a      	add	r2, r3
 8004b42:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004b46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004b52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b54:	78db      	ldrb	r3, [r3, #3]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	f040 80a2 	bne.w	8004ca0 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8004b5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b5e:	2200      	movs	r2, #0
 8004b60:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004b62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b64:	7b1b      	ldrb	r3, [r3, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 8093 	beq.w	8004c92 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004b6c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d046      	beq.n	8004c06 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b7a:	785b      	ldrb	r3, [r3, #1]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d126      	bne.n	8004bce <PCD_EP_ISR_Handler+0x610>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	627b      	str	r3, [r7, #36]	; 0x24
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	461a      	mov	r2, r3
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	4413      	add	r3, r2
 8004b96:	627b      	str	r3, [r7, #36]	; 0x24
 8004b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	011a      	lsls	r2, r3, #4
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004ba6:	623b      	str	r3, [r7, #32]
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	881b      	ldrh	r3, [r3, #0]
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	801a      	strh	r2, [r3, #0]
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	881b      	ldrh	r3, [r3, #0]
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	801a      	strh	r2, [r3, #0]
 8004bcc:	e061      	b.n	8004c92 <PCD_EP_ISR_Handler+0x6d4>
 8004bce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bd0:	785b      	ldrb	r3, [r3, #1]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d15d      	bne.n	8004c92 <PCD_EP_ISR_Handler+0x6d4>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bea:	4413      	add	r3, r2
 8004bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	011a      	lsls	r2, r3, #4
 8004bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf6:	4413      	add	r3, r2
 8004bf8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004bfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c00:	2200      	movs	r2, #0
 8004c02:	801a      	strh	r2, [r3, #0]
 8004c04:	e045      	b.n	8004c92 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c0e:	785b      	ldrb	r3, [r3, #1]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d126      	bne.n	8004c62 <PCD_EP_ISR_Handler+0x6a4>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	637b      	str	r3, [r7, #52]	; 0x34
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	461a      	mov	r2, r3
 8004c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c28:	4413      	add	r3, r2
 8004c2a:	637b      	str	r3, [r7, #52]	; 0x34
 8004c2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	011a      	lsls	r2, r3, #4
 8004c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c34:	4413      	add	r3, r2
 8004c36:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c3a:	633b      	str	r3, [r7, #48]	; 0x30
 8004c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c4a:	801a      	strh	r2, [r3, #0]
 8004c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c4e:	881b      	ldrh	r3, [r3, #0]
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c5e:	801a      	strh	r2, [r3, #0]
 8004c60:	e017      	b.n	8004c92 <PCD_EP_ISR_Handler+0x6d4>
 8004c62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c64:	785b      	ldrb	r3, [r3, #1]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d113      	bne.n	8004c92 <PCD_EP_ISR_Handler+0x6d4>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	461a      	mov	r2, r3
 8004c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c78:	4413      	add	r3, r2
 8004c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	011a      	lsls	r2, r3, #4
 8004c82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c84:	4413      	add	r3, r2
 8004c86:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8e:	2200      	movs	r2, #0
 8004c90:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004c92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	4619      	mov	r1, r3
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f008 f9d0 	bl	800d03e <HAL_PCD_DataInStageCallback>
 8004c9e:	e053      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004ca0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d146      	bne.n	8004d3a <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	4413      	add	r3, r2
 8004cc0:	3302      	adds	r3, #2
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	4413      	add	r3, r2
 8004cca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cd4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8004cd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cda:	699a      	ldr	r2, [r3, #24]
 8004cdc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d907      	bls.n	8004cf4 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8004ce4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ce6:	699a      	ldr	r2, [r3, #24]
 8004ce8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004cec:	1ad2      	subs	r2, r2, r3
 8004cee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cf0:	619a      	str	r2, [r3, #24]
 8004cf2:	e002      	b.n	8004cfa <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8004cf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004cfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d106      	bne.n	8004d10 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004d02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	4619      	mov	r1, r3
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f008 f998 	bl	800d03e <HAL_PCD_DataInStageCallback>
 8004d0e:	e01b      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004d10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d12:	695a      	ldr	r2, [r3, #20]
 8004d14:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004d18:	441a      	add	r2, r3
 8004d1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d1c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004d1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d20:	69da      	ldr	r2, [r3, #28]
 8004d22:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004d26:	441a      	add	r2, r3
 8004d28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d2a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d32:	4618      	mov	r0, r3
 8004d34:	f004 ff45 	bl	8009bc2 <USB_EPStartXfer>
 8004d38:	e006      	b.n	8004d48 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004d3a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004d3e:	461a      	mov	r2, r3
 8004d40:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f91b 	bl	8004f7e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	b21b      	sxth	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f6ff ac37 	blt.w	80045c8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3758      	adds	r7, #88	; 0x58
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d07e      	beq.n	8004e7a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	461a      	mov	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	4413      	add	r3, r2
 8004d90:	3302      	adds	r3, #2
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	6812      	ldr	r2, [r2, #0]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d9e:	881b      	ldrh	r3, [r3, #0]
 8004da0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004da4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	8b7b      	ldrh	r3, [r7, #26]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d306      	bcc.n	8004dbe <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	699a      	ldr	r2, [r3, #24]
 8004db4:	8b7b      	ldrh	r3, [r7, #26]
 8004db6:	1ad2      	subs	r2, r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	619a      	str	r2, [r3, #24]
 8004dbc:	e002      	b.n	8004dc4 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d123      	bne.n	8004e14 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	881b      	ldrh	r3, [r3, #0]
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de6:	833b      	strh	r3, [r7, #24]
 8004de8:	8b3b      	ldrh	r3, [r7, #24]
 8004dea:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004dee:	833b      	strh	r3, [r7, #24]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	461a      	mov	r2, r3
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	441a      	add	r2, r3
 8004dfe:	8b3b      	ldrh	r3, [r7, #24]
 8004e00:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e04:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004e14:	88fb      	ldrh	r3, [r7, #6]
 8004e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d01f      	beq.n	8004e5e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	881b      	ldrh	r3, [r3, #0]
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e38:	82fb      	strh	r3, [r7, #22]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	441a      	add	r2, r3
 8004e48:	8afb      	ldrh	r3, [r7, #22]
 8004e4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e56:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004e5e:	8b7b      	ldrh	r3, [r7, #26]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 8087 	beq.w	8004f74 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6818      	ldr	r0, [r3, #0]
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	6959      	ldr	r1, [r3, #20]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	891a      	ldrh	r2, [r3, #8]
 8004e72:	8b7b      	ldrh	r3, [r7, #26]
 8004e74:	f006 fbca 	bl	800b60c <USB_ReadPMA>
 8004e78:	e07c      	b.n	8004f74 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	461a      	mov	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	4413      	add	r3, r2
 8004e8e:	3306      	adds	r3, #6
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	4413      	add	r3, r2
 8004e98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e9c:	881b      	ldrh	r3, [r3, #0]
 8004e9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ea2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	699a      	ldr	r2, [r3, #24]
 8004ea8:	8b7b      	ldrh	r3, [r7, #26]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d306      	bcc.n	8004ebc <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	699a      	ldr	r2, [r3, #24]
 8004eb2:	8b7b      	ldrh	r3, [r7, #26]
 8004eb4:	1ad2      	subs	r2, r2, r3
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	619a      	str	r2, [r3, #24]
 8004eba:	e002      	b.n	8004ec2 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d123      	bne.n	8004f12 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee4:	83fb      	strh	r3, [r7, #30]
 8004ee6:	8bfb      	ldrh	r3, [r7, #30]
 8004ee8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004eec:	83fb      	strh	r3, [r7, #30]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	441a      	add	r2, r3
 8004efc:	8bfb      	ldrh	r3, [r7, #30]
 8004efe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004f12:	88fb      	ldrh	r3, [r7, #6]
 8004f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d11f      	bne.n	8004f5c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	461a      	mov	r2, r3
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	881b      	ldrh	r3, [r3, #0]
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f36:	83bb      	strh	r3, [r7, #28]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	441a      	add	r2, r3
 8004f46:	8bbb      	ldrh	r3, [r7, #28]
 8004f48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f54:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004f5c:	8b7b      	ldrh	r3, [r7, #26]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d008      	beq.n	8004f74 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6818      	ldr	r0, [r3, #0]
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	6959      	ldr	r1, [r3, #20]
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	895a      	ldrh	r2, [r3, #10]
 8004f6e:	8b7b      	ldrh	r3, [r7, #26]
 8004f70:	f006 fb4c 	bl	800b60c <USB_ReadPMA>
    }
  }

  return count;
 8004f74:	8b7b      	ldrh	r3, [r7, #26]
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3720      	adds	r7, #32
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b0a4      	sub	sp, #144	; 0x90
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004f8c:	88fb      	ldrh	r3, [r7, #6]
 8004f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f000 81dd 	beq.w	8005352 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	00db      	lsls	r3, r3, #3
 8004faa:	4413      	add	r3, r2
 8004fac:	3302      	adds	r3, #2
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	6812      	ldr	r2, [r2, #0]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fba:	881b      	ldrh	r3, [r3, #0]
 8004fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fc0:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	699a      	ldr	r2, [r3, #24]
 8004fc8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d907      	bls.n	8004fe0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	699a      	ldr	r2, [r3, #24]
 8004fd4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004fd8:	1ad2      	subs	r2, r2, r3
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	619a      	str	r2, [r3, #24]
 8004fde:	e002      	b.n	8004fe6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f040 80b9 	bne.w	8005162 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	785b      	ldrb	r3, [r3, #1]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d126      	bne.n	8005046 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005006:	b29b      	uxth	r3, r3
 8005008:	461a      	mov	r2, r3
 800500a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500c:	4413      	add	r3, r2
 800500e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	011a      	lsls	r2, r3, #4
 8005016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005018:	4413      	add	r3, r2
 800501a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800501e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	b29b      	uxth	r3, r3
 8005026:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800502a:	b29a      	uxth	r2, r3
 800502c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502e:	801a      	strh	r2, [r3, #0]
 8005030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	b29b      	uxth	r3, r3
 8005036:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800503a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800503e:	b29a      	uxth	r2, r3
 8005040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005042:	801a      	strh	r2, [r3, #0]
 8005044:	e01a      	b.n	800507c <HAL_PCD_EP_DB_Transmit+0xfe>
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	785b      	ldrb	r3, [r3, #1]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d116      	bne.n	800507c <HAL_PCD_EP_DB_Transmit+0xfe>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	637b      	str	r3, [r7, #52]	; 0x34
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800505c:	b29b      	uxth	r3, r3
 800505e:	461a      	mov	r2, r3
 8005060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005062:	4413      	add	r3, r2
 8005064:	637b      	str	r3, [r7, #52]	; 0x34
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	011a      	lsls	r2, r3, #4
 800506c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800506e:	4413      	add	r3, r2
 8005070:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005074:	633b      	str	r3, [r7, #48]	; 0x30
 8005076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005078:	2200      	movs	r2, #0
 800507a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	627b      	str	r3, [r7, #36]	; 0x24
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	785b      	ldrb	r3, [r3, #1]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d126      	bne.n	80050d8 <HAL_PCD_EP_DB_Transmit+0x15a>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	61fb      	str	r3, [r7, #28]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005098:	b29b      	uxth	r3, r3
 800509a:	461a      	mov	r2, r3
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	4413      	add	r3, r2
 80050a0:	61fb      	str	r3, [r7, #28]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	011a      	lsls	r2, r3, #4
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	4413      	add	r3, r2
 80050ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80050b0:	61bb      	str	r3, [r7, #24]
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050bc:	b29a      	uxth	r2, r3
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	801a      	strh	r2, [r3, #0]
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	881b      	ldrh	r3, [r3, #0]
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	801a      	strh	r2, [r3, #0]
 80050d6:	e017      	b.n	8005108 <HAL_PCD_EP_DB_Transmit+0x18a>
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	785b      	ldrb	r3, [r3, #1]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d113      	bne.n	8005108 <HAL_PCD_EP_DB_Transmit+0x18a>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	461a      	mov	r2, r3
 80050ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ee:	4413      	add	r3, r2
 80050f0:	627b      	str	r3, [r7, #36]	; 0x24
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	011a      	lsls	r2, r3, #4
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	4413      	add	r3, r2
 80050fc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005100:	623b      	str	r3, [r7, #32]
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	2200      	movs	r2, #0
 8005106:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	4619      	mov	r1, r3
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f007 ff95 	bl	800d03e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005114:	88fb      	ldrh	r3, [r7, #6]
 8005116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 82fc 	beq.w	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	461a      	mov	r2, r3
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	881b      	ldrh	r3, [r3, #0]
 8005130:	b29b      	uxth	r3, r3
 8005132:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800513a:	82fb      	strh	r3, [r7, #22]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	461a      	mov	r2, r3
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	441a      	add	r2, r3
 800514a:	8afb      	ldrh	r3, [r7, #22]
 800514c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005150:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005154:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800515c:	b29b      	uxth	r3, r3
 800515e:	8013      	strh	r3, [r2, #0]
 8005160:	e2da      	b.n	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d021      	beq.n	80051b0 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	461a      	mov	r2, r3
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4413      	add	r3, r2
 800517a:	881b      	ldrh	r3, [r3, #0]
 800517c:	b29b      	uxth	r3, r3
 800517e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005186:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	441a      	add	r2, r3
 8005198:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800519c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	f040 82ae 	bne.w	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	695a      	ldr	r2, [r3, #20]
 80051c0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80051c4:	441a      	add	r2, r3
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	69da      	ldr	r2, [r3, #28]
 80051ce:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80051d2:	441a      	add	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	6a1a      	ldr	r2, [r3, #32]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d30b      	bcc.n	80051fc <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	6a1a      	ldr	r2, [r3, #32]
 80051f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051f4:	1ad2      	subs	r2, r2, r3
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	621a      	str	r2, [r3, #32]
 80051fa:	e017      	b.n	800522c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d108      	bne.n	8005216 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8005204:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005208:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005214:	e00a      	b.n	800522c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	2200      	movs	r2, #0
 800522a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	785b      	ldrb	r3, [r3, #1]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d165      	bne.n	8005300 <HAL_PCD_EP_DB_Transmit+0x382>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	63fb      	str	r3, [r7, #60]	; 0x3c
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005242:	b29b      	uxth	r3, r3
 8005244:	461a      	mov	r2, r3
 8005246:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005248:	4413      	add	r3, r2
 800524a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	011a      	lsls	r2, r3, #4
 8005252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005254:	4413      	add	r3, r2
 8005256:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800525a:	63bb      	str	r3, [r7, #56]	; 0x38
 800525c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800525e:	881b      	ldrh	r3, [r3, #0]
 8005260:	b29b      	uxth	r3, r3
 8005262:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005266:	b29a      	uxth	r2, r3
 8005268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526a:	801a      	strh	r2, [r3, #0]
 800526c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005270:	2b3e      	cmp	r3, #62	; 0x3e
 8005272:	d91d      	bls.n	80052b0 <HAL_PCD_EP_DB_Transmit+0x332>
 8005274:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005278:	095b      	lsrs	r3, r3, #5
 800527a:	64bb      	str	r3, [r7, #72]	; 0x48
 800527c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005280:	f003 031f 	and.w	r3, r3, #31
 8005284:	2b00      	cmp	r3, #0
 8005286:	d102      	bne.n	800528e <HAL_PCD_EP_DB_Transmit+0x310>
 8005288:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800528a:	3b01      	subs	r3, #1
 800528c:	64bb      	str	r3, [r7, #72]	; 0x48
 800528e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005290:	881b      	ldrh	r3, [r3, #0]
 8005292:	b29a      	uxth	r2, r3
 8005294:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005296:	b29b      	uxth	r3, r3
 8005298:	029b      	lsls	r3, r3, #10
 800529a:	b29b      	uxth	r3, r3
 800529c:	4313      	orrs	r3, r2
 800529e:	b29b      	uxth	r3, r3
 80052a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ac:	801a      	strh	r2, [r3, #0]
 80052ae:	e044      	b.n	800533a <HAL_PCD_EP_DB_Transmit+0x3bc>
 80052b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10a      	bne.n	80052ce <HAL_PCD_EP_DB_Transmit+0x350>
 80052b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ba:	881b      	ldrh	r3, [r3, #0]
 80052bc:	b29b      	uxth	r3, r3
 80052be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ca:	801a      	strh	r2, [r3, #0]
 80052cc:	e035      	b.n	800533a <HAL_PCD_EP_DB_Transmit+0x3bc>
 80052ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052d2:	085b      	lsrs	r3, r3, #1
 80052d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80052d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d002      	beq.n	80052e8 <HAL_PCD_EP_DB_Transmit+0x36a>
 80052e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052e4:	3301      	adds	r3, #1
 80052e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80052e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ea:	881b      	ldrh	r3, [r3, #0]
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	029b      	lsls	r3, r3, #10
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	4313      	orrs	r3, r2
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fc:	801a      	strh	r2, [r3, #0]
 80052fe:	e01c      	b.n	800533a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	785b      	ldrb	r3, [r3, #1]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d118      	bne.n	800533a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	647b      	str	r3, [r7, #68]	; 0x44
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005316:	b29b      	uxth	r3, r3
 8005318:	461a      	mov	r2, r3
 800531a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800531c:	4413      	add	r3, r2
 800531e:	647b      	str	r3, [r7, #68]	; 0x44
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	011a      	lsls	r2, r3, #4
 8005326:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005328:	4413      	add	r3, r2
 800532a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800532e:	643b      	str	r3, [r7, #64]	; 0x40
 8005330:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005334:	b29a      	uxth	r2, r3
 8005336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005338:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6818      	ldr	r0, [r3, #0]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	6959      	ldr	r1, [r3, #20]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	891a      	ldrh	r2, [r3, #8]
 8005346:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800534a:	b29b      	uxth	r3, r3
 800534c:	f006 f918 	bl	800b580 <USB_WritePMA>
 8005350:	e1e2      	b.n	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800535a:	b29b      	uxth	r3, r3
 800535c:	461a      	mov	r2, r3
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	4413      	add	r3, r2
 8005366:	3306      	adds	r3, #6
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	4413      	add	r3, r2
 8005370:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005374:	881b      	ldrh	r3, [r3, #0]
 8005376:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800537a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	699a      	ldr	r2, [r3, #24]
 8005382:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005386:	429a      	cmp	r2, r3
 8005388:	d307      	bcc.n	800539a <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	699a      	ldr	r2, [r3, #24]
 800538e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005392:	1ad2      	subs	r2, r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	619a      	str	r2, [r3, #24]
 8005398:	e002      	b.n	80053a0 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	2200      	movs	r2, #0
 800539e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f040 80c0 	bne.w	800552a <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	785b      	ldrb	r3, [r3, #1]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d126      	bne.n	8005400 <HAL_PCD_EP_DB_Transmit+0x482>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80053c6:	4413      	add	r3, r2
 80053c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	011a      	lsls	r2, r3, #4
 80053d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80053d2:	4413      	add	r3, r2
 80053d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80053d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80053da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053dc:	881b      	ldrh	r3, [r3, #0]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053e8:	801a      	strh	r2, [r3, #0]
 80053ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053ec:	881b      	ldrh	r3, [r3, #0]
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053fc:	801a      	strh	r2, [r3, #0]
 80053fe:	e01a      	b.n	8005436 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	785b      	ldrb	r3, [r3, #1]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d116      	bne.n	8005436 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	667b      	str	r3, [r7, #100]	; 0x64
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005416:	b29b      	uxth	r3, r3
 8005418:	461a      	mov	r2, r3
 800541a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800541c:	4413      	add	r3, r2
 800541e:	667b      	str	r3, [r7, #100]	; 0x64
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	011a      	lsls	r2, r3, #4
 8005426:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005428:	4413      	add	r3, r2
 800542a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800542e:	663b      	str	r3, [r7, #96]	; 0x60
 8005430:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005432:	2200      	movs	r2, #0
 8005434:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	677b      	str	r3, [r7, #116]	; 0x74
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	785b      	ldrb	r3, [r3, #1]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d12b      	bne.n	800549c <HAL_PCD_EP_DB_Transmit+0x51e>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	66fb      	str	r3, [r7, #108]	; 0x6c
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005452:	b29b      	uxth	r3, r3
 8005454:	461a      	mov	r2, r3
 8005456:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005458:	4413      	add	r3, r2
 800545a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	011a      	lsls	r2, r3, #4
 8005462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005464:	4413      	add	r3, r2
 8005466:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800546a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800546e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005472:	881b      	ldrh	r3, [r3, #0]
 8005474:	b29b      	uxth	r3, r3
 8005476:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800547a:	b29a      	uxth	r2, r3
 800547c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005480:	801a      	strh	r2, [r3, #0]
 8005482:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005486:	881b      	ldrh	r3, [r3, #0]
 8005488:	b29b      	uxth	r3, r3
 800548a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800548e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005492:	b29a      	uxth	r2, r3
 8005494:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005498:	801a      	strh	r2, [r3, #0]
 800549a:	e017      	b.n	80054cc <HAL_PCD_EP_DB_Transmit+0x54e>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	785b      	ldrb	r3, [r3, #1]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d113      	bne.n	80054cc <HAL_PCD_EP_DB_Transmit+0x54e>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	461a      	mov	r2, r3
 80054b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054b2:	4413      	add	r3, r2
 80054b4:	677b      	str	r3, [r7, #116]	; 0x74
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	011a      	lsls	r2, r3, #4
 80054bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054be:	4413      	add	r3, r2
 80054c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80054c4:	673b      	str	r3, [r7, #112]	; 0x70
 80054c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054c8:	2200      	movs	r2, #0
 80054ca:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	4619      	mov	r1, r3
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f007 fdb3 	bl	800d03e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80054d8:	88fb      	ldrh	r3, [r7, #6]
 80054da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f040 811a 	bne.w	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	461a      	mov	r2, r3
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054fe:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	441a      	add	r2, r3
 8005510:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8005514:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005518:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800551c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005524:	b29b      	uxth	r3, r3
 8005526:	8013      	strh	r3, [r2, #0]
 8005528:	e0f6      	b.n	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d121      	bne.n	8005578 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	b29b      	uxth	r3, r3
 8005546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800554a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800554e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	441a      	add	r2, r3
 8005560:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005564:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005568:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800556c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005574:	b29b      	uxth	r3, r3
 8005576:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800557e:	2b01      	cmp	r3, #1
 8005580:	f040 80ca 	bne.w	8005718 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	695a      	ldr	r2, [r3, #20]
 8005588:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800558c:	441a      	add	r2, r3
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	69da      	ldr	r2, [r3, #28]
 8005596:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800559a:	441a      	add	r2, r3
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	6a1a      	ldr	r2, [r3, #32]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d30b      	bcc.n	80055c4 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	6a1a      	ldr	r2, [r3, #32]
 80055b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055bc:	1ad2      	subs	r2, r2, r3
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	621a      	str	r2, [r3, #32]
 80055c2:	e017      	b.n	80055f4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d108      	bne.n	80055de <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80055cc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80055d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80055dc:	e00a      	b.n	80055f4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	2200      	movs	r2, #0
 80055ea:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	657b      	str	r3, [r7, #84]	; 0x54
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	785b      	ldrb	r3, [r3, #1]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d165      	bne.n	80056ce <HAL_PCD_EP_DB_Transmit+0x750>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005610:	b29b      	uxth	r3, r3
 8005612:	461a      	mov	r2, r3
 8005614:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005616:	4413      	add	r3, r2
 8005618:	65fb      	str	r3, [r7, #92]	; 0x5c
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	011a      	lsls	r2, r3, #4
 8005620:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005622:	4413      	add	r3, r2
 8005624:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005628:	65bb      	str	r3, [r7, #88]	; 0x58
 800562a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800562c:	881b      	ldrh	r3, [r3, #0]
 800562e:	b29b      	uxth	r3, r3
 8005630:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005634:	b29a      	uxth	r2, r3
 8005636:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005638:	801a      	strh	r2, [r3, #0]
 800563a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800563e:	2b3e      	cmp	r3, #62	; 0x3e
 8005640:	d91d      	bls.n	800567e <HAL_PCD_EP_DB_Transmit+0x700>
 8005642:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005646:	095b      	lsrs	r3, r3, #5
 8005648:	66bb      	str	r3, [r7, #104]	; 0x68
 800564a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800564e:	f003 031f 	and.w	r3, r3, #31
 8005652:	2b00      	cmp	r3, #0
 8005654:	d102      	bne.n	800565c <HAL_PCD_EP_DB_Transmit+0x6de>
 8005656:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005658:	3b01      	subs	r3, #1
 800565a:	66bb      	str	r3, [r7, #104]	; 0x68
 800565c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	b29a      	uxth	r2, r3
 8005662:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005664:	b29b      	uxth	r3, r3
 8005666:	029b      	lsls	r3, r3, #10
 8005668:	b29b      	uxth	r3, r3
 800566a:	4313      	orrs	r3, r2
 800566c:	b29b      	uxth	r3, r3
 800566e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005672:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005676:	b29a      	uxth	r2, r3
 8005678:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800567a:	801a      	strh	r2, [r3, #0]
 800567c:	e041      	b.n	8005702 <HAL_PCD_EP_DB_Transmit+0x784>
 800567e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10a      	bne.n	800569c <HAL_PCD_EP_DB_Transmit+0x71e>
 8005686:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	b29b      	uxth	r3, r3
 800568c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005690:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005694:	b29a      	uxth	r2, r3
 8005696:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005698:	801a      	strh	r2, [r3, #0]
 800569a:	e032      	b.n	8005702 <HAL_PCD_EP_DB_Transmit+0x784>
 800569c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056a0:	085b      	lsrs	r3, r3, #1
 80056a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80056a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d002      	beq.n	80056b6 <HAL_PCD_EP_DB_Transmit+0x738>
 80056b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056b2:	3301      	adds	r3, #1
 80056b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80056b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80056b8:	881b      	ldrh	r3, [r3, #0]
 80056ba:	b29a      	uxth	r2, r3
 80056bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056be:	b29b      	uxth	r3, r3
 80056c0:	029b      	lsls	r3, r3, #10
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	4313      	orrs	r3, r2
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80056ca:	801a      	strh	r2, [r3, #0]
 80056cc:	e019      	b.n	8005702 <HAL_PCD_EP_DB_Transmit+0x784>
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	785b      	ldrb	r3, [r3, #1]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d115      	bne.n	8005702 <HAL_PCD_EP_DB_Transmit+0x784>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056de:	b29b      	uxth	r3, r3
 80056e0:	461a      	mov	r2, r3
 80056e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80056e4:	4413      	add	r3, r2
 80056e6:	657b      	str	r3, [r7, #84]	; 0x54
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	011a      	lsls	r2, r3, #4
 80056ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80056f0:	4413      	add	r3, r2
 80056f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80056f6:	653b      	str	r3, [r7, #80]	; 0x50
 80056f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056fc:	b29a      	uxth	r2, r3
 80056fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005700:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	6959      	ldr	r1, [r3, #20]
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	895a      	ldrh	r2, [r3, #10]
 800570e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005712:	b29b      	uxth	r3, r3
 8005714:	f005 ff34 	bl	800b580 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	461a      	mov	r2, r3
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4413      	add	r3, r2
 8005726:	881b      	ldrh	r3, [r3, #0]
 8005728:	b29b      	uxth	r3, r3
 800572a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800572e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005732:	82bb      	strh	r3, [r7, #20]
 8005734:	8abb      	ldrh	r3, [r7, #20]
 8005736:	f083 0310 	eor.w	r3, r3, #16
 800573a:	82bb      	strh	r3, [r7, #20]
 800573c:	8abb      	ldrh	r3, [r7, #20]
 800573e:	f083 0320 	eor.w	r3, r3, #32
 8005742:	82bb      	strh	r3, [r7, #20]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	461a      	mov	r2, r3
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	441a      	add	r2, r3
 8005752:	8abb      	ldrh	r3, [r7, #20]
 8005754:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005758:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800575c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005764:	b29b      	uxth	r3, r3
 8005766:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3790      	adds	r7, #144	; 0x90
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005772:	b480      	push	{r7}
 8005774:	b087      	sub	sp, #28
 8005776:	af00      	add	r7, sp, #0
 8005778:	60f8      	str	r0, [r7, #12]
 800577a:	607b      	str	r3, [r7, #4]
 800577c:	460b      	mov	r3, r1
 800577e:	817b      	strh	r3, [r7, #10]
 8005780:	4613      	mov	r3, r2
 8005782:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005784:	897b      	ldrh	r3, [r7, #10]
 8005786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800578a:	b29b      	uxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00b      	beq.n	80057a8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005790:	897b      	ldrh	r3, [r7, #10]
 8005792:	f003 0307 	and.w	r3, r3, #7
 8005796:	1c5a      	adds	r2, r3, #1
 8005798:	4613      	mov	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4413      	add	r3, r2
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	e009      	b.n	80057bc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80057a8:	897a      	ldrh	r2, [r7, #10]
 80057aa:	4613      	mov	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4413      	add	r3, r2
 80057b0:	00db      	lsls	r3, r3, #3
 80057b2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	4413      	add	r3, r2
 80057ba:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80057bc:	893b      	ldrh	r3, [r7, #8]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d107      	bne.n	80057d2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2200      	movs	r2, #0
 80057c6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	b29a      	uxth	r2, r3
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	80da      	strh	r2, [r3, #6]
 80057d0:	e00b      	b.n	80057ea <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2201      	movs	r2, #1
 80057d6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	b29a      	uxth	r2, r3
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	0c1b      	lsrs	r3, r3, #16
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80057fe:	af00      	add	r7, sp, #0
 8005800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005804:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005808:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800580a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d102      	bne.n	800581e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	f001 b823 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800581e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005822:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	f000 817d 	beq.w	8005b2e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005834:	4bbc      	ldr	r3, [pc, #752]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f003 030c 	and.w	r3, r3, #12
 800583c:	2b04      	cmp	r3, #4
 800583e:	d00c      	beq.n	800585a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005840:	4bb9      	ldr	r3, [pc, #740]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f003 030c 	and.w	r3, r3, #12
 8005848:	2b08      	cmp	r3, #8
 800584a:	d15c      	bne.n	8005906 <HAL_RCC_OscConfig+0x10e>
 800584c:	4bb6      	ldr	r3, [pc, #728]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005858:	d155      	bne.n	8005906 <HAL_RCC_OscConfig+0x10e>
 800585a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800585e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005862:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8005866:	fa93 f3a3 	rbit	r3, r3
 800586a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800586e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005872:	fab3 f383 	clz	r3, r3
 8005876:	b2db      	uxtb	r3, r3
 8005878:	095b      	lsrs	r3, r3, #5
 800587a:	b2db      	uxtb	r3, r3
 800587c:	f043 0301 	orr.w	r3, r3, #1
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b01      	cmp	r3, #1
 8005884:	d102      	bne.n	800588c <HAL_RCC_OscConfig+0x94>
 8005886:	4ba8      	ldr	r3, [pc, #672]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	e015      	b.n	80058b8 <HAL_RCC_OscConfig+0xc0>
 800588c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005890:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005894:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8005898:	fa93 f3a3 	rbit	r3, r3
 800589c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80058a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058a4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80058a8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80058ac:	fa93 f3a3 	rbit	r3, r3
 80058b0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80058b4:	4b9c      	ldr	r3, [pc, #624]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80058bc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80058c0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80058c4:	fa92 f2a2 	rbit	r2, r2
 80058c8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80058cc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80058d0:	fab2 f282 	clz	r2, r2
 80058d4:	b2d2      	uxtb	r2, r2
 80058d6:	f042 0220 	orr.w	r2, r2, #32
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	f002 021f 	and.w	r2, r2, #31
 80058e0:	2101      	movs	r1, #1
 80058e2:	fa01 f202 	lsl.w	r2, r1, r2
 80058e6:	4013      	ands	r3, r2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 811f 	beq.w	8005b2c <HAL_RCC_OscConfig+0x334>
 80058ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f040 8116 	bne.w	8005b2c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	f000 bfaf 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800590a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005916:	d106      	bne.n	8005926 <HAL_RCC_OscConfig+0x12e>
 8005918:	4b83      	ldr	r3, [pc, #524]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a82      	ldr	r2, [pc, #520]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800591e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	e036      	b.n	8005994 <HAL_RCC_OscConfig+0x19c>
 8005926:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800592a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10c      	bne.n	8005950 <HAL_RCC_OscConfig+0x158>
 8005936:	4b7c      	ldr	r3, [pc, #496]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a7b      	ldr	r2, [pc, #492]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800593c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005940:	6013      	str	r3, [r2, #0]
 8005942:	4b79      	ldr	r3, [pc, #484]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a78      	ldr	r2, [pc, #480]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005948:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800594c:	6013      	str	r3, [r2, #0]
 800594e:	e021      	b.n	8005994 <HAL_RCC_OscConfig+0x19c>
 8005950:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005954:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005960:	d10c      	bne.n	800597c <HAL_RCC_OscConfig+0x184>
 8005962:	4b71      	ldr	r3, [pc, #452]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a70      	ldr	r2, [pc, #448]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005968:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800596c:	6013      	str	r3, [r2, #0]
 800596e:	4b6e      	ldr	r3, [pc, #440]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a6d      	ldr	r2, [pc, #436]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	e00b      	b.n	8005994 <HAL_RCC_OscConfig+0x19c>
 800597c:	4b6a      	ldr	r3, [pc, #424]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a69      	ldr	r2, [pc, #420]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005982:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005986:	6013      	str	r3, [r2, #0]
 8005988:	4b67      	ldr	r3, [pc, #412]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a66      	ldr	r2, [pc, #408]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 800598e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005992:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005994:	4b64      	ldr	r3, [pc, #400]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	f023 020f 	bic.w	r2, r3, #15
 800599c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	495f      	ldr	r1, [pc, #380]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d059      	beq.n	8005a72 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059be:	f7fd f9cb 	bl	8002d58 <HAL_GetTick>
 80059c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c6:	e00a      	b.n	80059de <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059c8:	f7fd f9c6 	bl	8002d58 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	2b64      	cmp	r3, #100	; 0x64
 80059d6:	d902      	bls.n	80059de <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80059d8:	2303      	movs	r3, #3
 80059da:	f000 bf43 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
 80059de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059e2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80059ea:	fa93 f3a3 	rbit	r3, r3
 80059ee:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80059f2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059f6:	fab3 f383 	clz	r3, r3
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	095b      	lsrs	r3, r3, #5
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	f043 0301 	orr.w	r3, r3, #1
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d102      	bne.n	8005a10 <HAL_RCC_OscConfig+0x218>
 8005a0a:	4b47      	ldr	r3, [pc, #284]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	e015      	b.n	8005a3c <HAL_RCC_OscConfig+0x244>
 8005a10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a14:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a18:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8005a1c:	fa93 f3a3 	rbit	r3, r3
 8005a20:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005a24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a28:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005a2c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8005a30:	fa93 f3a3 	rbit	r3, r3
 8005a34:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005a38:	4b3b      	ldr	r3, [pc, #236]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a40:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005a44:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005a48:	fa92 f2a2 	rbit	r2, r2
 8005a4c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8005a50:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005a54:	fab2 f282 	clz	r2, r2
 8005a58:	b2d2      	uxtb	r2, r2
 8005a5a:	f042 0220 	orr.w	r2, r2, #32
 8005a5e:	b2d2      	uxtb	r2, r2
 8005a60:	f002 021f 	and.w	r2, r2, #31
 8005a64:	2101      	movs	r1, #1
 8005a66:	fa01 f202 	lsl.w	r2, r1, r2
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0ab      	beq.n	80059c8 <HAL_RCC_OscConfig+0x1d0>
 8005a70:	e05d      	b.n	8005b2e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a72:	f7fd f971 	bl	8002d58 <HAL_GetTick>
 8005a76:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a7a:	e00a      	b.n	8005a92 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a7c:	f7fd f96c 	bl	8002d58 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b64      	cmp	r3, #100	; 0x64
 8005a8a:	d902      	bls.n	8005a92 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	f000 bee9 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
 8005a92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a96:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a9a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8005a9e:	fa93 f3a3 	rbit	r3, r3
 8005aa2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005aa6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aaa:	fab3 f383 	clz	r3, r3
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	095b      	lsrs	r3, r3, #5
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	f043 0301 	orr.w	r3, r3, #1
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d102      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x2cc>
 8005abe:	4b1a      	ldr	r3, [pc, #104]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	e015      	b.n	8005af0 <HAL_RCC_OscConfig+0x2f8>
 8005ac4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ac8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005acc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005ad0:	fa93 f3a3 	rbit	r3, r3
 8005ad4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005ad8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005adc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005ae0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005ae4:	fa93 f3a3 	rbit	r3, r3
 8005ae8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005aec:	4b0e      	ldr	r3, [pc, #56]	; (8005b28 <HAL_RCC_OscConfig+0x330>)
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005af4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005af8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005afc:	fa92 f2a2 	rbit	r2, r2
 8005b00:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005b04:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005b08:	fab2 f282 	clz	r2, r2
 8005b0c:	b2d2      	uxtb	r2, r2
 8005b0e:	f042 0220 	orr.w	r2, r2, #32
 8005b12:	b2d2      	uxtb	r2, r2
 8005b14:	f002 021f 	and.w	r2, r2, #31
 8005b18:	2101      	movs	r1, #1
 8005b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b1e:	4013      	ands	r3, r2
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1ab      	bne.n	8005a7c <HAL_RCC_OscConfig+0x284>
 8005b24:	e003      	b.n	8005b2e <HAL_RCC_OscConfig+0x336>
 8005b26:	bf00      	nop
 8005b28:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 817d 	beq.w	8005e3e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005b44:	4ba6      	ldr	r3, [pc, #664]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f003 030c 	and.w	r3, r3, #12
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00b      	beq.n	8005b68 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005b50:	4ba3      	ldr	r3, [pc, #652]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f003 030c 	and.w	r3, r3, #12
 8005b58:	2b08      	cmp	r3, #8
 8005b5a:	d172      	bne.n	8005c42 <HAL_RCC_OscConfig+0x44a>
 8005b5c:	4ba0      	ldr	r3, [pc, #640]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d16c      	bne.n	8005c42 <HAL_RCC_OscConfig+0x44a>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b6e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005b72:	fa93 f3a3 	rbit	r3, r3
 8005b76:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005b7a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b7e:	fab3 f383 	clz	r3, r3
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	095b      	lsrs	r3, r3, #5
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	f043 0301 	orr.w	r3, r3, #1
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d102      	bne.n	8005b98 <HAL_RCC_OscConfig+0x3a0>
 8005b92:	4b93      	ldr	r3, [pc, #588]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	e013      	b.n	8005bc0 <HAL_RCC_OscConfig+0x3c8>
 8005b98:	2302      	movs	r3, #2
 8005b9a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005ba2:	fa93 f3a3 	rbit	r3, r3
 8005ba6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005baa:	2302      	movs	r3, #2
 8005bac:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005bb0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005bb4:	fa93 f3a3 	rbit	r3, r3
 8005bb8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005bbc:	4b88      	ldr	r3, [pc, #544]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005bc6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005bca:	fa92 f2a2 	rbit	r2, r2
 8005bce:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005bd2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005bd6:	fab2 f282 	clz	r2, r2
 8005bda:	b2d2      	uxtb	r2, r2
 8005bdc:	f042 0220 	orr.w	r2, r2, #32
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	f002 021f 	and.w	r2, r2, #31
 8005be6:	2101      	movs	r1, #1
 8005be8:	fa01 f202 	lsl.w	r2, r1, r2
 8005bec:	4013      	ands	r3, r2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <HAL_RCC_OscConfig+0x410>
 8005bf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bf6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d002      	beq.n	8005c08 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	f000 be2e 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c08:	4b75      	ldr	r3, [pc, #468]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	21f8      	movs	r1, #248	; 0xf8
 8005c1e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c22:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005c26:	fa91 f1a1 	rbit	r1, r1
 8005c2a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005c2e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005c32:	fab1 f181 	clz	r1, r1
 8005c36:	b2c9      	uxtb	r1, r1
 8005c38:	408b      	lsls	r3, r1
 8005c3a:	4969      	ldr	r1, [pc, #420]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c40:	e0fd      	b.n	8005e3e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	f000 8088 	beq.w	8005d64 <HAL_RCC_OscConfig+0x56c>
 8005c54:	2301      	movs	r3, #1
 8005c56:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c5a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005c5e:	fa93 f3a3 	rbit	r3, r3
 8005c62:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005c66:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c6a:	fab3 f383 	clz	r3, r3
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c80:	f7fd f86a 	bl	8002d58 <HAL_GetTick>
 8005c84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c88:	e00a      	b.n	8005ca0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c8a:	f7fd f865 	bl	8002d58 <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d902      	bls.n	8005ca0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	f000 bde2 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005caa:	fa93 f3a3 	rbit	r3, r3
 8005cae:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005cb2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cb6:	fab3 f383 	clz	r3, r3
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	095b      	lsrs	r3, r3, #5
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	f043 0301 	orr.w	r3, r3, #1
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d102      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x4d8>
 8005cca:	4b45      	ldr	r3, [pc, #276]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	e013      	b.n	8005cf8 <HAL_RCC_OscConfig+0x500>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005cda:	fa93 f3a3 	rbit	r3, r3
 8005cde:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005ce8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005cec:	fa93 f3a3 	rbit	r3, r3
 8005cf0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005cf4:	4b3a      	ldr	r3, [pc, #232]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005cfe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005d02:	fa92 f2a2 	rbit	r2, r2
 8005d06:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005d0a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005d0e:	fab2 f282 	clz	r2, r2
 8005d12:	b2d2      	uxtb	r2, r2
 8005d14:	f042 0220 	orr.w	r2, r2, #32
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	f002 021f 	and.w	r2, r2, #31
 8005d1e:	2101      	movs	r1, #1
 8005d20:	fa01 f202 	lsl.w	r2, r1, r2
 8005d24:	4013      	ands	r3, r2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d0af      	beq.n	8005c8a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d2a:	4b2d      	ldr	r3, [pc, #180]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	21f8      	movs	r1, #248	; 0xf8
 8005d40:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d44:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005d48:	fa91 f1a1 	rbit	r1, r1
 8005d4c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005d50:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005d54:	fab1 f181 	clz	r1, r1
 8005d58:	b2c9      	uxtb	r1, r1
 8005d5a:	408b      	lsls	r3, r1
 8005d5c:	4920      	ldr	r1, [pc, #128]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	600b      	str	r3, [r1, #0]
 8005d62:	e06c      	b.n	8005e3e <HAL_RCC_OscConfig+0x646>
 8005d64:	2301      	movs	r3, #1
 8005d66:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d6a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005d6e:	fa93 f3a3 	rbit	r3, r3
 8005d72:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005d76:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d7a:	fab3 f383 	clz	r3, r3
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005d84:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d90:	f7fc ffe2 	bl	8002d58 <HAL_GetTick>
 8005d94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d98:	e00a      	b.n	8005db0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d9a:	f7fc ffdd 	bl	8002d58 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d902      	bls.n	8005db0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	f000 bd5a 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
 8005db0:	2302      	movs	r3, #2
 8005db2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005db6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005dba:	fa93 f3a3 	rbit	r3, r3
 8005dbe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005dc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dc6:	fab3 f383 	clz	r3, r3
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	095b      	lsrs	r3, r3, #5
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	f043 0301 	orr.w	r3, r3, #1
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d104      	bne.n	8005de4 <HAL_RCC_OscConfig+0x5ec>
 8005dda:	4b01      	ldr	r3, [pc, #4]	; (8005de0 <HAL_RCC_OscConfig+0x5e8>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	e015      	b.n	8005e0c <HAL_RCC_OscConfig+0x614>
 8005de0:	40021000 	.word	0x40021000
 8005de4:	2302      	movs	r3, #2
 8005de6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005dee:	fa93 f3a3 	rbit	r3, r3
 8005df2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005df6:	2302      	movs	r3, #2
 8005df8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005dfc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005e00:	fa93 f3a3 	rbit	r3, r3
 8005e04:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005e08:	4bc8      	ldr	r3, [pc, #800]	; (800612c <HAL_RCC_OscConfig+0x934>)
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0c:	2202      	movs	r2, #2
 8005e0e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005e12:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005e16:	fa92 f2a2 	rbit	r2, r2
 8005e1a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005e1e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005e22:	fab2 f282 	clz	r2, r2
 8005e26:	b2d2      	uxtb	r2, r2
 8005e28:	f042 0220 	orr.w	r2, r2, #32
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	f002 021f 	and.w	r2, r2, #31
 8005e32:	2101      	movs	r1, #1
 8005e34:	fa01 f202 	lsl.w	r2, r1, r2
 8005e38:	4013      	ands	r3, r2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1ad      	bne.n	8005d9a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0308 	and.w	r3, r3, #8
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	f000 8110 	beq.w	8006074 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e58:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d079      	beq.n	8005f58 <HAL_RCC_OscConfig+0x760>
 8005e64:	2301      	movs	r3, #1
 8005e66:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005e6e:	fa93 f3a3 	rbit	r3, r3
 8005e72:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005e76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e7a:	fab3 f383 	clz	r3, r3
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	461a      	mov	r2, r3
 8005e82:	4bab      	ldr	r3, [pc, #684]	; (8006130 <HAL_RCC_OscConfig+0x938>)
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	461a      	mov	r2, r3
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e8e:	f7fc ff63 	bl	8002d58 <HAL_GetTick>
 8005e92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e96:	e00a      	b.n	8005eae <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e98:	f7fc ff5e 	bl	8002d58 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d902      	bls.n	8005eae <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	f000 bcdb 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
 8005eae:	2302      	movs	r3, #2
 8005eb0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005eb8:	fa93 f3a3 	rbit	r3, r3
 8005ebc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ec4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005ec8:	2202      	movs	r2, #2
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ed0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	fa93 f2a3 	rbit	r2, r3
 8005eda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ede:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005ee2:	601a      	str	r2, [r3, #0]
 8005ee4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ee8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005eec:	2202      	movs	r2, #2
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ef4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	fa93 f2a3 	rbit	r2, r3
 8005efe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f02:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005f06:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f08:	4b88      	ldr	r3, [pc, #544]	; (800612c <HAL_RCC_OscConfig+0x934>)
 8005f0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f10:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005f14:	2102      	movs	r1, #2
 8005f16:	6019      	str	r1, [r3, #0]
 8005f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f1c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	fa93 f1a3 	rbit	r1, r3
 8005f26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f2a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005f2e:	6019      	str	r1, [r3, #0]
  return result;
 8005f30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f34:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	fab3 f383 	clz	r3, r3
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	2101      	movs	r1, #1
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	4013      	ands	r3, r2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0a0      	beq.n	8005e98 <HAL_RCC_OscConfig+0x6a0>
 8005f56:	e08d      	b.n	8006074 <HAL_RCC_OscConfig+0x87c>
 8005f58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f5c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005f60:	2201      	movs	r2, #1
 8005f62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f68:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	fa93 f2a3 	rbit	r2, r3
 8005f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f76:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005f7a:	601a      	str	r2, [r3, #0]
  return result;
 8005f7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f80:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005f84:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f86:	fab3 f383 	clz	r3, r3
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	4b68      	ldr	r3, [pc, #416]	; (8006130 <HAL_RCC_OscConfig+0x938>)
 8005f90:	4413      	add	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	461a      	mov	r2, r3
 8005f96:	2300      	movs	r3, #0
 8005f98:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f9a:	f7fc fedd 	bl	8002d58 <HAL_GetTick>
 8005f9e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fa2:	e00a      	b.n	8005fba <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fa4:	f7fc fed8 	bl	8002d58 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	2b02      	cmp	r3, #2
 8005fb2:	d902      	bls.n	8005fba <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	f000 bc55 	b.w	8006864 <HAL_RCC_OscConfig+0x106c>
 8005fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fbe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fca:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	fa93 f2a3 	rbit	r2, r3
 8005fd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fd8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fe2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	fa93 f2a3 	rbit	r2, r3
 8005ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ffc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006006:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800600a:	2202      	movs	r2, #2
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006012:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	fa93 f2a3 	rbit	r2, r3
 800601c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006020:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8006024:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006026:	4b41      	ldr	r3, [pc, #260]	; (800612c <HAL_RCC_OscConfig+0x934>)
 8006028:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800602a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800602e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8006032:	2102      	movs	r1, #2
 8006034:	6019      	str	r1, [r3, #0]
 8006036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800603a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	fa93 f1a3 	rbit	r1, r3
 8006044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006048:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800604c:	6019      	str	r1, [r3, #0]
  return result;
 800604e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006052:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	fab3 f383 	clz	r3, r3
 800605c:	b2db      	uxtb	r3, r3
 800605e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006062:	b2db      	uxtb	r3, r3
 8006064:	f003 031f 	and.w	r3, r3, #31
 8006068:	2101      	movs	r1, #1
 800606a:	fa01 f303 	lsl.w	r3, r1, r3
 800606e:	4013      	ands	r3, r2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d197      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006074:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006078:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0304 	and.w	r3, r3, #4
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 81a1 	beq.w	80063cc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800608a:	2300      	movs	r3, #0
 800608c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006090:	4b26      	ldr	r3, [pc, #152]	; (800612c <HAL_RCC_OscConfig+0x934>)
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d116      	bne.n	80060ca <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800609c:	4b23      	ldr	r3, [pc, #140]	; (800612c <HAL_RCC_OscConfig+0x934>)
 800609e:	69db      	ldr	r3, [r3, #28]
 80060a0:	4a22      	ldr	r2, [pc, #136]	; (800612c <HAL_RCC_OscConfig+0x934>)
 80060a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060a6:	61d3      	str	r3, [r2, #28]
 80060a8:	4b20      	ldr	r3, [pc, #128]	; (800612c <HAL_RCC_OscConfig+0x934>)
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80060b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060b4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80060b8:	601a      	str	r2, [r3, #0]
 80060ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060be:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80060c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80060c4:	2301      	movs	r3, #1
 80060c6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ca:	4b1a      	ldr	r3, [pc, #104]	; (8006134 <HAL_RCC_OscConfig+0x93c>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d11a      	bne.n	800610c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060d6:	4b17      	ldr	r3, [pc, #92]	; (8006134 <HAL_RCC_OscConfig+0x93c>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a16      	ldr	r2, [pc, #88]	; (8006134 <HAL_RCC_OscConfig+0x93c>)
 80060dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060e2:	f7fc fe39 	bl	8002d58 <HAL_GetTick>
 80060e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ea:	e009      	b.n	8006100 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ec:	f7fc fe34 	bl	8002d58 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b64      	cmp	r3, #100	; 0x64
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e3b1      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006100:	4b0c      	ldr	r3, [pc, #48]	; (8006134 <HAL_RCC_OscConfig+0x93c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0ef      	beq.n	80060ec <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800610c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006110:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d10d      	bne.n	8006138 <HAL_RCC_OscConfig+0x940>
 800611c:	4b03      	ldr	r3, [pc, #12]	; (800612c <HAL_RCC_OscConfig+0x934>)
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	4a02      	ldr	r2, [pc, #8]	; (800612c <HAL_RCC_OscConfig+0x934>)
 8006122:	f043 0301 	orr.w	r3, r3, #1
 8006126:	6213      	str	r3, [r2, #32]
 8006128:	e03c      	b.n	80061a4 <HAL_RCC_OscConfig+0x9ac>
 800612a:	bf00      	nop
 800612c:	40021000 	.word	0x40021000
 8006130:	10908120 	.word	0x10908120
 8006134:	40007000 	.word	0x40007000
 8006138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800613c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10c      	bne.n	8006162 <HAL_RCC_OscConfig+0x96a>
 8006148:	4bc1      	ldr	r3, [pc, #772]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	4ac0      	ldr	r2, [pc, #768]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800614e:	f023 0301 	bic.w	r3, r3, #1
 8006152:	6213      	str	r3, [r2, #32]
 8006154:	4bbe      	ldr	r3, [pc, #760]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	4abd      	ldr	r2, [pc, #756]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800615a:	f023 0304 	bic.w	r3, r3, #4
 800615e:	6213      	str	r3, [r2, #32]
 8006160:	e020      	b.n	80061a4 <HAL_RCC_OscConfig+0x9ac>
 8006162:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006166:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	2b05      	cmp	r3, #5
 8006170:	d10c      	bne.n	800618c <HAL_RCC_OscConfig+0x994>
 8006172:	4bb7      	ldr	r3, [pc, #732]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	4ab6      	ldr	r2, [pc, #728]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006178:	f043 0304 	orr.w	r3, r3, #4
 800617c:	6213      	str	r3, [r2, #32]
 800617e:	4bb4      	ldr	r3, [pc, #720]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	4ab3      	ldr	r2, [pc, #716]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006184:	f043 0301 	orr.w	r3, r3, #1
 8006188:	6213      	str	r3, [r2, #32]
 800618a:	e00b      	b.n	80061a4 <HAL_RCC_OscConfig+0x9ac>
 800618c:	4bb0      	ldr	r3, [pc, #704]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800618e:	6a1b      	ldr	r3, [r3, #32]
 8006190:	4aaf      	ldr	r2, [pc, #700]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006192:	f023 0301 	bic.w	r3, r3, #1
 8006196:	6213      	str	r3, [r2, #32]
 8006198:	4bad      	ldr	r3, [pc, #692]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	4aac      	ldr	r2, [pc, #688]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800619e:	f023 0304 	bic.w	r3, r3, #4
 80061a2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 8081 	beq.w	80062b8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061b6:	f7fc fdcf 	bl	8002d58 <HAL_GetTick>
 80061ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061be:	e00b      	b.n	80061d8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061c0:	f7fc fdca 	bl	8002d58 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d901      	bls.n	80061d8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e345      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
 80061d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061dc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80061e0:	2202      	movs	r2, #2
 80061e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061e8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	fa93 f2a3 	rbit	r2, r3
 80061f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061f6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80061fa:	601a      	str	r2, [r3, #0]
 80061fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006200:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8006204:	2202      	movs	r2, #2
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800620c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	fa93 f2a3 	rbit	r2, r3
 8006216:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800621a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800621e:	601a      	str	r2, [r3, #0]
  return result;
 8006220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006224:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8006228:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800622a:	fab3 f383 	clz	r3, r3
 800622e:	b2db      	uxtb	r3, r3
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	b2db      	uxtb	r3, r3
 8006234:	f043 0302 	orr.w	r3, r3, #2
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b02      	cmp	r3, #2
 800623c:	d102      	bne.n	8006244 <HAL_RCC_OscConfig+0xa4c>
 800623e:	4b84      	ldr	r3, [pc, #528]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	e013      	b.n	800626c <HAL_RCC_OscConfig+0xa74>
 8006244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006248:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800624c:	2202      	movs	r2, #2
 800624e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006254:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	fa93 f2a3 	rbit	r2, r3
 800625e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006262:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8006266:	601a      	str	r2, [r3, #0]
 8006268:	4b79      	ldr	r3, [pc, #484]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800626a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006270:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8006274:	2102      	movs	r1, #2
 8006276:	6011      	str	r1, [r2, #0]
 8006278:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800627c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	fa92 f1a2 	rbit	r1, r2
 8006286:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800628a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800628e:	6011      	str	r1, [r2, #0]
  return result;
 8006290:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006294:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8006298:	6812      	ldr	r2, [r2, #0]
 800629a:	fab2 f282 	clz	r2, r2
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062a4:	b2d2      	uxtb	r2, r2
 80062a6:	f002 021f 	and.w	r2, r2, #31
 80062aa:	2101      	movs	r1, #1
 80062ac:	fa01 f202 	lsl.w	r2, r1, r2
 80062b0:	4013      	ands	r3, r2
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d084      	beq.n	80061c0 <HAL_RCC_OscConfig+0x9c8>
 80062b6:	e07f      	b.n	80063b8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062b8:	f7fc fd4e 	bl	8002d58 <HAL_GetTick>
 80062bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062c0:	e00b      	b.n	80062da <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062c2:	f7fc fd49 	bl	8002d58 <HAL_GetTick>
 80062c6:	4602      	mov	r2, r0
 80062c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d901      	bls.n	80062da <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e2c4      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
 80062da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062de:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062e2:	2202      	movs	r2, #2
 80062e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062ea:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	fa93 f2a3 	rbit	r2, r3
 80062f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062f8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80062fc:	601a      	str	r2, [r3, #0]
 80062fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006302:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8006306:	2202      	movs	r2, #2
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800630e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	fa93 f2a3 	rbit	r2, r3
 8006318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800631c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006320:	601a      	str	r2, [r3, #0]
  return result;
 8006322:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006326:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800632a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800632c:	fab3 f383 	clz	r3, r3
 8006330:	b2db      	uxtb	r3, r3
 8006332:	095b      	lsrs	r3, r3, #5
 8006334:	b2db      	uxtb	r3, r3
 8006336:	f043 0302 	orr.w	r3, r3, #2
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b02      	cmp	r3, #2
 800633e:	d102      	bne.n	8006346 <HAL_RCC_OscConfig+0xb4e>
 8006340:	4b43      	ldr	r3, [pc, #268]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	e013      	b.n	800636e <HAL_RCC_OscConfig+0xb76>
 8006346:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800634a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800634e:	2202      	movs	r2, #2
 8006350:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006356:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	fa93 f2a3 	rbit	r2, r3
 8006360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006364:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	4b39      	ldr	r3, [pc, #228]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 800636c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006372:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8006376:	2102      	movs	r1, #2
 8006378:	6011      	str	r1, [r2, #0]
 800637a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800637e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8006382:	6812      	ldr	r2, [r2, #0]
 8006384:	fa92 f1a2 	rbit	r1, r2
 8006388:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800638c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8006390:	6011      	str	r1, [r2, #0]
  return result;
 8006392:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006396:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800639a:	6812      	ldr	r2, [r2, #0]
 800639c:	fab2 f282 	clz	r2, r2
 80063a0:	b2d2      	uxtb	r2, r2
 80063a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063a6:	b2d2      	uxtb	r2, r2
 80063a8:	f002 021f 	and.w	r2, r2, #31
 80063ac:	2101      	movs	r1, #1
 80063ae:	fa01 f202 	lsl.w	r2, r1, r2
 80063b2:	4013      	ands	r3, r2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d184      	bne.n	80062c2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80063b8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d105      	bne.n	80063cc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063c0:	4b23      	ldr	r3, [pc, #140]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 80063c2:	69db      	ldr	r3, [r3, #28]
 80063c4:	4a22      	ldr	r2, [pc, #136]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 80063c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063ca:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	69db      	ldr	r3, [r3, #28]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 8242 	beq.w	8006862 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80063de:	4b1c      	ldr	r3, [pc, #112]	; (8006450 <HAL_RCC_OscConfig+0xc58>)
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f003 030c 	and.w	r3, r3, #12
 80063e6:	2b08      	cmp	r3, #8
 80063e8:	f000 8213 	beq.w	8006812 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	69db      	ldr	r3, [r3, #28]
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	f040 8162 	bne.w	80066c2 <HAL_RCC_OscConfig+0xeca>
 80063fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006402:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8006406:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800640a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800640c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006410:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	fa93 f2a3 	rbit	r2, r3
 800641a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800641e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8006422:	601a      	str	r2, [r3, #0]
  return result;
 8006424:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006428:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800642c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800642e:	fab3 f383 	clz	r3, r3
 8006432:	b2db      	uxtb	r3, r3
 8006434:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006438:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	461a      	mov	r2, r3
 8006440:	2300      	movs	r3, #0
 8006442:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006444:	f7fc fc88 	bl	8002d58 <HAL_GetTick>
 8006448:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800644c:	e00c      	b.n	8006468 <HAL_RCC_OscConfig+0xc70>
 800644e:	bf00      	nop
 8006450:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006454:	f7fc fc80 	bl	8002d58 <HAL_GetTick>
 8006458:	4602      	mov	r2, r0
 800645a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	2b02      	cmp	r3, #2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e1fd      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
 8006468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800646c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8006470:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006476:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800647a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	fa93 f2a3 	rbit	r2, r3
 8006484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006488:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800648c:	601a      	str	r2, [r3, #0]
  return result;
 800648e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006492:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8006496:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006498:	fab3 f383 	clz	r3, r3
 800649c:	b2db      	uxtb	r3, r3
 800649e:	095b      	lsrs	r3, r3, #5
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f043 0301 	orr.w	r3, r3, #1
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d102      	bne.n	80064b2 <HAL_RCC_OscConfig+0xcba>
 80064ac:	4bb0      	ldr	r3, [pc, #704]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	e027      	b.n	8006502 <HAL_RCC_OscConfig+0xd0a>
 80064b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064b6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80064ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064c4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	fa93 f2a3 	rbit	r2, r3
 80064ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064d2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064dc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80064e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064e4:	601a      	str	r2, [r3, #0]
 80064e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064ea:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	fa93 f2a3 	rbit	r2, r3
 80064f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064f8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	4b9c      	ldr	r3, [pc, #624]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 8006500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006502:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006506:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800650a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800650e:	6011      	str	r1, [r2, #0]
 8006510:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006514:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8006518:	6812      	ldr	r2, [r2, #0]
 800651a:	fa92 f1a2 	rbit	r1, r2
 800651e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006522:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8006526:	6011      	str	r1, [r2, #0]
  return result;
 8006528:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800652c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8006530:	6812      	ldr	r2, [r2, #0]
 8006532:	fab2 f282 	clz	r2, r2
 8006536:	b2d2      	uxtb	r2, r2
 8006538:	f042 0220 	orr.w	r2, r2, #32
 800653c:	b2d2      	uxtb	r2, r2
 800653e:	f002 021f 	and.w	r2, r2, #31
 8006542:	2101      	movs	r1, #1
 8006544:	fa01 f202 	lsl.w	r2, r1, r2
 8006548:	4013      	ands	r3, r2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d182      	bne.n	8006454 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800654e:	4b88      	ldr	r3, [pc, #544]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800655a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006562:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006566:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	430b      	orrs	r3, r1
 8006570:	497f      	ldr	r1, [pc, #508]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 8006572:	4313      	orrs	r3, r2
 8006574:	604b      	str	r3, [r1, #4]
 8006576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800657a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800657e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006582:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006588:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	fa93 f2a3 	rbit	r2, r3
 8006592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006596:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800659a:	601a      	str	r2, [r3, #0]
  return result;
 800659c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065a0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80065a4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065a6:	fab3 f383 	clz	r3, r3
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80065b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	461a      	mov	r2, r3
 80065b8:	2301      	movs	r3, #1
 80065ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065bc:	f7fc fbcc 	bl	8002d58 <HAL_GetTick>
 80065c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80065c4:	e009      	b.n	80065da <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065c6:	f7fc fbc7 	bl	8002d58 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e144      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
 80065da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065de:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80065e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80065e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065ec:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	fa93 f2a3 	rbit	r2, r3
 80065f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065fa:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80065fe:	601a      	str	r2, [r3, #0]
  return result;
 8006600:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006604:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006608:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800660a:	fab3 f383 	clz	r3, r3
 800660e:	b2db      	uxtb	r3, r3
 8006610:	095b      	lsrs	r3, r3, #5
 8006612:	b2db      	uxtb	r3, r3
 8006614:	f043 0301 	orr.w	r3, r3, #1
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b01      	cmp	r3, #1
 800661c:	d102      	bne.n	8006624 <HAL_RCC_OscConfig+0xe2c>
 800661e:	4b54      	ldr	r3, [pc, #336]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	e027      	b.n	8006674 <HAL_RCC_OscConfig+0xe7c>
 8006624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006628:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800662c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006636:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	fa93 f2a3 	rbit	r2, r3
 8006640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006644:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8006648:	601a      	str	r2, [r3, #0]
 800664a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800664e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8006652:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800665c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	fa93 f2a3 	rbit	r2, r3
 8006666:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800666a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	4b3f      	ldr	r3, [pc, #252]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 8006672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006674:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006678:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800667c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006680:	6011      	str	r1, [r2, #0]
 8006682:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006686:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800668a:	6812      	ldr	r2, [r2, #0]
 800668c:	fa92 f1a2 	rbit	r1, r2
 8006690:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006694:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8006698:	6011      	str	r1, [r2, #0]
  return result;
 800669a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800669e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80066a2:	6812      	ldr	r2, [r2, #0]
 80066a4:	fab2 f282 	clz	r2, r2
 80066a8:	b2d2      	uxtb	r2, r2
 80066aa:	f042 0220 	orr.w	r2, r2, #32
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	f002 021f 	and.w	r2, r2, #31
 80066b4:	2101      	movs	r1, #1
 80066b6:	fa01 f202 	lsl.w	r2, r1, r2
 80066ba:	4013      	ands	r3, r2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d082      	beq.n	80065c6 <HAL_RCC_OscConfig+0xdce>
 80066c0:	e0cf      	b.n	8006862 <HAL_RCC_OscConfig+0x106a>
 80066c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066c6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80066ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80066ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066d4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	fa93 f2a3 	rbit	r2, r3
 80066de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066e2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80066e6:	601a      	str	r2, [r3, #0]
  return result;
 80066e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066ec:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80066f0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f2:	fab3 f383 	clz	r3, r3
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80066fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	461a      	mov	r2, r3
 8006704:	2300      	movs	r3, #0
 8006706:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006708:	f7fc fb26 	bl	8002d58 <HAL_GetTick>
 800670c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006710:	e009      	b.n	8006726 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006712:	f7fc fb21 	bl	8002d58 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	2b02      	cmp	r3, #2
 8006720:	d901      	bls.n	8006726 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e09e      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
 8006726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800672a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800672e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006732:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006738:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	fa93 f2a3 	rbit	r2, r3
 8006742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006746:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800674a:	601a      	str	r2, [r3, #0]
  return result;
 800674c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006750:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8006754:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006756:	fab3 f383 	clz	r3, r3
 800675a:	b2db      	uxtb	r3, r3
 800675c:	095b      	lsrs	r3, r3, #5
 800675e:	b2db      	uxtb	r3, r3
 8006760:	f043 0301 	orr.w	r3, r3, #1
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b01      	cmp	r3, #1
 8006768:	d104      	bne.n	8006774 <HAL_RCC_OscConfig+0xf7c>
 800676a:	4b01      	ldr	r3, [pc, #4]	; (8006770 <HAL_RCC_OscConfig+0xf78>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	e029      	b.n	80067c4 <HAL_RCC_OscConfig+0xfcc>
 8006770:	40021000 	.word	0x40021000
 8006774:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006778:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800677c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006780:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006786:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	fa93 f2a3 	rbit	r2, r3
 8006790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006794:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8006798:	601a      	str	r2, [r3, #0]
 800679a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800679e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80067a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80067a6:	601a      	str	r2, [r3, #0]
 80067a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80067ac:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	fa93 f2a3 	rbit	r2, r3
 80067b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80067ba:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80067be:	601a      	str	r2, [r3, #0]
 80067c0:	4b2b      	ldr	r3, [pc, #172]	; (8006870 <HAL_RCC_OscConfig+0x1078>)
 80067c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80067c8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80067cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80067d0:	6011      	str	r1, [r2, #0]
 80067d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80067d6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80067da:	6812      	ldr	r2, [r2, #0]
 80067dc:	fa92 f1a2 	rbit	r1, r2
 80067e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80067e4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80067e8:	6011      	str	r1, [r2, #0]
  return result;
 80067ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80067ee:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80067f2:	6812      	ldr	r2, [r2, #0]
 80067f4:	fab2 f282 	clz	r2, r2
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	f042 0220 	orr.w	r2, r2, #32
 80067fe:	b2d2      	uxtb	r2, r2
 8006800:	f002 021f 	and.w	r2, r2, #31
 8006804:	2101      	movs	r1, #1
 8006806:	fa01 f202 	lsl.w	r2, r1, r2
 800680a:	4013      	ands	r3, r2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d180      	bne.n	8006712 <HAL_RCC_OscConfig+0xf1a>
 8006810:	e027      	b.n	8006862 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006816:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e01e      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006826:	4b12      	ldr	r3, [pc, #72]	; (8006870 <HAL_RCC_OscConfig+0x1078>)
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800682e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006832:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800683a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	429a      	cmp	r2, r3
 8006844:	d10b      	bne.n	800685e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006846:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800684a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800684e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006852:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800685a:	429a      	cmp	r2, r3
 800685c:	d001      	beq.n	8006862 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	40021000 	.word	0x40021000

08006874 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b09e      	sub	sp, #120	; 0x78
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800687e:	2300      	movs	r3, #0
 8006880:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e162      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800688c:	4b90      	ldr	r3, [pc, #576]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0307 	and.w	r3, r3, #7
 8006894:	683a      	ldr	r2, [r7, #0]
 8006896:	429a      	cmp	r2, r3
 8006898:	d910      	bls.n	80068bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800689a:	4b8d      	ldr	r3, [pc, #564]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f023 0207 	bic.w	r2, r3, #7
 80068a2:	498b      	ldr	r1, [pc, #556]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068aa:	4b89      	ldr	r3, [pc, #548]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0307 	and.w	r3, r3, #7
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d001      	beq.n	80068bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e14a      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0302 	and.w	r3, r3, #2
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d008      	beq.n	80068da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068c8:	4b82      	ldr	r3, [pc, #520]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	497f      	ldr	r1, [pc, #508]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f000 80dc 	beq.w	8006aa0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d13c      	bne.n	800696a <HAL_RCC_ClockConfig+0xf6>
 80068f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80068f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80068f8:	fa93 f3a3 	rbit	r3, r3
 80068fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80068fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006900:	fab3 f383 	clz	r3, r3
 8006904:	b2db      	uxtb	r3, r3
 8006906:	095b      	lsrs	r3, r3, #5
 8006908:	b2db      	uxtb	r3, r3
 800690a:	f043 0301 	orr.w	r3, r3, #1
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b01      	cmp	r3, #1
 8006912:	d102      	bne.n	800691a <HAL_RCC_ClockConfig+0xa6>
 8006914:	4b6f      	ldr	r3, [pc, #444]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	e00f      	b.n	800693a <HAL_RCC_ClockConfig+0xc6>
 800691a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800691e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006920:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006922:	fa93 f3a3 	rbit	r3, r3
 8006926:	667b      	str	r3, [r7, #100]	; 0x64
 8006928:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800692c:	663b      	str	r3, [r7, #96]	; 0x60
 800692e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006930:	fa93 f3a3 	rbit	r3, r3
 8006934:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006936:	4b67      	ldr	r3, [pc, #412]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800693e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006940:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006942:	fa92 f2a2 	rbit	r2, r2
 8006946:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006948:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800694a:	fab2 f282 	clz	r2, r2
 800694e:	b2d2      	uxtb	r2, r2
 8006950:	f042 0220 	orr.w	r2, r2, #32
 8006954:	b2d2      	uxtb	r2, r2
 8006956:	f002 021f 	and.w	r2, r2, #31
 800695a:	2101      	movs	r1, #1
 800695c:	fa01 f202 	lsl.w	r2, r1, r2
 8006960:	4013      	ands	r3, r2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d17b      	bne.n	8006a5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e0f3      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	2b02      	cmp	r3, #2
 8006970:	d13c      	bne.n	80069ec <HAL_RCC_ClockConfig+0x178>
 8006972:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006976:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006978:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800697a:	fa93 f3a3 	rbit	r3, r3
 800697e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006980:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006982:	fab3 f383 	clz	r3, r3
 8006986:	b2db      	uxtb	r3, r3
 8006988:	095b      	lsrs	r3, r3, #5
 800698a:	b2db      	uxtb	r3, r3
 800698c:	f043 0301 	orr.w	r3, r3, #1
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b01      	cmp	r3, #1
 8006994:	d102      	bne.n	800699c <HAL_RCC_ClockConfig+0x128>
 8006996:	4b4f      	ldr	r3, [pc, #316]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	e00f      	b.n	80069bc <HAL_RCC_ClockConfig+0x148>
 800699c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80069a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069a4:	fa93 f3a3 	rbit	r3, r3
 80069a8:	647b      	str	r3, [r7, #68]	; 0x44
 80069aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80069ae:	643b      	str	r3, [r7, #64]	; 0x40
 80069b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069b2:	fa93 f3a3 	rbit	r3, r3
 80069b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069b8:	4b46      	ldr	r3, [pc, #280]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 80069ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80069c0:	63ba      	str	r2, [r7, #56]	; 0x38
 80069c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069c4:	fa92 f2a2 	rbit	r2, r2
 80069c8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80069ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069cc:	fab2 f282 	clz	r2, r2
 80069d0:	b2d2      	uxtb	r2, r2
 80069d2:	f042 0220 	orr.w	r2, r2, #32
 80069d6:	b2d2      	uxtb	r2, r2
 80069d8:	f002 021f 	and.w	r2, r2, #31
 80069dc:	2101      	movs	r1, #1
 80069de:	fa01 f202 	lsl.w	r2, r1, r2
 80069e2:	4013      	ands	r3, r2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d13a      	bne.n	8006a5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e0b2      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
 80069ec:	2302      	movs	r3, #2
 80069ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f2:	fa93 f3a3 	rbit	r3, r3
 80069f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80069f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069fa:	fab3 f383 	clz	r3, r3
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	f043 0301 	orr.w	r3, r3, #1
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d102      	bne.n	8006a14 <HAL_RCC_ClockConfig+0x1a0>
 8006a0e:	4b31      	ldr	r3, [pc, #196]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	e00d      	b.n	8006a30 <HAL_RCC_ClockConfig+0x1bc>
 8006a14:	2302      	movs	r3, #2
 8006a16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	fa93 f3a3 	rbit	r3, r3
 8006a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a20:	2302      	movs	r3, #2
 8006a22:	623b      	str	r3, [r7, #32]
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	fa93 f3a3 	rbit	r3, r3
 8006a2a:	61fb      	str	r3, [r7, #28]
 8006a2c:	4b29      	ldr	r3, [pc, #164]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a30:	2202      	movs	r2, #2
 8006a32:	61ba      	str	r2, [r7, #24]
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	fa92 f2a2 	rbit	r2, r2
 8006a3a:	617a      	str	r2, [r7, #20]
  return result;
 8006a3c:	697a      	ldr	r2, [r7, #20]
 8006a3e:	fab2 f282 	clz	r2, r2
 8006a42:	b2d2      	uxtb	r2, r2
 8006a44:	f042 0220 	orr.w	r2, r2, #32
 8006a48:	b2d2      	uxtb	r2, r2
 8006a4a:	f002 021f 	and.w	r2, r2, #31
 8006a4e:	2101      	movs	r1, #1
 8006a50:	fa01 f202 	lsl.w	r2, r1, r2
 8006a54:	4013      	ands	r3, r2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e079      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a5e:	4b1d      	ldr	r3, [pc, #116]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f023 0203 	bic.w	r2, r3, #3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	491a      	ldr	r1, [pc, #104]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a70:	f7fc f972 	bl	8002d58 <HAL_GetTick>
 8006a74:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a76:	e00a      	b.n	8006a8e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a78:	f7fc f96e 	bl	8002d58 <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d901      	bls.n	8006a8e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e061      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a8e:	4b11      	ldr	r3, [pc, #68]	; (8006ad4 <HAL_RCC_ClockConfig+0x260>)
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f003 020c 	and.w	r2, r3, #12
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d1eb      	bne.n	8006a78 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	683a      	ldr	r2, [r7, #0]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d214      	bcs.n	8006ad8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aae:	4b08      	ldr	r3, [pc, #32]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f023 0207 	bic.w	r2, r3, #7
 8006ab6:	4906      	ldr	r1, [pc, #24]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006abe:	4b04      	ldr	r3, [pc, #16]	; (8006ad0 <HAL_RCC_ClockConfig+0x25c>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d005      	beq.n	8006ad8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e040      	b.n	8006b52 <HAL_RCC_ClockConfig+0x2de>
 8006ad0:	40022000 	.word	0x40022000
 8006ad4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0304 	and.w	r3, r3, #4
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d008      	beq.n	8006af6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ae4:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <HAL_RCC_ClockConfig+0x2e8>)
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	491a      	ldr	r1, [pc, #104]	; (8006b5c <HAL_RCC_ClockConfig+0x2e8>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0308 	and.w	r3, r3, #8
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d009      	beq.n	8006b16 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b02:	4b16      	ldr	r3, [pc, #88]	; (8006b5c <HAL_RCC_ClockConfig+0x2e8>)
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	4912      	ldr	r1, [pc, #72]	; (8006b5c <HAL_RCC_ClockConfig+0x2e8>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006b16:	f000 f829 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	4b0f      	ldr	r3, [pc, #60]	; (8006b5c <HAL_RCC_ClockConfig+0x2e8>)
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b24:	22f0      	movs	r2, #240	; 0xf0
 8006b26:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	fa92 f2a2 	rbit	r2, r2
 8006b2e:	60fa      	str	r2, [r7, #12]
  return result;
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	fab2 f282 	clz	r2, r2
 8006b36:	b2d2      	uxtb	r2, r2
 8006b38:	40d3      	lsrs	r3, r2
 8006b3a:	4a09      	ldr	r2, [pc, #36]	; (8006b60 <HAL_RCC_ClockConfig+0x2ec>)
 8006b3c:	5cd3      	ldrb	r3, [r2, r3]
 8006b3e:	fa21 f303 	lsr.w	r3, r1, r3
 8006b42:	4a08      	ldr	r2, [pc, #32]	; (8006b64 <HAL_RCC_ClockConfig+0x2f0>)
 8006b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006b46:	4b08      	ldr	r3, [pc, #32]	; (8006b68 <HAL_RCC_ClockConfig+0x2f4>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7fc f8c0 	bl	8002cd0 <HAL_InitTick>
  
  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3778      	adds	r7, #120	; 0x78
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	08010b7c 	.word	0x08010b7c
 8006b64:	20000008 	.word	0x20000008
 8006b68:	2000000c 	.word	0x2000000c

08006b6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b08b      	sub	sp, #44	; 0x2c
 8006b70:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	61fb      	str	r3, [r7, #28]
 8006b76:	2300      	movs	r3, #0
 8006b78:	61bb      	str	r3, [r7, #24]
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006b7e:	2300      	movs	r3, #0
 8006b80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006b82:	2300      	movs	r3, #0
 8006b84:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006b86:	4b29      	ldr	r3, [pc, #164]	; (8006c2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f003 030c 	and.w	r3, r3, #12
 8006b92:	2b04      	cmp	r3, #4
 8006b94:	d002      	beq.n	8006b9c <HAL_RCC_GetSysClockFreq+0x30>
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d003      	beq.n	8006ba2 <HAL_RCC_GetSysClockFreq+0x36>
 8006b9a:	e03c      	b.n	8006c16 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006b9c:	4b24      	ldr	r3, [pc, #144]	; (8006c30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006b9e:	623b      	str	r3, [r7, #32]
      break;
 8006ba0:	e03c      	b.n	8006c1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006ba8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006bac:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	fa92 f2a2 	rbit	r2, r2
 8006bb4:	607a      	str	r2, [r7, #4]
  return result;
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	fab2 f282 	clz	r2, r2
 8006bbc:	b2d2      	uxtb	r2, r2
 8006bbe:	40d3      	lsrs	r3, r2
 8006bc0:	4a1c      	ldr	r2, [pc, #112]	; (8006c34 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006bc2:	5cd3      	ldrb	r3, [r2, r3]
 8006bc4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006bc6:	4b19      	ldr	r3, [pc, #100]	; (8006c2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bca:	f003 030f 	and.w	r3, r3, #15
 8006bce:	220f      	movs	r2, #15
 8006bd0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	fa92 f2a2 	rbit	r2, r2
 8006bd8:	60fa      	str	r2, [r7, #12]
  return result;
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	fab2 f282 	clz	r2, r2
 8006be0:	b2d2      	uxtb	r2, r2
 8006be2:	40d3      	lsrs	r3, r2
 8006be4:	4a14      	ldr	r2, [pc, #80]	; (8006c38 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006be6:	5cd3      	ldrb	r3, [r2, r3]
 8006be8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d008      	beq.n	8006c06 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006bf4:	4a0e      	ldr	r2, [pc, #56]	; (8006c30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	fb02 f303 	mul.w	r3, r2, r3
 8006c02:	627b      	str	r3, [r7, #36]	; 0x24
 8006c04:	e004      	b.n	8006c10 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	4a0c      	ldr	r2, [pc, #48]	; (8006c3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006c0a:	fb02 f303 	mul.w	r3, r2, r3
 8006c0e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	623b      	str	r3, [r7, #32]
      break;
 8006c14:	e002      	b.n	8006c1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006c16:	4b06      	ldr	r3, [pc, #24]	; (8006c30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006c18:	623b      	str	r3, [r7, #32]
      break;
 8006c1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	372c      	adds	r7, #44	; 0x2c
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40021000 	.word	0x40021000
 8006c30:	007a1200 	.word	0x007a1200
 8006c34:	08010b94 	.word	0x08010b94
 8006c38:	08010ba4 	.word	0x08010ba4
 8006c3c:	003d0900 	.word	0x003d0900

08006c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c40:	b480      	push	{r7}
 8006c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c44:	4b03      	ldr	r3, [pc, #12]	; (8006c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c46:	681b      	ldr	r3, [r3, #0]
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	20000008 	.word	0x20000008

08006c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006c5e:	f7ff ffef 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006c62:	4601      	mov	r1, r0
 8006c64:	4b0b      	ldr	r3, [pc, #44]	; (8006c94 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006c6c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006c70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	fa92 f2a2 	rbit	r2, r2
 8006c78:	603a      	str	r2, [r7, #0]
  return result;
 8006c7a:	683a      	ldr	r2, [r7, #0]
 8006c7c:	fab2 f282 	clz	r2, r2
 8006c80:	b2d2      	uxtb	r2, r2
 8006c82:	40d3      	lsrs	r3, r2
 8006c84:	4a04      	ldr	r2, [pc, #16]	; (8006c98 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006c86:	5cd3      	ldrb	r3, [r2, r3]
 8006c88:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	40021000 	.word	0x40021000
 8006c98:	08010b8c 	.word	0x08010b8c

08006c9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006ca2:	f7ff ffcd 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006ca6:	4601      	mov	r1, r0
 8006ca8:	4b0b      	ldr	r3, [pc, #44]	; (8006cd8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006cb0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006cb4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	fa92 f2a2 	rbit	r2, r2
 8006cbc:	603a      	str	r2, [r7, #0]
  return result;
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	fab2 f282 	clz	r2, r2
 8006cc4:	b2d2      	uxtb	r2, r2
 8006cc6:	40d3      	lsrs	r3, r2
 8006cc8:	4a04      	ldr	r2, [pc, #16]	; (8006cdc <HAL_RCC_GetPCLK2Freq+0x40>)
 8006cca:	5cd3      	ldrb	r3, [r2, r3]
 8006ccc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3708      	adds	r7, #8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	40021000 	.word	0x40021000
 8006cdc:	08010b8c 	.word	0x08010b8c

08006ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b092      	sub	sp, #72	; 0x48
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006cec:	2300      	movs	r3, #0
 8006cee:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f000 80d4 	beq.w	8006eac <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d04:	4b4e      	ldr	r3, [pc, #312]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d06:	69db      	ldr	r3, [r3, #28]
 8006d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d10e      	bne.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d10:	4b4b      	ldr	r3, [pc, #300]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d12:	69db      	ldr	r3, [r3, #28]
 8006d14:	4a4a      	ldr	r2, [pc, #296]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d1a:	61d3      	str	r3, [r2, #28]
 8006d1c:	4b48      	ldr	r3, [pc, #288]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d1e:	69db      	ldr	r3, [r3, #28]
 8006d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d24:	60bb      	str	r3, [r7, #8]
 8006d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d2e:	4b45      	ldr	r3, [pc, #276]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d118      	bne.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d3a:	4b42      	ldr	r3, [pc, #264]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a41      	ldr	r2, [pc, #260]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d46:	f7fc f807 	bl	8002d58 <HAL_GetTick>
 8006d4a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d4c:	e008      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d4e:	f7fc f803 	bl	8002d58 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b64      	cmp	r3, #100	; 0x64
 8006d5a:	d901      	bls.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e169      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d60:	4b38      	ldr	r3, [pc, #224]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d0f0      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d6c:	4b34      	ldr	r3, [pc, #208]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d6e:	6a1b      	ldr	r3, [r3, #32]
 8006d70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d74:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f000 8084 	beq.w	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d07c      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d8c:	4b2c      	ldr	r3, [pc, #176]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9e:	fa93 f3a3 	rbit	r3, r3
 8006da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006da6:	fab3 f383 	clz	r3, r3
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	461a      	mov	r2, r3
 8006dae:	4b26      	ldr	r3, [pc, #152]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006db0:	4413      	add	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	461a      	mov	r2, r3
 8006db6:	2301      	movs	r3, #1
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006dbe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc2:	fa93 f3a3 	rbit	r3, r3
 8006dc6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006dca:	fab3 f383 	clz	r3, r3
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	4b1d      	ldr	r3, [pc, #116]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006dd4:	4413      	add	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	461a      	mov	r2, r3
 8006dda:	2300      	movs	r3, #0
 8006ddc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006dde:	4a18      	ldr	r2, [pc, #96]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006de2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006de4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d04b      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dee:	f7fb ffb3 	bl	8002d58 <HAL_GetTick>
 8006df2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006df4:	e00a      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006df6:	f7fb ffaf 	bl	8002d58 <HAL_GetTick>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dfe:	1ad3      	subs	r3, r2, r3
 8006e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d901      	bls.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e113      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e12:	fa93 f3a3 	rbit	r3, r3
 8006e16:	627b      	str	r3, [r7, #36]	; 0x24
 8006e18:	2302      	movs	r3, #2
 8006e1a:	623b      	str	r3, [r7, #32]
 8006e1c:	6a3b      	ldr	r3, [r7, #32]
 8006e1e:	fa93 f3a3 	rbit	r3, r3
 8006e22:	61fb      	str	r3, [r7, #28]
  return result;
 8006e24:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e26:	fab3 f383 	clz	r3, r3
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	f043 0302 	orr.w	r3, r3, #2
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d108      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8006e3a:	4b01      	ldr	r3, [pc, #4]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	e00d      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006e40:	40021000 	.word	0x40021000
 8006e44:	40007000 	.word	0x40007000
 8006e48:	10908100 	.word	0x10908100
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	fa93 f3a3 	rbit	r3, r3
 8006e56:	617b      	str	r3, [r7, #20]
 8006e58:	4b78      	ldr	r3, [pc, #480]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	613a      	str	r2, [r7, #16]
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	fa92 f2a2 	rbit	r2, r2
 8006e66:	60fa      	str	r2, [r7, #12]
  return result;
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	fab2 f282 	clz	r2, r2
 8006e6e:	b2d2      	uxtb	r2, r2
 8006e70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e74:	b2d2      	uxtb	r2, r2
 8006e76:	f002 021f 	and.w	r2, r2, #31
 8006e7a:	2101      	movs	r1, #1
 8006e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8006e80:	4013      	ands	r3, r2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d0b7      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006e86:	4b6d      	ldr	r3, [pc, #436]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	496a      	ldr	r1, [pc, #424]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006e98:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d105      	bne.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ea0:	4b66      	ldr	r3, [pc, #408]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ea2:	69db      	ldr	r3, [r3, #28]
 8006ea4:	4a65      	ldr	r2, [pc, #404]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006eaa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d008      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006eb8:	4b60      	ldr	r3, [pc, #384]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebc:	f023 0203 	bic.w	r2, r3, #3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	495d      	ldr	r1, [pc, #372]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0302 	and.w	r3, r3, #2
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d008      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ed6:	4b59      	ldr	r3, [pc, #356]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	4956      	ldr	r1, [pc, #344]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006ef4:	4b51      	ldr	r3, [pc, #324]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ef8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	494e      	ldr	r1, [pc, #312]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d008      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f12:	4b4a      	ldr	r3, [pc, #296]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f16:	f023 0210 	bic.w	r2, r3, #16
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	69db      	ldr	r3, [r3, #28]
 8006f1e:	4947      	ldr	r1, [pc, #284]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f20:	4313      	orrs	r3, r2
 8006f22:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d008      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006f30:	4b42      	ldr	r3, [pc, #264]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3c:	493f      	ldr	r1, [pc, #252]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d008      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f4e:	4b3b      	ldr	r3, [pc, #236]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f52:	f023 0220 	bic.w	r2, r3, #32
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	4938      	ldr	r1, [pc, #224]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d008      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006f6c:	4b33      	ldr	r3, [pc, #204]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	695b      	ldr	r3, [r3, #20]
 8006f78:	4930      	ldr	r1, [pc, #192]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0310 	and.w	r3, r3, #16
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d008      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006f8a:	4b2c      	ldr	r3, [pc, #176]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	4929      	ldr	r1, [pc, #164]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d008      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006fa8:	4b24      	ldr	r3, [pc, #144]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb4:	4921      	ldr	r1, [pc, #132]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d008      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006fc6:	4b1d      	ldr	r3, [pc, #116]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fca:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	491a      	ldr	r1, [pc, #104]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d008      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006fe4:	4b15      	ldr	r3, [pc, #84]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff0:	4912      	ldr	r1, [pc, #72]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d008      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007002:	4b0e      	ldr	r3, [pc, #56]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007006:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800700e:	490b      	ldr	r1, [pc, #44]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007010:	4313      	orrs	r3, r2
 8007012:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800701c:	2b00      	cmp	r3, #0
 800701e:	d008      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007020:	4b06      	ldr	r3, [pc, #24]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007024:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800702c:	4903      	ldr	r1, [pc, #12]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800702e:	4313      	orrs	r3, r2
 8007030:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3748      	adds	r7, #72	; 0x48
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	40021000 	.word	0x40021000

08007040 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e09d      	b.n	800718e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007056:	2b00      	cmp	r3, #0
 8007058:	d108      	bne.n	800706c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007062:	d009      	beq.n	8007078 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	61da      	str	r2, [r3, #28]
 800706a:	e005      	b.n	8007078 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007084:	b2db      	uxtb	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d106      	bne.n	8007098 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f7fb f888 	bl	80021a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80070b8:	d902      	bls.n	80070c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80070ba:	2300      	movs	r3, #0
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	e002      	b.n	80070c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80070c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80070ce:	d007      	beq.n	80070e0 <HAL_SPI_Init+0xa0>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80070d8:	d002      	beq.n	80070e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80070f0:	431a      	orrs	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	431a      	orrs	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	695b      	ldr	r3, [r3, #20]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	431a      	orrs	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800710e:	431a      	orrs	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	69db      	ldr	r3, [r3, #28]
 8007114:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007118:	431a      	orrs	r2, r3
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007122:	ea42 0103 	orr.w	r1, r2, r3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	0c1b      	lsrs	r3, r3, #16
 800713c:	f003 0204 	and.w	r2, r3, #4
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007144:	f003 0310 	and.w	r3, r3, #16
 8007148:	431a      	orrs	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800714e:	f003 0308 	and.w	r3, r3, #8
 8007152:	431a      	orrs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800715c:	ea42 0103 	orr.w	r1, r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	69da      	ldr	r2, [r3, #28]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800717c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b082      	sub	sp, #8
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e049      	b.n	800723c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d106      	bne.n	80071c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f7fb f899 	bl	80022f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2202      	movs	r2, #2
 80071c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	3304      	adds	r3, #4
 80071d2:	4619      	mov	r1, r3
 80071d4:	4610      	mov	r0, r2
 80071d6:	f000 fd87 	bl	8007ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2201      	movs	r2, #1
 80071de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3708      	adds	r7, #8
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007252:	b2db      	uxtb	r3, r3
 8007254:	2b01      	cmp	r3, #1
 8007256:	d001      	beq.n	800725c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e04a      	b.n	80072f2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2202      	movs	r2, #2
 8007260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68da      	ldr	r2, [r3, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0201 	orr.w	r2, r2, #1
 8007272:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a21      	ldr	r2, [pc, #132]	; (8007300 <HAL_TIM_Base_Start_IT+0xbc>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d018      	beq.n	80072b0 <HAL_TIM_Base_Start_IT+0x6c>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007286:	d013      	beq.n	80072b0 <HAL_TIM_Base_Start_IT+0x6c>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a1d      	ldr	r2, [pc, #116]	; (8007304 <HAL_TIM_Base_Start_IT+0xc0>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d00e      	beq.n	80072b0 <HAL_TIM_Base_Start_IT+0x6c>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a1c      	ldr	r2, [pc, #112]	; (8007308 <HAL_TIM_Base_Start_IT+0xc4>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d009      	beq.n	80072b0 <HAL_TIM_Base_Start_IT+0x6c>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a1a      	ldr	r2, [pc, #104]	; (800730c <HAL_TIM_Base_Start_IT+0xc8>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d004      	beq.n	80072b0 <HAL_TIM_Base_Start_IT+0x6c>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a19      	ldr	r2, [pc, #100]	; (8007310 <HAL_TIM_Base_Start_IT+0xcc>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d115      	bne.n	80072dc <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689a      	ldr	r2, [r3, #8]
 80072b6:	4b17      	ldr	r3, [pc, #92]	; (8007314 <HAL_TIM_Base_Start_IT+0xd0>)
 80072b8:	4013      	ands	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2b06      	cmp	r3, #6
 80072c0:	d015      	beq.n	80072ee <HAL_TIM_Base_Start_IT+0xaa>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072c8:	d011      	beq.n	80072ee <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f042 0201 	orr.w	r2, r2, #1
 80072d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072da:	e008      	b.n	80072ee <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f042 0201 	orr.w	r2, r2, #1
 80072ea:	601a      	str	r2, [r3, #0]
 80072ec:	e000      	b.n	80072f0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	40012c00 	.word	0x40012c00
 8007304:	40000400 	.word	0x40000400
 8007308:	40000800 	.word	0x40000800
 800730c:	40013400 	.word	0x40013400
 8007310:	40014000 	.word	0x40014000
 8007314:	00010007 	.word	0x00010007

08007318 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e049      	b.n	80073be <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007330:	b2db      	uxtb	r3, r3
 8007332:	2b00      	cmp	r3, #0
 8007334:	d106      	bne.n	8007344 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f7fa ff74 	bl	800222c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2202      	movs	r2, #2
 8007348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	3304      	adds	r3, #4
 8007354:	4619      	mov	r1, r3
 8007356:	4610      	mov	r0, r2
 8007358:	f000 fcc6 	bl	8007ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3708      	adds	r7, #8
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
	...

080073c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d109      	bne.n	80073ec <HAL_TIM_PWM_Start+0x24>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	bf14      	ite	ne
 80073e4:	2301      	movne	r3, #1
 80073e6:	2300      	moveq	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	e03c      	b.n	8007466 <HAL_TIM_PWM_Start+0x9e>
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	2b04      	cmp	r3, #4
 80073f0:	d109      	bne.n	8007406 <HAL_TIM_PWM_Start+0x3e>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	bf14      	ite	ne
 80073fe:	2301      	movne	r3, #1
 8007400:	2300      	moveq	r3, #0
 8007402:	b2db      	uxtb	r3, r3
 8007404:	e02f      	b.n	8007466 <HAL_TIM_PWM_Start+0x9e>
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	2b08      	cmp	r3, #8
 800740a:	d109      	bne.n	8007420 <HAL_TIM_PWM_Start+0x58>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b01      	cmp	r3, #1
 8007416:	bf14      	ite	ne
 8007418:	2301      	movne	r3, #1
 800741a:	2300      	moveq	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	e022      	b.n	8007466 <HAL_TIM_PWM_Start+0x9e>
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	2b0c      	cmp	r3, #12
 8007424:	d109      	bne.n	800743a <HAL_TIM_PWM_Start+0x72>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b01      	cmp	r3, #1
 8007430:	bf14      	ite	ne
 8007432:	2301      	movne	r3, #1
 8007434:	2300      	moveq	r3, #0
 8007436:	b2db      	uxtb	r3, r3
 8007438:	e015      	b.n	8007466 <HAL_TIM_PWM_Start+0x9e>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	2b10      	cmp	r3, #16
 800743e:	d109      	bne.n	8007454 <HAL_TIM_PWM_Start+0x8c>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007446:	b2db      	uxtb	r3, r3
 8007448:	2b01      	cmp	r3, #1
 800744a:	bf14      	ite	ne
 800744c:	2301      	movne	r3, #1
 800744e:	2300      	moveq	r3, #0
 8007450:	b2db      	uxtb	r3, r3
 8007452:	e008      	b.n	8007466 <HAL_TIM_PWM_Start+0x9e>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b01      	cmp	r3, #1
 800745e:	bf14      	ite	ne
 8007460:	2301      	movne	r3, #1
 8007462:	2300      	moveq	r3, #0
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d001      	beq.n	800746e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e097      	b.n	800759e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d104      	bne.n	800747e <HAL_TIM_PWM_Start+0xb6>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2202      	movs	r2, #2
 8007478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800747c:	e023      	b.n	80074c6 <HAL_TIM_PWM_Start+0xfe>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b04      	cmp	r3, #4
 8007482:	d104      	bne.n	800748e <HAL_TIM_PWM_Start+0xc6>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800748c:	e01b      	b.n	80074c6 <HAL_TIM_PWM_Start+0xfe>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b08      	cmp	r3, #8
 8007492:	d104      	bne.n	800749e <HAL_TIM_PWM_Start+0xd6>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2202      	movs	r2, #2
 8007498:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800749c:	e013      	b.n	80074c6 <HAL_TIM_PWM_Start+0xfe>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b0c      	cmp	r3, #12
 80074a2:	d104      	bne.n	80074ae <HAL_TIM_PWM_Start+0xe6>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2202      	movs	r2, #2
 80074a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80074ac:	e00b      	b.n	80074c6 <HAL_TIM_PWM_Start+0xfe>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b10      	cmp	r3, #16
 80074b2:	d104      	bne.n	80074be <HAL_TIM_PWM_Start+0xf6>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074bc:	e003      	b.n	80074c6 <HAL_TIM_PWM_Start+0xfe>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2202      	movs	r2, #2
 80074c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2201      	movs	r2, #1
 80074cc:	6839      	ldr	r1, [r7, #0]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f000 ff70 	bl	80083b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a33      	ldr	r2, [pc, #204]	; (80075a8 <HAL_TIM_PWM_Start+0x1e0>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d013      	beq.n	8007506 <HAL_TIM_PWM_Start+0x13e>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a32      	ldr	r2, [pc, #200]	; (80075ac <HAL_TIM_PWM_Start+0x1e4>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d00e      	beq.n	8007506 <HAL_TIM_PWM_Start+0x13e>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a30      	ldr	r2, [pc, #192]	; (80075b0 <HAL_TIM_PWM_Start+0x1e8>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d009      	beq.n	8007506 <HAL_TIM_PWM_Start+0x13e>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a2f      	ldr	r2, [pc, #188]	; (80075b4 <HAL_TIM_PWM_Start+0x1ec>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d004      	beq.n	8007506 <HAL_TIM_PWM_Start+0x13e>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a2d      	ldr	r2, [pc, #180]	; (80075b8 <HAL_TIM_PWM_Start+0x1f0>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d101      	bne.n	800750a <HAL_TIM_PWM_Start+0x142>
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <HAL_TIM_PWM_Start+0x144>
 800750a:	2300      	movs	r3, #0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d007      	beq.n	8007520 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800751e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a20      	ldr	r2, [pc, #128]	; (80075a8 <HAL_TIM_PWM_Start+0x1e0>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d018      	beq.n	800755c <HAL_TIM_PWM_Start+0x194>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007532:	d013      	beq.n	800755c <HAL_TIM_PWM_Start+0x194>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a20      	ldr	r2, [pc, #128]	; (80075bc <HAL_TIM_PWM_Start+0x1f4>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d00e      	beq.n	800755c <HAL_TIM_PWM_Start+0x194>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a1f      	ldr	r2, [pc, #124]	; (80075c0 <HAL_TIM_PWM_Start+0x1f8>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d009      	beq.n	800755c <HAL_TIM_PWM_Start+0x194>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a17      	ldr	r2, [pc, #92]	; (80075ac <HAL_TIM_PWM_Start+0x1e4>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d004      	beq.n	800755c <HAL_TIM_PWM_Start+0x194>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a16      	ldr	r2, [pc, #88]	; (80075b0 <HAL_TIM_PWM_Start+0x1e8>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d115      	bne.n	8007588 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	689a      	ldr	r2, [r3, #8]
 8007562:	4b18      	ldr	r3, [pc, #96]	; (80075c4 <HAL_TIM_PWM_Start+0x1fc>)
 8007564:	4013      	ands	r3, r2
 8007566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2b06      	cmp	r3, #6
 800756c:	d015      	beq.n	800759a <HAL_TIM_PWM_Start+0x1d2>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007574:	d011      	beq.n	800759a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f042 0201 	orr.w	r2, r2, #1
 8007584:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007586:	e008      	b.n	800759a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f042 0201 	orr.w	r2, r2, #1
 8007596:	601a      	str	r2, [r3, #0]
 8007598:	e000      	b.n	800759c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800759a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	40012c00 	.word	0x40012c00
 80075ac:	40013400 	.word	0x40013400
 80075b0:	40014000 	.word	0x40014000
 80075b4:	40014400 	.word	0x40014400
 80075b8:	40014800 	.word	0x40014800
 80075bc:	40000400 	.word	0x40000400
 80075c0:	40000800 	.word	0x40000800
 80075c4:	00010007 	.word	0x00010007

080075c8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b086      	sub	sp, #24
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d101      	bne.n	80075dc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	e097      	b.n	800770c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d106      	bne.n	80075f6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7fa fe3b 	bl	800226c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2202      	movs	r2, #2
 80075fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	687a      	ldr	r2, [r7, #4]
 8007606:	6812      	ldr	r2, [r2, #0]
 8007608:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800760c:	f023 0307 	bic.w	r3, r3, #7
 8007610:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	3304      	adds	r3, #4
 800761a:	4619      	mov	r1, r3
 800761c:	4610      	mov	r0, r2
 800761e:	f000 fb63 	bl	8007ce8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	6a1b      	ldr	r3, [r3, #32]
 8007638:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	4313      	orrs	r3, r2
 8007642:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800764a:	f023 0303 	bic.w	r3, r3, #3
 800764e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	689a      	ldr	r2, [r3, #8]
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	021b      	lsls	r3, r3, #8
 800765a:	4313      	orrs	r3, r2
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	4313      	orrs	r3, r2
 8007660:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007668:	f023 030c 	bic.w	r3, r3, #12
 800766c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007674:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007678:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	68da      	ldr	r2, [r3, #12]
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	69db      	ldr	r3, [r3, #28]
 8007682:	021b      	lsls	r3, r3, #8
 8007684:	4313      	orrs	r3, r2
 8007686:	693a      	ldr	r2, [r7, #16]
 8007688:	4313      	orrs	r3, r2
 800768a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	011a      	lsls	r2, r3, #4
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	031b      	lsls	r3, r3, #12
 8007698:	4313      	orrs	r3, r2
 800769a:	693a      	ldr	r2, [r7, #16]
 800769c:	4313      	orrs	r3, r2
 800769e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80076a6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80076ae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	685a      	ldr	r2, [r3, #4]
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	695b      	ldr	r3, [r3, #20]
 80076b8:	011b      	lsls	r3, r3, #4
 80076ba:	4313      	orrs	r3, r2
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	4313      	orrs	r3, r2
 80076c0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	693a      	ldr	r2, [r7, #16]
 80076d0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2201      	movs	r2, #1
 80076de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3718      	adds	r7, #24
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007724:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800772c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007734:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800773c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d110      	bne.n	8007766 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007744:	7bfb      	ldrb	r3, [r7, #15]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d102      	bne.n	8007750 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800774a:	7b7b      	ldrb	r3, [r7, #13]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d001      	beq.n	8007754 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e069      	b.n	8007828 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2202      	movs	r2, #2
 8007758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2202      	movs	r2, #2
 8007760:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007764:	e031      	b.n	80077ca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	2b04      	cmp	r3, #4
 800776a:	d110      	bne.n	800778e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800776c:	7bbb      	ldrb	r3, [r7, #14]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d102      	bne.n	8007778 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007772:	7b3b      	ldrb	r3, [r7, #12]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d001      	beq.n	800777c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e055      	b.n	8007828 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2202      	movs	r2, #2
 8007780:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800778c:	e01d      	b.n	80077ca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d108      	bne.n	80077a6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007794:	7bbb      	ldrb	r3, [r7, #14]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d105      	bne.n	80077a6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800779a:	7b7b      	ldrb	r3, [r7, #13]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d102      	bne.n	80077a6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80077a0:	7b3b      	ldrb	r3, [r7, #12]
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d001      	beq.n	80077aa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e03e      	b.n	8007828 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2202      	movs	r2, #2
 80077ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2202      	movs	r2, #2
 80077b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2202      	movs	r2, #2
 80077be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2202      	movs	r2, #2
 80077c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d003      	beq.n	80077d8 <HAL_TIM_Encoder_Start+0xc4>
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	d008      	beq.n	80077e8 <HAL_TIM_Encoder_Start+0xd4>
 80077d6:	e00f      	b.n	80077f8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2201      	movs	r2, #1
 80077de:	2100      	movs	r1, #0
 80077e0:	4618      	mov	r0, r3
 80077e2:	f000 fde7 	bl	80083b4 <TIM_CCxChannelCmd>
      break;
 80077e6:	e016      	b.n	8007816 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2201      	movs	r2, #1
 80077ee:	2104      	movs	r1, #4
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fddf 	bl	80083b4 <TIM_CCxChannelCmd>
      break;
 80077f6:	e00e      	b.n	8007816 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2201      	movs	r2, #1
 80077fe:	2100      	movs	r1, #0
 8007800:	4618      	mov	r0, r3
 8007802:	f000 fdd7 	bl	80083b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	2201      	movs	r2, #1
 800780c:	2104      	movs	r1, #4
 800780e:	4618      	mov	r0, r3
 8007810:	f000 fdd0 	bl	80083b4 <TIM_CCxChannelCmd>
      break;
 8007814:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f042 0201 	orr.w	r2, r2, #1
 8007824:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007826:	2300      	movs	r3, #0
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b082      	sub	sp, #8
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	f003 0302 	and.w	r3, r3, #2
 8007842:	2b02      	cmp	r3, #2
 8007844:	d122      	bne.n	800788c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f003 0302 	and.w	r3, r3, #2
 8007850:	2b02      	cmp	r3, #2
 8007852:	d11b      	bne.n	800788c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f06f 0202 	mvn.w	r2, #2
 800785c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2201      	movs	r2, #1
 8007862:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	f003 0303 	and.w	r3, r3, #3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d003      	beq.n	800787a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 fa1a 	bl	8007cac <HAL_TIM_IC_CaptureCallback>
 8007878:	e005      	b.n	8007886 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fa0c 	bl	8007c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 fa1d 	bl	8007cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	691b      	ldr	r3, [r3, #16]
 8007892:	f003 0304 	and.w	r3, r3, #4
 8007896:	2b04      	cmp	r3, #4
 8007898:	d122      	bne.n	80078e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f003 0304 	and.w	r3, r3, #4
 80078a4:	2b04      	cmp	r3, #4
 80078a6:	d11b      	bne.n	80078e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f06f 0204 	mvn.w	r2, #4
 80078b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2202      	movs	r2, #2
 80078b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d003      	beq.n	80078ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 f9f0 	bl	8007cac <HAL_TIM_IC_CaptureCallback>
 80078cc:	e005      	b.n	80078da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f9e2 	bl	8007c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f9f3 	bl	8007cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	f003 0308 	and.w	r3, r3, #8
 80078ea:	2b08      	cmp	r3, #8
 80078ec:	d122      	bne.n	8007934 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	f003 0308 	and.w	r3, r3, #8
 80078f8:	2b08      	cmp	r3, #8
 80078fa:	d11b      	bne.n	8007934 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f06f 0208 	mvn.w	r2, #8
 8007904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2204      	movs	r2, #4
 800790a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	69db      	ldr	r3, [r3, #28]
 8007912:	f003 0303 	and.w	r3, r3, #3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d003      	beq.n	8007922 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f9c6 	bl	8007cac <HAL_TIM_IC_CaptureCallback>
 8007920:	e005      	b.n	800792e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 f9b8 	bl	8007c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f9c9 	bl	8007cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	f003 0310 	and.w	r3, r3, #16
 800793e:	2b10      	cmp	r3, #16
 8007940:	d122      	bne.n	8007988 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	f003 0310 	and.w	r3, r3, #16
 800794c:	2b10      	cmp	r3, #16
 800794e:	d11b      	bne.n	8007988 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f06f 0210 	mvn.w	r2, #16
 8007958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2208      	movs	r2, #8
 800795e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	69db      	ldr	r3, [r3, #28]
 8007966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800796a:	2b00      	cmp	r3, #0
 800796c:	d003      	beq.n	8007976 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f99c 	bl	8007cac <HAL_TIM_IC_CaptureCallback>
 8007974:	e005      	b.n	8007982 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 f98e 	bl	8007c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f99f 	bl	8007cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b01      	cmp	r3, #1
 8007994:	d10e      	bne.n	80079b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d107      	bne.n	80079b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f06f 0201 	mvn.w	r2, #1
 80079ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f7f9 fd02 	bl	80013b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079be:	2b80      	cmp	r3, #128	; 0x80
 80079c0:	d10e      	bne.n	80079e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079cc:	2b80      	cmp	r3, #128	; 0x80
 80079ce:	d107      	bne.n	80079e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 fe18 	bl	8008610 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079ee:	d10e      	bne.n	8007a0e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079fa:	2b80      	cmp	r3, #128	; 0x80
 80079fc:	d107      	bne.n	8007a0e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 fe0b 	bl	8008624 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a18:	2b40      	cmp	r3, #64	; 0x40
 8007a1a:	d10e      	bne.n	8007a3a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b40      	cmp	r3, #64	; 0x40
 8007a28:	d107      	bne.n	8007a3a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 f94d 	bl	8007cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	f003 0320 	and.w	r3, r3, #32
 8007a44:	2b20      	cmp	r3, #32
 8007a46:	d10e      	bne.n	8007a66 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	f003 0320 	and.w	r3, r3, #32
 8007a52:	2b20      	cmp	r3, #32
 8007a54:	d107      	bne.n	8007a66 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f06f 0220 	mvn.w	r2, #32
 8007a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 fdcb 	bl	80085fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a66:	bf00      	nop
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
	...

08007a70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d101      	bne.n	8007a8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	e0ff      	b.n	8007c8e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b14      	cmp	r3, #20
 8007a9a:	f200 80f0 	bhi.w	8007c7e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007a9e:	a201      	add	r2, pc, #4	; (adr r2, 8007aa4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa4:	08007af9 	.word	0x08007af9
 8007aa8:	08007c7f 	.word	0x08007c7f
 8007aac:	08007c7f 	.word	0x08007c7f
 8007ab0:	08007c7f 	.word	0x08007c7f
 8007ab4:	08007b39 	.word	0x08007b39
 8007ab8:	08007c7f 	.word	0x08007c7f
 8007abc:	08007c7f 	.word	0x08007c7f
 8007ac0:	08007c7f 	.word	0x08007c7f
 8007ac4:	08007b7b 	.word	0x08007b7b
 8007ac8:	08007c7f 	.word	0x08007c7f
 8007acc:	08007c7f 	.word	0x08007c7f
 8007ad0:	08007c7f 	.word	0x08007c7f
 8007ad4:	08007bbb 	.word	0x08007bbb
 8007ad8:	08007c7f 	.word	0x08007c7f
 8007adc:	08007c7f 	.word	0x08007c7f
 8007ae0:	08007c7f 	.word	0x08007c7f
 8007ae4:	08007bfd 	.word	0x08007bfd
 8007ae8:	08007c7f 	.word	0x08007c7f
 8007aec:	08007c7f 	.word	0x08007c7f
 8007af0:	08007c7f 	.word	0x08007c7f
 8007af4:	08007c3d 	.word	0x08007c3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68b9      	ldr	r1, [r7, #8]
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 f982 	bl	8007e08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699a      	ldr	r2, [r3, #24]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f042 0208 	orr.w	r2, r2, #8
 8007b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	699a      	ldr	r2, [r3, #24]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f022 0204 	bic.w	r2, r2, #4
 8007b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6999      	ldr	r1, [r3, #24]
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	691a      	ldr	r2, [r3, #16]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	619a      	str	r2, [r3, #24]
      break;
 8007b36:	e0a5      	b.n	8007c84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68b9      	ldr	r1, [r7, #8]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f000 f9f2 	bl	8007f28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	699a      	ldr	r2, [r3, #24]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699a      	ldr	r2, [r3, #24]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6999      	ldr	r1, [r3, #24]
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	021a      	lsls	r2, r3, #8
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	430a      	orrs	r2, r1
 8007b76:	619a      	str	r2, [r3, #24]
      break;
 8007b78:	e084      	b.n	8007c84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68b9      	ldr	r1, [r7, #8]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fa5b 	bl	800803c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	69da      	ldr	r2, [r3, #28]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f042 0208 	orr.w	r2, r2, #8
 8007b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69da      	ldr	r2, [r3, #28]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f022 0204 	bic.w	r2, r2, #4
 8007ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	69d9      	ldr	r1, [r3, #28]
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	691a      	ldr	r2, [r3, #16]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	61da      	str	r2, [r3, #28]
      break;
 8007bb8:	e064      	b.n	8007c84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68b9      	ldr	r1, [r7, #8]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 fac3 	bl	800814c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69da      	ldr	r2, [r3, #28]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007bd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	69da      	ldr	r2, [r3, #28]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007be4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69d9      	ldr	r1, [r3, #28]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	691b      	ldr	r3, [r3, #16]
 8007bf0:	021a      	lsls	r2, r3, #8
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	61da      	str	r2, [r3, #28]
      break;
 8007bfa:	e043      	b.n	8007c84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68b9      	ldr	r1, [r7, #8]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f000 fb0c 	bl	8008220 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f042 0208 	orr.w	r2, r2, #8
 8007c16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f022 0204 	bic.w	r2, r2, #4
 8007c26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	691a      	ldr	r2, [r3, #16]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	430a      	orrs	r2, r1
 8007c38:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007c3a:	e023      	b.n	8007c84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	68b9      	ldr	r1, [r7, #8]
 8007c42:	4618      	mov	r0, r3
 8007c44:	f000 fb50 	bl	80082e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c56:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c66:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	021a      	lsls	r2, r3, #8
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	430a      	orrs	r2, r1
 8007c7a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007c7c:	e002      	b.n	8007c84 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	75fb      	strb	r3, [r7, #23]
      break;
 8007c82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007c8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop

08007c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007cc8:	bf00      	nop
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a3c      	ldr	r2, [pc, #240]	; (8007dec <TIM_Base_SetConfig+0x104>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d00f      	beq.n	8007d20 <TIM_Base_SetConfig+0x38>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d06:	d00b      	beq.n	8007d20 <TIM_Base_SetConfig+0x38>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	4a39      	ldr	r2, [pc, #228]	; (8007df0 <TIM_Base_SetConfig+0x108>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d007      	beq.n	8007d20 <TIM_Base_SetConfig+0x38>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	4a38      	ldr	r2, [pc, #224]	; (8007df4 <TIM_Base_SetConfig+0x10c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d003      	beq.n	8007d20 <TIM_Base_SetConfig+0x38>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a37      	ldr	r2, [pc, #220]	; (8007df8 <TIM_Base_SetConfig+0x110>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d108      	bne.n	8007d32 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	68fa      	ldr	r2, [r7, #12]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a2d      	ldr	r2, [pc, #180]	; (8007dec <TIM_Base_SetConfig+0x104>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d01b      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d40:	d017      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a2a      	ldr	r2, [pc, #168]	; (8007df0 <TIM_Base_SetConfig+0x108>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d013      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a29      	ldr	r2, [pc, #164]	; (8007df4 <TIM_Base_SetConfig+0x10c>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d00f      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a28      	ldr	r2, [pc, #160]	; (8007df8 <TIM_Base_SetConfig+0x110>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d00b      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4a27      	ldr	r2, [pc, #156]	; (8007dfc <TIM_Base_SetConfig+0x114>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d007      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	4a26      	ldr	r2, [pc, #152]	; (8007e00 <TIM_Base_SetConfig+0x118>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d003      	beq.n	8007d72 <TIM_Base_SetConfig+0x8a>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4a25      	ldr	r2, [pc, #148]	; (8007e04 <TIM_Base_SetConfig+0x11c>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d108      	bne.n	8007d84 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	68db      	ldr	r3, [r3, #12]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	689a      	ldr	r2, [r3, #8]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a10      	ldr	r2, [pc, #64]	; (8007dec <TIM_Base_SetConfig+0x104>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d00f      	beq.n	8007dd0 <TIM_Base_SetConfig+0xe8>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a11      	ldr	r2, [pc, #68]	; (8007df8 <TIM_Base_SetConfig+0x110>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d00b      	beq.n	8007dd0 <TIM_Base_SetConfig+0xe8>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a10      	ldr	r2, [pc, #64]	; (8007dfc <TIM_Base_SetConfig+0x114>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d007      	beq.n	8007dd0 <TIM_Base_SetConfig+0xe8>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a0f      	ldr	r2, [pc, #60]	; (8007e00 <TIM_Base_SetConfig+0x118>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d003      	beq.n	8007dd0 <TIM_Base_SetConfig+0xe8>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a0e      	ldr	r2, [pc, #56]	; (8007e04 <TIM_Base_SetConfig+0x11c>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d103      	bne.n	8007dd8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	691a      	ldr	r2, [r3, #16]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	615a      	str	r2, [r3, #20]
}
 8007dde:	bf00      	nop
 8007de0:	3714      	adds	r7, #20
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop
 8007dec:	40012c00 	.word	0x40012c00
 8007df0:	40000400 	.word	0x40000400
 8007df4:	40000800 	.word	0x40000800
 8007df8:	40013400 	.word	0x40013400
 8007dfc:	40014000 	.word	0x40014000
 8007e00:	40014400 	.word	0x40014400
 8007e04:	40014800 	.word	0x40014800

08007e08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b087      	sub	sp, #28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6a1b      	ldr	r3, [r3, #32]
 8007e16:	f023 0201 	bic.w	r2, r3, #1
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0303 	bic.w	r3, r3, #3
 8007e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	f023 0302 	bic.w	r3, r3, #2
 8007e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	4a2c      	ldr	r2, [pc, #176]	; (8007f14 <TIM_OC1_SetConfig+0x10c>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d00f      	beq.n	8007e88 <TIM_OC1_SetConfig+0x80>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	4a2b      	ldr	r2, [pc, #172]	; (8007f18 <TIM_OC1_SetConfig+0x110>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d00b      	beq.n	8007e88 <TIM_OC1_SetConfig+0x80>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4a2a      	ldr	r2, [pc, #168]	; (8007f1c <TIM_OC1_SetConfig+0x114>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d007      	beq.n	8007e88 <TIM_OC1_SetConfig+0x80>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	4a29      	ldr	r2, [pc, #164]	; (8007f20 <TIM_OC1_SetConfig+0x118>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d003      	beq.n	8007e88 <TIM_OC1_SetConfig+0x80>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	4a28      	ldr	r2, [pc, #160]	; (8007f24 <TIM_OC1_SetConfig+0x11c>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d10c      	bne.n	8007ea2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	f023 0308 	bic.w	r3, r3, #8
 8007e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	f023 0304 	bic.w	r3, r3, #4
 8007ea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a1b      	ldr	r2, [pc, #108]	; (8007f14 <TIM_OC1_SetConfig+0x10c>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d00f      	beq.n	8007eca <TIM_OC1_SetConfig+0xc2>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a1a      	ldr	r2, [pc, #104]	; (8007f18 <TIM_OC1_SetConfig+0x110>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d00b      	beq.n	8007eca <TIM_OC1_SetConfig+0xc2>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a19      	ldr	r2, [pc, #100]	; (8007f1c <TIM_OC1_SetConfig+0x114>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d007      	beq.n	8007eca <TIM_OC1_SetConfig+0xc2>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a18      	ldr	r2, [pc, #96]	; (8007f20 <TIM_OC1_SetConfig+0x118>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d003      	beq.n	8007eca <TIM_OC1_SetConfig+0xc2>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a17      	ldr	r2, [pc, #92]	; (8007f24 <TIM_OC1_SetConfig+0x11c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d111      	bne.n	8007eee <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ed0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ed8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	695b      	ldr	r3, [r3, #20]
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	693a      	ldr	r2, [r7, #16]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	685a      	ldr	r2, [r3, #4]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	621a      	str	r2, [r3, #32]
}
 8007f08:	bf00      	nop
 8007f0a:	371c      	adds	r7, #28
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr
 8007f14:	40012c00 	.word	0x40012c00
 8007f18:	40013400 	.word	0x40013400
 8007f1c:	40014000 	.word	0x40014000
 8007f20:	40014400 	.word	0x40014400
 8007f24:	40014800 	.word	0x40014800

08007f28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b087      	sub	sp, #28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	f023 0210 	bic.w	r2, r3, #16
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	021b      	lsls	r3, r3, #8
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	f023 0320 	bic.w	r3, r3, #32
 8007f76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	011b      	lsls	r3, r3, #4
 8007f7e:	697a      	ldr	r2, [r7, #20]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a28      	ldr	r2, [pc, #160]	; (8008028 <TIM_OC2_SetConfig+0x100>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d003      	beq.n	8007f94 <TIM_OC2_SetConfig+0x6c>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a27      	ldr	r2, [pc, #156]	; (800802c <TIM_OC2_SetConfig+0x104>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d10d      	bne.n	8007fb0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	011b      	lsls	r3, r3, #4
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a1d      	ldr	r2, [pc, #116]	; (8008028 <TIM_OC2_SetConfig+0x100>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d00f      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xb0>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a1c      	ldr	r2, [pc, #112]	; (800802c <TIM_OC2_SetConfig+0x104>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d00b      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xb0>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	4a1b      	ldr	r2, [pc, #108]	; (8008030 <TIM_OC2_SetConfig+0x108>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d007      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xb0>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a1a      	ldr	r2, [pc, #104]	; (8008034 <TIM_OC2_SetConfig+0x10c>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d003      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xb0>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a19      	ldr	r2, [pc, #100]	; (8008038 <TIM_OC2_SetConfig+0x110>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d113      	bne.n	8008000 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fde:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fe6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	695b      	ldr	r3, [r3, #20]
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	621a      	str	r2, [r3, #32]
}
 800801a:	bf00      	nop
 800801c:	371c      	adds	r7, #28
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	40012c00 	.word	0x40012c00
 800802c:	40013400 	.word	0x40013400
 8008030:	40014000 	.word	0x40014000
 8008034:	40014400 	.word	0x40014400
 8008038:	40014800 	.word	0x40014800

0800803c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800803c:	b480      	push	{r7}
 800803e:	b087      	sub	sp, #28
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	69db      	ldr	r3, [r3, #28]
 8008062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800806a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800806e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f023 0303 	bic.w	r3, r3, #3
 8008076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	4313      	orrs	r3, r2
 8008080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008088:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	021b      	lsls	r3, r3, #8
 8008090:	697a      	ldr	r2, [r7, #20]
 8008092:	4313      	orrs	r3, r2
 8008094:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a27      	ldr	r2, [pc, #156]	; (8008138 <TIM_OC3_SetConfig+0xfc>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d003      	beq.n	80080a6 <TIM_OC3_SetConfig+0x6a>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a26      	ldr	r2, [pc, #152]	; (800813c <TIM_OC3_SetConfig+0x100>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d10d      	bne.n	80080c2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	021b      	lsls	r3, r3, #8
 80080b4:	697a      	ldr	r2, [r7, #20]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080c0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4a1c      	ldr	r2, [pc, #112]	; (8008138 <TIM_OC3_SetConfig+0xfc>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d00f      	beq.n	80080ea <TIM_OC3_SetConfig+0xae>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4a1b      	ldr	r2, [pc, #108]	; (800813c <TIM_OC3_SetConfig+0x100>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d00b      	beq.n	80080ea <TIM_OC3_SetConfig+0xae>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	4a1a      	ldr	r2, [pc, #104]	; (8008140 <TIM_OC3_SetConfig+0x104>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d007      	beq.n	80080ea <TIM_OC3_SetConfig+0xae>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a19      	ldr	r2, [pc, #100]	; (8008144 <TIM_OC3_SetConfig+0x108>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d003      	beq.n	80080ea <TIM_OC3_SetConfig+0xae>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4a18      	ldr	r2, [pc, #96]	; (8008148 <TIM_OC3_SetConfig+0x10c>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d113      	bne.n	8008112 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	011b      	lsls	r3, r3, #4
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	4313      	orrs	r3, r2
 8008104:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	699b      	ldr	r3, [r3, #24]
 800810a:	011b      	lsls	r3, r3, #4
 800810c:	693a      	ldr	r2, [r7, #16]
 800810e:	4313      	orrs	r3, r2
 8008110:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	693a      	ldr	r2, [r7, #16]
 8008116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	68fa      	ldr	r2, [r7, #12]
 800811c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	685a      	ldr	r2, [r3, #4]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	697a      	ldr	r2, [r7, #20]
 800812a:	621a      	str	r2, [r3, #32]
}
 800812c:	bf00      	nop
 800812e:	371c      	adds	r7, #28
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr
 8008138:	40012c00 	.word	0x40012c00
 800813c:	40013400 	.word	0x40013400
 8008140:	40014000 	.word	0x40014000
 8008144:	40014400 	.word	0x40014400
 8008148:	40014800 	.word	0x40014800

0800814c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800814c:	b480      	push	{r7}
 800814e:	b087      	sub	sp, #28
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6a1b      	ldr	r3, [r3, #32]
 800815a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800817a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800817e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008186:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	021b      	lsls	r3, r3, #8
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	4313      	orrs	r3, r2
 8008192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800819a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	031b      	lsls	r3, r3, #12
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	4a18      	ldr	r2, [pc, #96]	; (800820c <TIM_OC4_SetConfig+0xc0>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d00f      	beq.n	80081d0 <TIM_OC4_SetConfig+0x84>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	4a17      	ldr	r2, [pc, #92]	; (8008210 <TIM_OC4_SetConfig+0xc4>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d00b      	beq.n	80081d0 <TIM_OC4_SetConfig+0x84>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	4a16      	ldr	r2, [pc, #88]	; (8008214 <TIM_OC4_SetConfig+0xc8>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d007      	beq.n	80081d0 <TIM_OC4_SetConfig+0x84>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a15      	ldr	r2, [pc, #84]	; (8008218 <TIM_OC4_SetConfig+0xcc>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d003      	beq.n	80081d0 <TIM_OC4_SetConfig+0x84>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4a14      	ldr	r2, [pc, #80]	; (800821c <TIM_OC4_SetConfig+0xd0>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d109      	bne.n	80081e4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	695b      	ldr	r3, [r3, #20]
 80081dc:	019b      	lsls	r3, r3, #6
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	621a      	str	r2, [r3, #32]
}
 80081fe:	bf00      	nop
 8008200:	371c      	adds	r7, #28
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	40012c00 	.word	0x40012c00
 8008210:	40013400 	.word	0x40013400
 8008214:	40014000 	.word	0x40014000
 8008218:	40014400 	.word	0x40014400
 800821c:	40014800 	.word	0x40014800

08008220 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008220:	b480      	push	{r7}
 8008222:	b087      	sub	sp, #28
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6a1b      	ldr	r3, [r3, #32]
 800822e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800824e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	4313      	orrs	r3, r2
 800825c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008264:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	041b      	lsls	r3, r3, #16
 800826c:	693a      	ldr	r2, [r7, #16]
 800826e:	4313      	orrs	r3, r2
 8008270:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a17      	ldr	r2, [pc, #92]	; (80082d4 <TIM_OC5_SetConfig+0xb4>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d00f      	beq.n	800829a <TIM_OC5_SetConfig+0x7a>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a16      	ldr	r2, [pc, #88]	; (80082d8 <TIM_OC5_SetConfig+0xb8>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d00b      	beq.n	800829a <TIM_OC5_SetConfig+0x7a>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a15      	ldr	r2, [pc, #84]	; (80082dc <TIM_OC5_SetConfig+0xbc>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d007      	beq.n	800829a <TIM_OC5_SetConfig+0x7a>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a14      	ldr	r2, [pc, #80]	; (80082e0 <TIM_OC5_SetConfig+0xc0>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d003      	beq.n	800829a <TIM_OC5_SetConfig+0x7a>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <TIM_OC5_SetConfig+0xc4>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d109      	bne.n	80082ae <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	695b      	ldr	r3, [r3, #20]
 80082a6:	021b      	lsls	r3, r3, #8
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	697a      	ldr	r2, [r7, #20]
 80082b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	685a      	ldr	r2, [r3, #4]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	693a      	ldr	r2, [r7, #16]
 80082c6:	621a      	str	r2, [r3, #32]
}
 80082c8:	bf00      	nop
 80082ca:	371c      	adds	r7, #28
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	40012c00 	.word	0x40012c00
 80082d8:	40013400 	.word	0x40013400
 80082dc:	40014000 	.word	0x40014000
 80082e0:	40014400 	.word	0x40014400
 80082e4:	40014800 	.word	0x40014800

080082e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b087      	sub	sp, #28
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a1b      	ldr	r3, [r3, #32]
 80082f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a1b      	ldr	r3, [r3, #32]
 8008302:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800830e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800831a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	021b      	lsls	r3, r3, #8
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	4313      	orrs	r3, r2
 8008326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800832e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	051b      	lsls	r3, r3, #20
 8008336:	693a      	ldr	r2, [r7, #16]
 8008338:	4313      	orrs	r3, r2
 800833a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	4a18      	ldr	r2, [pc, #96]	; (80083a0 <TIM_OC6_SetConfig+0xb8>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d00f      	beq.n	8008364 <TIM_OC6_SetConfig+0x7c>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a17      	ldr	r2, [pc, #92]	; (80083a4 <TIM_OC6_SetConfig+0xbc>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d00b      	beq.n	8008364 <TIM_OC6_SetConfig+0x7c>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a16      	ldr	r2, [pc, #88]	; (80083a8 <TIM_OC6_SetConfig+0xc0>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d007      	beq.n	8008364 <TIM_OC6_SetConfig+0x7c>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a15      	ldr	r2, [pc, #84]	; (80083ac <TIM_OC6_SetConfig+0xc4>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d003      	beq.n	8008364 <TIM_OC6_SetConfig+0x7c>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a14      	ldr	r2, [pc, #80]	; (80083b0 <TIM_OC6_SetConfig+0xc8>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d109      	bne.n	8008378 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800836a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	695b      	ldr	r3, [r3, #20]
 8008370:	029b      	lsls	r3, r3, #10
 8008372:	697a      	ldr	r2, [r7, #20]
 8008374:	4313      	orrs	r3, r2
 8008376:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685a      	ldr	r2, [r3, #4]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	621a      	str	r2, [r3, #32]
}
 8008392:	bf00      	nop
 8008394:	371c      	adds	r7, #28
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	40012c00 	.word	0x40012c00
 80083a4:	40013400 	.word	0x40013400
 80083a8:	40014000 	.word	0x40014000
 80083ac:	40014400 	.word	0x40014400
 80083b0:	40014800 	.word	0x40014800

080083b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	f003 031f 	and.w	r3, r3, #31
 80083c6:	2201      	movs	r2, #1
 80083c8:	fa02 f303 	lsl.w	r3, r2, r3
 80083cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6a1a      	ldr	r2, [r3, #32]
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	43db      	mvns	r3, r3
 80083d6:	401a      	ands	r2, r3
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6a1a      	ldr	r2, [r3, #32]
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	f003 031f 	and.w	r3, r3, #31
 80083e6:	6879      	ldr	r1, [r7, #4]
 80083e8:	fa01 f303 	lsl.w	r3, r1, r3
 80083ec:	431a      	orrs	r2, r3
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	621a      	str	r2, [r3, #32]
}
 80083f2:	bf00      	nop
 80083f4:	371c      	adds	r7, #28
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
	...

08008400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008410:	2b01      	cmp	r3, #1
 8008412:	d101      	bne.n	8008418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008414:	2302      	movs	r3, #2
 8008416:	e063      	b.n	80084e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2202      	movs	r2, #2
 8008424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a2b      	ldr	r2, [pc, #172]	; (80084ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d004      	beq.n	800844c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a2a      	ldr	r2, [pc, #168]	; (80084f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d108      	bne.n	800845e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008452:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	4313      	orrs	r3, r2
 800845c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008464:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4313      	orrs	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a1b      	ldr	r2, [pc, #108]	; (80084ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d018      	beq.n	80084b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800848a:	d013      	beq.n	80084b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a18      	ldr	r2, [pc, #96]	; (80084f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d00e      	beq.n	80084b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a17      	ldr	r2, [pc, #92]	; (80084f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d009      	beq.n	80084b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a12      	ldr	r2, [pc, #72]	; (80084f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d004      	beq.n	80084b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a13      	ldr	r2, [pc, #76]	; (80084fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d10c      	bne.n	80084ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	68ba      	ldr	r2, [r7, #8]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	68ba      	ldr	r2, [r7, #8]
 80084cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084de:	2300      	movs	r3, #0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3714      	adds	r7, #20
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	40012c00 	.word	0x40012c00
 80084f0:	40013400 	.word	0x40013400
 80084f4:	40000400 	.word	0x40000400
 80084f8:	40000800 	.word	0x40000800
 80084fc:	40014000 	.word	0x40014000

08008500 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008514:	2b01      	cmp	r3, #1
 8008516:	d101      	bne.n	800851c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008518:	2302      	movs	r3, #2
 800851a:	e065      	b.n	80085e8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	4313      	orrs	r3, r2
 8008530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	4313      	orrs	r3, r2
 800853e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	4313      	orrs	r3, r2
 800854c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4313      	orrs	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	691b      	ldr	r3, [r3, #16]
 8008566:	4313      	orrs	r3, r2
 8008568:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	695b      	ldr	r3, [r3, #20]
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008582:	4313      	orrs	r3, r2
 8008584:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	041b      	lsls	r3, r3, #16
 8008592:	4313      	orrs	r3, r2
 8008594:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a16      	ldr	r2, [pc, #88]	; (80085f4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d004      	beq.n	80085aa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a14      	ldr	r2, [pc, #80]	; (80085f8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d115      	bne.n	80085d6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	051b      	lsls	r3, r3, #20
 80085b6:	4313      	orrs	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	69db      	ldr	r3, [r3, #28]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	6a1b      	ldr	r3, [r3, #32]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3714      	adds	r7, #20
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr
 80085f4:	40012c00 	.word	0x40012c00
 80085f8:	40013400 	.word	0x40013400

080085fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d101      	bne.n	800864a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	e040      	b.n	80086cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800864e:	2b00      	cmp	r3, #0
 8008650:	d106      	bne.n	8008660 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f7f9 fec4 	bl	80023e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2224      	movs	r2, #36	; 0x24
 8008664:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f022 0201 	bic.w	r2, r2, #1
 8008674:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 f8b6 	bl	80087e8 <UART_SetConfig>
 800867c:	4603      	mov	r3, r0
 800867e:	2b01      	cmp	r3, #1
 8008680:	d101      	bne.n	8008686 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e022      	b.n	80086cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800868a:	2b00      	cmp	r3, #0
 800868c:	d002      	beq.n	8008694 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fa7e 	bl	8008b90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	685a      	ldr	r2, [r3, #4]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80086a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	689a      	ldr	r2, [r3, #8]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80086b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f042 0201 	orr.w	r2, r2, #1
 80086c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 fb05 	bl	8008cd4 <UART_CheckIdleState>
 80086ca:	4603      	mov	r3, r0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3708      	adds	r7, #8
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b08a      	sub	sp, #40	; 0x28
 80086d8:	af02      	add	r7, sp, #8
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	603b      	str	r3, [r7, #0]
 80086e0:	4613      	mov	r3, r2
 80086e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086e8:	2b20      	cmp	r3, #32
 80086ea:	d178      	bne.n	80087de <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d002      	beq.n	80086f8 <HAL_UART_Transmit+0x24>
 80086f2:	88fb      	ldrh	r3, [r7, #6]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d101      	bne.n	80086fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	e071      	b.n	80087e0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2200      	movs	r2, #0
 8008700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2221      	movs	r2, #33	; 0x21
 8008708:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800870a:	f7fa fb25 	bl	8002d58 <HAL_GetTick>
 800870e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	88fa      	ldrh	r2, [r7, #6]
 8008714:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	88fa      	ldrh	r2, [r7, #6]
 800871c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008728:	d108      	bne.n	800873c <HAL_UART_Transmit+0x68>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	691b      	ldr	r3, [r3, #16]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d104      	bne.n	800873c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008732:	2300      	movs	r3, #0
 8008734:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	61bb      	str	r3, [r7, #24]
 800873a:	e003      	b.n	8008744 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008740:	2300      	movs	r3, #0
 8008742:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008744:	e030      	b.n	80087a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	9300      	str	r3, [sp, #0]
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	2200      	movs	r2, #0
 800874e:	2180      	movs	r1, #128	; 0x80
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 fb67 	bl	8008e24 <UART_WaitOnFlagUntilTimeout>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d004      	beq.n	8008766 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2220      	movs	r2, #32
 8008760:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008762:	2303      	movs	r3, #3
 8008764:	e03c      	b.n	80087e0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d10b      	bne.n	8008784 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	881a      	ldrh	r2, [r3, #0]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008778:	b292      	uxth	r2, r2
 800877a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800877c:	69bb      	ldr	r3, [r7, #24]
 800877e:	3302      	adds	r3, #2
 8008780:	61bb      	str	r3, [r7, #24]
 8008782:	e008      	b.n	8008796 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	781a      	ldrb	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	b292      	uxth	r2, r2
 800878e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	3301      	adds	r3, #1
 8008794:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800879c:	b29b      	uxth	r3, r3
 800879e:	3b01      	subs	r3, #1
 80087a0:	b29a      	uxth	r2, r3
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1c8      	bne.n	8008746 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	2200      	movs	r2, #0
 80087bc:	2140      	movs	r1, #64	; 0x40
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f000 fb30 	bl	8008e24 <UART_WaitOnFlagUntilTimeout>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d004      	beq.n	80087d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2220      	movs	r2, #32
 80087ce:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80087d0:	2303      	movs	r3, #3
 80087d2:	e005      	b.n	80087e0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2220      	movs	r2, #32
 80087d8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80087da:	2300      	movs	r3, #0
 80087dc:	e000      	b.n	80087e0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80087de:	2302      	movs	r3, #2
  }
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3720      	adds	r7, #32
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087f0:	2300      	movs	r3, #0
 80087f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	689a      	ldr	r2, [r3, #8]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	431a      	orrs	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	695b      	ldr	r3, [r3, #20]
 8008802:	431a      	orrs	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	69db      	ldr	r3, [r3, #28]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008816:	f023 030c 	bic.w	r3, r3, #12
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	6812      	ldr	r2, [r2, #0]
 800881e:	6979      	ldr	r1, [r7, #20]
 8008820:	430b      	orrs	r3, r1
 8008822:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	68da      	ldr	r2, [r3, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	430a      	orrs	r2, r1
 8008838:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a1b      	ldr	r3, [r3, #32]
 8008844:	697a      	ldr	r2, [r7, #20]
 8008846:	4313      	orrs	r3, r2
 8008848:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	697a      	ldr	r2, [r7, #20]
 800885a:	430a      	orrs	r2, r1
 800885c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4aa7      	ldr	r2, [pc, #668]	; (8008b00 <UART_SetConfig+0x318>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d120      	bne.n	80088aa <UART_SetConfig+0xc2>
 8008868:	4ba6      	ldr	r3, [pc, #664]	; (8008b04 <UART_SetConfig+0x31c>)
 800886a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800886c:	f003 0303 	and.w	r3, r3, #3
 8008870:	2b03      	cmp	r3, #3
 8008872:	d817      	bhi.n	80088a4 <UART_SetConfig+0xbc>
 8008874:	a201      	add	r2, pc, #4	; (adr r2, 800887c <UART_SetConfig+0x94>)
 8008876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887a:	bf00      	nop
 800887c:	0800888d 	.word	0x0800888d
 8008880:	08008899 	.word	0x08008899
 8008884:	0800889f 	.word	0x0800889f
 8008888:	08008893 	.word	0x08008893
 800888c:	2301      	movs	r3, #1
 800888e:	77fb      	strb	r3, [r7, #31]
 8008890:	e0b5      	b.n	80089fe <UART_SetConfig+0x216>
 8008892:	2302      	movs	r3, #2
 8008894:	77fb      	strb	r3, [r7, #31]
 8008896:	e0b2      	b.n	80089fe <UART_SetConfig+0x216>
 8008898:	2304      	movs	r3, #4
 800889a:	77fb      	strb	r3, [r7, #31]
 800889c:	e0af      	b.n	80089fe <UART_SetConfig+0x216>
 800889e:	2308      	movs	r3, #8
 80088a0:	77fb      	strb	r3, [r7, #31]
 80088a2:	e0ac      	b.n	80089fe <UART_SetConfig+0x216>
 80088a4:	2310      	movs	r3, #16
 80088a6:	77fb      	strb	r3, [r7, #31]
 80088a8:	e0a9      	b.n	80089fe <UART_SetConfig+0x216>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a96      	ldr	r2, [pc, #600]	; (8008b08 <UART_SetConfig+0x320>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d124      	bne.n	80088fe <UART_SetConfig+0x116>
 80088b4:	4b93      	ldr	r3, [pc, #588]	; (8008b04 <UART_SetConfig+0x31c>)
 80088b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80088bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80088c0:	d011      	beq.n	80088e6 <UART_SetConfig+0xfe>
 80088c2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80088c6:	d817      	bhi.n	80088f8 <UART_SetConfig+0x110>
 80088c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088cc:	d011      	beq.n	80088f2 <UART_SetConfig+0x10a>
 80088ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088d2:	d811      	bhi.n	80088f8 <UART_SetConfig+0x110>
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d003      	beq.n	80088e0 <UART_SetConfig+0xf8>
 80088d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088dc:	d006      	beq.n	80088ec <UART_SetConfig+0x104>
 80088de:	e00b      	b.n	80088f8 <UART_SetConfig+0x110>
 80088e0:	2300      	movs	r3, #0
 80088e2:	77fb      	strb	r3, [r7, #31]
 80088e4:	e08b      	b.n	80089fe <UART_SetConfig+0x216>
 80088e6:	2302      	movs	r3, #2
 80088e8:	77fb      	strb	r3, [r7, #31]
 80088ea:	e088      	b.n	80089fe <UART_SetConfig+0x216>
 80088ec:	2304      	movs	r3, #4
 80088ee:	77fb      	strb	r3, [r7, #31]
 80088f0:	e085      	b.n	80089fe <UART_SetConfig+0x216>
 80088f2:	2308      	movs	r3, #8
 80088f4:	77fb      	strb	r3, [r7, #31]
 80088f6:	e082      	b.n	80089fe <UART_SetConfig+0x216>
 80088f8:	2310      	movs	r3, #16
 80088fa:	77fb      	strb	r3, [r7, #31]
 80088fc:	e07f      	b.n	80089fe <UART_SetConfig+0x216>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a82      	ldr	r2, [pc, #520]	; (8008b0c <UART_SetConfig+0x324>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d124      	bne.n	8008952 <UART_SetConfig+0x16a>
 8008908:	4b7e      	ldr	r3, [pc, #504]	; (8008b04 <UART_SetConfig+0x31c>)
 800890a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800890c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008910:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008914:	d011      	beq.n	800893a <UART_SetConfig+0x152>
 8008916:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800891a:	d817      	bhi.n	800894c <UART_SetConfig+0x164>
 800891c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008920:	d011      	beq.n	8008946 <UART_SetConfig+0x15e>
 8008922:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008926:	d811      	bhi.n	800894c <UART_SetConfig+0x164>
 8008928:	2b00      	cmp	r3, #0
 800892a:	d003      	beq.n	8008934 <UART_SetConfig+0x14c>
 800892c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008930:	d006      	beq.n	8008940 <UART_SetConfig+0x158>
 8008932:	e00b      	b.n	800894c <UART_SetConfig+0x164>
 8008934:	2300      	movs	r3, #0
 8008936:	77fb      	strb	r3, [r7, #31]
 8008938:	e061      	b.n	80089fe <UART_SetConfig+0x216>
 800893a:	2302      	movs	r3, #2
 800893c:	77fb      	strb	r3, [r7, #31]
 800893e:	e05e      	b.n	80089fe <UART_SetConfig+0x216>
 8008940:	2304      	movs	r3, #4
 8008942:	77fb      	strb	r3, [r7, #31]
 8008944:	e05b      	b.n	80089fe <UART_SetConfig+0x216>
 8008946:	2308      	movs	r3, #8
 8008948:	77fb      	strb	r3, [r7, #31]
 800894a:	e058      	b.n	80089fe <UART_SetConfig+0x216>
 800894c:	2310      	movs	r3, #16
 800894e:	77fb      	strb	r3, [r7, #31]
 8008950:	e055      	b.n	80089fe <UART_SetConfig+0x216>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a6e      	ldr	r2, [pc, #440]	; (8008b10 <UART_SetConfig+0x328>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d124      	bne.n	80089a6 <UART_SetConfig+0x1be>
 800895c:	4b69      	ldr	r3, [pc, #420]	; (8008b04 <UART_SetConfig+0x31c>)
 800895e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008960:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008964:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008968:	d011      	beq.n	800898e <UART_SetConfig+0x1a6>
 800896a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800896e:	d817      	bhi.n	80089a0 <UART_SetConfig+0x1b8>
 8008970:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008974:	d011      	beq.n	800899a <UART_SetConfig+0x1b2>
 8008976:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800897a:	d811      	bhi.n	80089a0 <UART_SetConfig+0x1b8>
 800897c:	2b00      	cmp	r3, #0
 800897e:	d003      	beq.n	8008988 <UART_SetConfig+0x1a0>
 8008980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008984:	d006      	beq.n	8008994 <UART_SetConfig+0x1ac>
 8008986:	e00b      	b.n	80089a0 <UART_SetConfig+0x1b8>
 8008988:	2300      	movs	r3, #0
 800898a:	77fb      	strb	r3, [r7, #31]
 800898c:	e037      	b.n	80089fe <UART_SetConfig+0x216>
 800898e:	2302      	movs	r3, #2
 8008990:	77fb      	strb	r3, [r7, #31]
 8008992:	e034      	b.n	80089fe <UART_SetConfig+0x216>
 8008994:	2304      	movs	r3, #4
 8008996:	77fb      	strb	r3, [r7, #31]
 8008998:	e031      	b.n	80089fe <UART_SetConfig+0x216>
 800899a:	2308      	movs	r3, #8
 800899c:	77fb      	strb	r3, [r7, #31]
 800899e:	e02e      	b.n	80089fe <UART_SetConfig+0x216>
 80089a0:	2310      	movs	r3, #16
 80089a2:	77fb      	strb	r3, [r7, #31]
 80089a4:	e02b      	b.n	80089fe <UART_SetConfig+0x216>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a5a      	ldr	r2, [pc, #360]	; (8008b14 <UART_SetConfig+0x32c>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d124      	bne.n	80089fa <UART_SetConfig+0x212>
 80089b0:	4b54      	ldr	r3, [pc, #336]	; (8008b04 <UART_SetConfig+0x31c>)
 80089b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80089b8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80089bc:	d011      	beq.n	80089e2 <UART_SetConfig+0x1fa>
 80089be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80089c2:	d817      	bhi.n	80089f4 <UART_SetConfig+0x20c>
 80089c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80089c8:	d011      	beq.n	80089ee <UART_SetConfig+0x206>
 80089ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80089ce:	d811      	bhi.n	80089f4 <UART_SetConfig+0x20c>
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d003      	beq.n	80089dc <UART_SetConfig+0x1f4>
 80089d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80089d8:	d006      	beq.n	80089e8 <UART_SetConfig+0x200>
 80089da:	e00b      	b.n	80089f4 <UART_SetConfig+0x20c>
 80089dc:	2300      	movs	r3, #0
 80089de:	77fb      	strb	r3, [r7, #31]
 80089e0:	e00d      	b.n	80089fe <UART_SetConfig+0x216>
 80089e2:	2302      	movs	r3, #2
 80089e4:	77fb      	strb	r3, [r7, #31]
 80089e6:	e00a      	b.n	80089fe <UART_SetConfig+0x216>
 80089e8:	2304      	movs	r3, #4
 80089ea:	77fb      	strb	r3, [r7, #31]
 80089ec:	e007      	b.n	80089fe <UART_SetConfig+0x216>
 80089ee:	2308      	movs	r3, #8
 80089f0:	77fb      	strb	r3, [r7, #31]
 80089f2:	e004      	b.n	80089fe <UART_SetConfig+0x216>
 80089f4:	2310      	movs	r3, #16
 80089f6:	77fb      	strb	r3, [r7, #31]
 80089f8:	e001      	b.n	80089fe <UART_SetConfig+0x216>
 80089fa:	2310      	movs	r3, #16
 80089fc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	69db      	ldr	r3, [r3, #28]
 8008a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a06:	d15b      	bne.n	8008ac0 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8008a08:	7ffb      	ldrb	r3, [r7, #31]
 8008a0a:	2b08      	cmp	r3, #8
 8008a0c:	d827      	bhi.n	8008a5e <UART_SetConfig+0x276>
 8008a0e:	a201      	add	r2, pc, #4	; (adr r2, 8008a14 <UART_SetConfig+0x22c>)
 8008a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a14:	08008a39 	.word	0x08008a39
 8008a18:	08008a41 	.word	0x08008a41
 8008a1c:	08008a49 	.word	0x08008a49
 8008a20:	08008a5f 	.word	0x08008a5f
 8008a24:	08008a4f 	.word	0x08008a4f
 8008a28:	08008a5f 	.word	0x08008a5f
 8008a2c:	08008a5f 	.word	0x08008a5f
 8008a30:	08008a5f 	.word	0x08008a5f
 8008a34:	08008a57 	.word	0x08008a57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a38:	f7fe f90e 	bl	8006c58 <HAL_RCC_GetPCLK1Freq>
 8008a3c:	61b8      	str	r0, [r7, #24]
        break;
 8008a3e:	e013      	b.n	8008a68 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a40:	f7fe f92c 	bl	8006c9c <HAL_RCC_GetPCLK2Freq>
 8008a44:	61b8      	str	r0, [r7, #24]
        break;
 8008a46:	e00f      	b.n	8008a68 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a48:	4b33      	ldr	r3, [pc, #204]	; (8008b18 <UART_SetConfig+0x330>)
 8008a4a:	61bb      	str	r3, [r7, #24]
        break;
 8008a4c:	e00c      	b.n	8008a68 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a4e:	f7fe f88d 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8008a52:	61b8      	str	r0, [r7, #24]
        break;
 8008a54:	e008      	b.n	8008a68 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a5a:	61bb      	str	r3, [r7, #24]
        break;
 8008a5c:	e004      	b.n	8008a68 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008a62:	2301      	movs	r3, #1
 8008a64:	77bb      	strb	r3, [r7, #30]
        break;
 8008a66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a68:	69bb      	ldr	r3, [r7, #24]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 8082 	beq.w	8008b74 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	005a      	lsls	r2, r3, #1
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	085b      	lsrs	r3, r3, #1
 8008a7a:	441a      	add	r2, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	2b0f      	cmp	r3, #15
 8008a8a:	d916      	bls.n	8008aba <UART_SetConfig+0x2d2>
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a92:	d212      	bcs.n	8008aba <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	f023 030f 	bic.w	r3, r3, #15
 8008a9c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	085b      	lsrs	r3, r3, #1
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	f003 0307 	and.w	r3, r3, #7
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	89fb      	ldrh	r3, [r7, #14]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	89fa      	ldrh	r2, [r7, #14]
 8008ab6:	60da      	str	r2, [r3, #12]
 8008ab8:	e05c      	b.n	8008b74 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	77bb      	strb	r3, [r7, #30]
 8008abe:	e059      	b.n	8008b74 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ac0:	7ffb      	ldrb	r3, [r7, #31]
 8008ac2:	2b08      	cmp	r3, #8
 8008ac4:	d835      	bhi.n	8008b32 <UART_SetConfig+0x34a>
 8008ac6:	a201      	add	r2, pc, #4	; (adr r2, 8008acc <UART_SetConfig+0x2e4>)
 8008ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008acc:	08008af1 	.word	0x08008af1
 8008ad0:	08008af9 	.word	0x08008af9
 8008ad4:	08008b1d 	.word	0x08008b1d
 8008ad8:	08008b33 	.word	0x08008b33
 8008adc:	08008b23 	.word	0x08008b23
 8008ae0:	08008b33 	.word	0x08008b33
 8008ae4:	08008b33 	.word	0x08008b33
 8008ae8:	08008b33 	.word	0x08008b33
 8008aec:	08008b2b 	.word	0x08008b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008af0:	f7fe f8b2 	bl	8006c58 <HAL_RCC_GetPCLK1Freq>
 8008af4:	61b8      	str	r0, [r7, #24]
        break;
 8008af6:	e021      	b.n	8008b3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008af8:	f7fe f8d0 	bl	8006c9c <HAL_RCC_GetPCLK2Freq>
 8008afc:	61b8      	str	r0, [r7, #24]
        break;
 8008afe:	e01d      	b.n	8008b3c <UART_SetConfig+0x354>
 8008b00:	40013800 	.word	0x40013800
 8008b04:	40021000 	.word	0x40021000
 8008b08:	40004400 	.word	0x40004400
 8008b0c:	40004800 	.word	0x40004800
 8008b10:	40004c00 	.word	0x40004c00
 8008b14:	40005000 	.word	0x40005000
 8008b18:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b1c:	4b1b      	ldr	r3, [pc, #108]	; (8008b8c <UART_SetConfig+0x3a4>)
 8008b1e:	61bb      	str	r3, [r7, #24]
        break;
 8008b20:	e00c      	b.n	8008b3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b22:	f7fe f823 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8008b26:	61b8      	str	r0, [r7, #24]
        break;
 8008b28:	e008      	b.n	8008b3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b2e:	61bb      	str	r3, [r7, #24]
        break;
 8008b30:	e004      	b.n	8008b3c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	77bb      	strb	r3, [r7, #30]
        break;
 8008b3a:	bf00      	nop
    }

    if (pclk != 0U)
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d018      	beq.n	8008b74 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	085a      	lsrs	r2, r3, #1
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	441a      	add	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	2b0f      	cmp	r3, #15
 8008b5a:	d909      	bls.n	8008b70 <UART_SetConfig+0x388>
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b62:	d205      	bcs.n	8008b70 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	60da      	str	r2, [r3, #12]
 8008b6e:	e001      	b.n	8008b74 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008b80:	7fbb      	ldrb	r3, [r7, #30]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3720      	adds	r7, #32
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	007a1200 	.word	0x007a1200

08008b90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00a      	beq.n	8008bba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	430a      	orrs	r2, r1
 8008bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bbe:	f003 0302 	and.w	r3, r3, #2
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00a      	beq.n	8008bdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	430a      	orrs	r2, r1
 8008bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be0:	f003 0304 	and.w	r3, r3, #4
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d00a      	beq.n	8008bfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	430a      	orrs	r2, r1
 8008bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c02:	f003 0308 	and.w	r3, r3, #8
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00a      	beq.n	8008c20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	430a      	orrs	r2, r1
 8008c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c24:	f003 0310 	and.w	r3, r3, #16
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00a      	beq.n	8008c42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	430a      	orrs	r2, r1
 8008c40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c46:	f003 0320 	and.w	r3, r3, #32
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00a      	beq.n	8008c64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d01a      	beq.n	8008ca6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	430a      	orrs	r2, r1
 8008c84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c8e:	d10a      	bne.n	8008ca6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00a      	beq.n	8008cc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	605a      	str	r2, [r3, #4]
  }
}
 8008cc8:	bf00      	nop
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b098      	sub	sp, #96	; 0x60
 8008cd8:	af02      	add	r7, sp, #8
 8008cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ce4:	f7fa f838 	bl	8002d58 <HAL_GetTick>
 8008ce8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 0308 	and.w	r3, r3, #8
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d12e      	bne.n	8008d56 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cf8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cfc:	9300      	str	r3, [sp, #0]
 8008cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d00:	2200      	movs	r2, #0
 8008d02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f88c 	bl	8008e24 <UART_WaitOnFlagUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d021      	beq.n	8008d56 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d26:	653b      	str	r3, [r7, #80]	; 0x50
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d30:	647b      	str	r3, [r7, #68]	; 0x44
 8008d32:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d34:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008d36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d38:	e841 2300 	strex	r3, r2, [r1]
 8008d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008d3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1e6      	bne.n	8008d12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2220      	movs	r2, #32
 8008d48:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d52:	2303      	movs	r3, #3
 8008d54:	e062      	b.n	8008e1c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 0304 	and.w	r3, r3, #4
 8008d60:	2b04      	cmp	r3, #4
 8008d62:	d149      	bne.n	8008df8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d68:	9300      	str	r3, [sp, #0]
 8008d6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f856 	bl	8008e24 <UART_WaitOnFlagUntilTimeout>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d03c      	beq.n	8008df8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	e853 3f00 	ldrex	r3, [r3]
 8008d8a:	623b      	str	r3, [r7, #32]
   return(result);
 8008d8c:	6a3b      	ldr	r3, [r7, #32]
 8008d8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	461a      	mov	r2, r3
 8008d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d9c:	633b      	str	r3, [r7, #48]	; 0x30
 8008d9e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008da2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008da4:	e841 2300 	strex	r3, r2, [r1]
 8008da8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d1e6      	bne.n	8008d7e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	3308      	adds	r3, #8
 8008db6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	e853 3f00 	ldrex	r3, [r3]
 8008dbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f023 0301 	bic.w	r3, r3, #1
 8008dc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	3308      	adds	r3, #8
 8008dce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dd0:	61fa      	str	r2, [r7, #28]
 8008dd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd4:	69b9      	ldr	r1, [r7, #24]
 8008dd6:	69fa      	ldr	r2, [r7, #28]
 8008dd8:	e841 2300 	strex	r3, r2, [r1]
 8008ddc:	617b      	str	r3, [r7, #20]
   return(result);
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1e5      	bne.n	8008db0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2220      	movs	r2, #32
 8008de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008df4:	2303      	movs	r3, #3
 8008df6:	e011      	b.n	8008e1c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2220      	movs	r2, #32
 8008e02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3758      	adds	r7, #88	; 0x58
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}

08008e24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	603b      	str	r3, [r7, #0]
 8008e30:	4613      	mov	r3, r2
 8008e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e34:	e049      	b.n	8008eca <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e3c:	d045      	beq.n	8008eca <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e3e:	f7f9 ff8b 	bl	8002d58 <HAL_GetTick>
 8008e42:	4602      	mov	r2, r0
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	1ad3      	subs	r3, r2, r3
 8008e48:	69ba      	ldr	r2, [r7, #24]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d302      	bcc.n	8008e54 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d101      	bne.n	8008e58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e54:	2303      	movs	r3, #3
 8008e56:	e048      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f003 0304 	and.w	r3, r3, #4
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d031      	beq.n	8008eca <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	69db      	ldr	r3, [r3, #28]
 8008e6c:	f003 0308 	and.w	r3, r3, #8
 8008e70:	2b08      	cmp	r3, #8
 8008e72:	d110      	bne.n	8008e96 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2208      	movs	r2, #8
 8008e7a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008e7c:	68f8      	ldr	r0, [r7, #12]
 8008e7e:	f000 f838 	bl	8008ef2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2208      	movs	r2, #8
 8008e86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e029      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ea0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ea4:	d111      	bne.n	8008eca <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008eae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	f000 f81e 	bl	8008ef2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e00f      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	69da      	ldr	r2, [r3, #28]
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	bf0c      	ite	eq
 8008eda:	2301      	moveq	r3, #1
 8008edc:	2300      	movne	r3, #0
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	79fb      	ldrb	r3, [r7, #7]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d0a6      	beq.n	8008e36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ef2:	b480      	push	{r7}
 8008ef4:	b095      	sub	sp, #84	; 0x54
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f02:	e853 3f00 	ldrex	r3, [r3]
 8008f06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	461a      	mov	r2, r3
 8008f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f18:	643b      	str	r3, [r7, #64]	; 0x40
 8008f1a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008f1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008f20:	e841 2300 	strex	r3, r2, [r1]
 8008f24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1e6      	bne.n	8008efa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	3308      	adds	r3, #8
 8008f32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f34:	6a3b      	ldr	r3, [r7, #32]
 8008f36:	e853 3f00 	ldrex	r3, [r3]
 8008f3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	f023 0301 	bic.w	r3, r3, #1
 8008f42:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	3308      	adds	r3, #8
 8008f4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f54:	e841 2300 	strex	r3, r2, [r1]
 8008f58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1e5      	bne.n	8008f2c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d118      	bne.n	8008f9a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	f023 0310 	bic.w	r3, r3, #16
 8008f7c:	647b      	str	r3, [r7, #68]	; 0x44
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	461a      	mov	r2, r3
 8008f84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f86:	61bb      	str	r3, [r7, #24]
 8008f88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	6979      	ldr	r1, [r7, #20]
 8008f8c:	69ba      	ldr	r2, [r7, #24]
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	613b      	str	r3, [r7, #16]
   return(result);
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e6      	bne.n	8008f68 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2220      	movs	r2, #32
 8008f9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2200      	movs	r2, #0
 8008fac:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008fae:	bf00      	nop
 8008fb0:	3754      	adds	r7, #84	; 0x54
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008fba:	b480      	push	{r7}
 8008fbc:	b085      	sub	sp, #20
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008fca:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008fce:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	b29a      	uxth	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3714      	adds	r7, #20
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b085      	sub	sp, #20
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008ff0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008ff4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008ffc:	b29a      	uxth	r2, r3
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	b29b      	uxth	r3, r3
 8009002:	43db      	mvns	r3, r3
 8009004:	b29b      	uxth	r3, r3
 8009006:	4013      	ands	r3, r2
 8009008:	b29a      	uxth	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009010:	2300      	movs	r3, #0
}
 8009012:	4618      	mov	r0, r3
 8009014:	3714      	adds	r7, #20
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800901e:	b084      	sub	sp, #16
 8009020:	b480      	push	{r7}
 8009022:	b083      	sub	sp, #12
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
 8009028:	f107 0014 	add.w	r0, r7, #20
 800902c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2200      	movs	r2, #0
 800904c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	370c      	adds	r7, #12
 8009056:	46bd      	mov	sp, r7
 8009058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905c:	b004      	add	sp, #16
 800905e:	4770      	bx	lr

08009060 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009060:	b480      	push	{r7}
 8009062:	b09d      	sub	sp, #116	; 0x74
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
 8009068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800906a:	2300      	movs	r3, #0
 800906c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	4413      	add	r3, r2
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	b29b      	uxth	r3, r3
 800907e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8009082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009086:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	78db      	ldrb	r3, [r3, #3]
 800908e:	2b03      	cmp	r3, #3
 8009090:	d81f      	bhi.n	80090d2 <USB_ActivateEndpoint+0x72>
 8009092:	a201      	add	r2, pc, #4	; (adr r2, 8009098 <USB_ActivateEndpoint+0x38>)
 8009094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009098:	080090a9 	.word	0x080090a9
 800909c:	080090c5 	.word	0x080090c5
 80090a0:	080090db 	.word	0x080090db
 80090a4:	080090b7 	.word	0x080090b7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80090a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80090ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80090b0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80090b4:	e012      	b.n	80090dc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80090b6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80090ba:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80090be:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80090c2:	e00b      	b.n	80090dc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80090c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80090c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80090cc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80090d0:	e004      	b.n	80090dc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80090d8:	e000      	b.n	80090dc <USB_ActivateEndpoint+0x7c>
      break;
 80090da:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	441a      	add	r2, r3
 80090e6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80090ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80090ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80090fe:	687a      	ldr	r2, [r7, #4]
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	781b      	ldrb	r3, [r3, #0]
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	4413      	add	r3, r2
 8009108:	881b      	ldrh	r3, [r3, #0]
 800910a:	b29b      	uxth	r3, r3
 800910c:	b21b      	sxth	r3, r3
 800910e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009116:	b21a      	sxth	r2, r3
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	b21b      	sxth	r3, r3
 800911e:	4313      	orrs	r3, r2
 8009120:	b21b      	sxth	r3, r3
 8009122:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	441a      	add	r2, r3
 8009130:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8009134:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009138:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800913c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009144:	b29b      	uxth	r3, r3
 8009146:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	7b1b      	ldrb	r3, [r3, #12]
 800914c:	2b00      	cmp	r3, #0
 800914e:	f040 8178 	bne.w	8009442 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	785b      	ldrb	r3, [r3, #1]
 8009156:	2b00      	cmp	r3, #0
 8009158:	f000 8084 	beq.w	8009264 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	61bb      	str	r3, [r7, #24]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009166:	b29b      	uxth	r3, r3
 8009168:	461a      	mov	r2, r3
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	4413      	add	r3, r2
 800916e:	61bb      	str	r3, [r7, #24]
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	011a      	lsls	r2, r3, #4
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	4413      	add	r3, r2
 800917a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800917e:	617b      	str	r3, [r7, #20]
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	88db      	ldrh	r3, [r3, #6]
 8009184:	085b      	lsrs	r3, r3, #1
 8009186:	b29b      	uxth	r3, r3
 8009188:	005b      	lsls	r3, r3, #1
 800918a:	b29a      	uxth	r2, r3
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	4413      	add	r3, r2
 800919a:	881b      	ldrh	r3, [r3, #0]
 800919c:	827b      	strh	r3, [r7, #18]
 800919e:	8a7b      	ldrh	r3, [r7, #18]
 80091a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d01b      	beq.n	80091e0 <USB_ActivateEndpoint+0x180>
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4413      	add	r3, r2
 80091b2:	881b      	ldrh	r3, [r3, #0]
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091be:	823b      	strh	r3, [r7, #16]
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	441a      	add	r2, r3
 80091ca:	8a3b      	ldrh	r3, [r7, #16]
 80091cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80091d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80091d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80091dc:	b29b      	uxth	r3, r3
 80091de:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	78db      	ldrb	r3, [r3, #3]
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d020      	beq.n	800922a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	4413      	add	r3, r2
 80091f2:	881b      	ldrh	r3, [r3, #0]
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091fe:	81bb      	strh	r3, [r7, #12]
 8009200:	89bb      	ldrh	r3, [r7, #12]
 8009202:	f083 0320 	eor.w	r3, r3, #32
 8009206:	81bb      	strh	r3, [r7, #12]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	441a      	add	r2, r3
 8009212:	89bb      	ldrh	r3, [r7, #12]
 8009214:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009218:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800921c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009224:	b29b      	uxth	r3, r3
 8009226:	8013      	strh	r3, [r2, #0]
 8009228:	e2d5      	b.n	80097d6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	4413      	add	r3, r2
 8009234:	881b      	ldrh	r3, [r3, #0]
 8009236:	b29b      	uxth	r3, r3
 8009238:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800923c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009240:	81fb      	strh	r3, [r7, #14]
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	441a      	add	r2, r3
 800924c:	89fb      	ldrh	r3, [r7, #14]
 800924e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009252:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800925a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800925e:	b29b      	uxth	r3, r3
 8009260:	8013      	strh	r3, [r2, #0]
 8009262:	e2b8      	b.n	80097d6 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	633b      	str	r3, [r7, #48]	; 0x30
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800926e:	b29b      	uxth	r3, r3
 8009270:	461a      	mov	r2, r3
 8009272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009274:	4413      	add	r3, r2
 8009276:	633b      	str	r3, [r7, #48]	; 0x30
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	011a      	lsls	r2, r3, #4
 800927e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009280:	4413      	add	r3, r2
 8009282:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8009286:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	88db      	ldrh	r3, [r3, #6]
 800928c:	085b      	lsrs	r3, r3, #1
 800928e:	b29b      	uxth	r3, r3
 8009290:	005b      	lsls	r3, r3, #1
 8009292:	b29a      	uxth	r2, r3
 8009294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009296:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	62bb      	str	r3, [r7, #40]	; 0x28
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	461a      	mov	r2, r3
 80092a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a8:	4413      	add	r3, r2
 80092aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	781b      	ldrb	r3, [r3, #0]
 80092b0:	011a      	lsls	r2, r3, #4
 80092b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b4:	4413      	add	r3, r2
 80092b6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092ba:	627b      	str	r3, [r7, #36]	; 0x24
 80092bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092be:	881b      	ldrh	r3, [r3, #0]
 80092c0:	b29b      	uxth	r3, r3
 80092c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092c6:	b29a      	uxth	r2, r3
 80092c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ca:	801a      	strh	r2, [r3, #0]
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	691b      	ldr	r3, [r3, #16]
 80092d0:	2b3e      	cmp	r3, #62	; 0x3e
 80092d2:	d91d      	bls.n	8009310 <USB_ActivateEndpoint+0x2b0>
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	095b      	lsrs	r3, r3, #5
 80092da:	66bb      	str	r3, [r7, #104]	; 0x68
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	691b      	ldr	r3, [r3, #16]
 80092e0:	f003 031f 	and.w	r3, r3, #31
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d102      	bne.n	80092ee <USB_ActivateEndpoint+0x28e>
 80092e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092ea:	3b01      	subs	r3, #1
 80092ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80092ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f0:	881b      	ldrh	r3, [r3, #0]
 80092f2:	b29a      	uxth	r2, r3
 80092f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	029b      	lsls	r3, r3, #10
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	4313      	orrs	r3, r2
 80092fe:	b29b      	uxth	r3, r3
 8009300:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009304:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009308:	b29a      	uxth	r2, r3
 800930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930c:	801a      	strh	r2, [r3, #0]
 800930e:	e026      	b.n	800935e <USB_ActivateEndpoint+0x2fe>
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10a      	bne.n	800932e <USB_ActivateEndpoint+0x2ce>
 8009318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800931a:	881b      	ldrh	r3, [r3, #0]
 800931c:	b29b      	uxth	r3, r3
 800931e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009326:	b29a      	uxth	r2, r3
 8009328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932a:	801a      	strh	r2, [r3, #0]
 800932c:	e017      	b.n	800935e <USB_ActivateEndpoint+0x2fe>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	691b      	ldr	r3, [r3, #16]
 8009332:	085b      	lsrs	r3, r3, #1
 8009334:	66bb      	str	r3, [r7, #104]	; 0x68
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	f003 0301 	and.w	r3, r3, #1
 800933e:	2b00      	cmp	r3, #0
 8009340:	d002      	beq.n	8009348 <USB_ActivateEndpoint+0x2e8>
 8009342:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009344:	3301      	adds	r3, #1
 8009346:	66bb      	str	r3, [r7, #104]	; 0x68
 8009348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800934a:	881b      	ldrh	r3, [r3, #0]
 800934c:	b29a      	uxth	r2, r3
 800934e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009350:	b29b      	uxth	r3, r3
 8009352:	029b      	lsls	r3, r3, #10
 8009354:	b29b      	uxth	r3, r3
 8009356:	4313      	orrs	r3, r2
 8009358:	b29a      	uxth	r2, r3
 800935a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	4413      	add	r3, r2
 8009368:	881b      	ldrh	r3, [r3, #0]
 800936a:	847b      	strh	r3, [r7, #34]	; 0x22
 800936c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800936e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009372:	2b00      	cmp	r3, #0
 8009374:	d01b      	beq.n	80093ae <USB_ActivateEndpoint+0x34e>
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	4413      	add	r3, r2
 8009380:	881b      	ldrh	r3, [r3, #0]
 8009382:	b29b      	uxth	r3, r3
 8009384:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800938c:	843b      	strh	r3, [r7, #32]
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	441a      	add	r2, r3
 8009398:	8c3b      	ldrh	r3, [r7, #32]
 800939a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800939e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80093a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d124      	bne.n	8009400 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	881b      	ldrh	r3, [r3, #0]
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80093c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093cc:	83bb      	strh	r3, [r7, #28]
 80093ce:	8bbb      	ldrh	r3, [r7, #28]
 80093d0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80093d4:	83bb      	strh	r3, [r7, #28]
 80093d6:	8bbb      	ldrh	r3, [r7, #28]
 80093d8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80093dc:	83bb      	strh	r3, [r7, #28]
 80093de:	687a      	ldr	r2, [r7, #4]
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	441a      	add	r2, r3
 80093e8:	8bbb      	ldrh	r3, [r7, #28]
 80093ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	8013      	strh	r3, [r2, #0]
 80093fe:	e1ea      	b.n	80097d6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	4413      	add	r3, r2
 800940a:	881b      	ldrh	r3, [r3, #0]
 800940c:	b29b      	uxth	r3, r3
 800940e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009416:	83fb      	strh	r3, [r7, #30]
 8009418:	8bfb      	ldrh	r3, [r7, #30]
 800941a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800941e:	83fb      	strh	r3, [r7, #30]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	009b      	lsls	r3, r3, #2
 8009428:	441a      	add	r2, r3
 800942a:	8bfb      	ldrh	r3, [r7, #30]
 800942c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009430:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800943c:	b29b      	uxth	r3, r3
 800943e:	8013      	strh	r3, [r2, #0]
 8009440:	e1c9      	b.n	80097d6 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	78db      	ldrb	r3, [r3, #3]
 8009446:	2b02      	cmp	r3, #2
 8009448:	d11e      	bne.n	8009488 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	b29b      	uxth	r3, r3
 8009458:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800945c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009460:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	441a      	add	r2, r3
 800946e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8009472:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009476:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800947a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800947e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009482:	b29b      	uxth	r3, r3
 8009484:	8013      	strh	r3, [r2, #0]
 8009486:	e01d      	b.n	80094c4 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	4413      	add	r3, r2
 8009492:	881b      	ldrh	r3, [r3, #0]
 8009494:	b29b      	uxth	r3, r3
 8009496:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800949a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800949e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	441a      	add	r2, r3
 80094ac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80094b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80094b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	461a      	mov	r2, r3
 80094d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094d4:	4413      	add	r3, r2
 80094d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	011a      	lsls	r2, r3, #4
 80094de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094e0:	4413      	add	r3, r2
 80094e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094e6:	65bb      	str	r3, [r7, #88]	; 0x58
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	891b      	ldrh	r3, [r3, #8]
 80094ec:	085b      	lsrs	r3, r3, #1
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	005b      	lsls	r3, r3, #1
 80094f2:	b29a      	uxth	r2, r3
 80094f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80094f6:	801a      	strh	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	657b      	str	r3, [r7, #84]	; 0x54
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009502:	b29b      	uxth	r3, r3
 8009504:	461a      	mov	r2, r3
 8009506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009508:	4413      	add	r3, r2
 800950a:	657b      	str	r3, [r7, #84]	; 0x54
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	011a      	lsls	r2, r3, #4
 8009512:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009514:	4413      	add	r3, r2
 8009516:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800951a:	653b      	str	r3, [r7, #80]	; 0x50
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	895b      	ldrh	r3, [r3, #10]
 8009520:	085b      	lsrs	r3, r3, #1
 8009522:	b29b      	uxth	r3, r3
 8009524:	005b      	lsls	r3, r3, #1
 8009526:	b29a      	uxth	r2, r3
 8009528:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800952a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	785b      	ldrb	r3, [r3, #1]
 8009530:	2b00      	cmp	r3, #0
 8009532:	f040 8093 	bne.w	800965c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	881b      	ldrh	r3, [r3, #0]
 8009542:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009546:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800954a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800954e:	2b00      	cmp	r3, #0
 8009550:	d01b      	beq.n	800958a <USB_ActivateEndpoint+0x52a>
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	4413      	add	r3, r2
 800955c:	881b      	ldrh	r3, [r3, #0]
 800955e:	b29b      	uxth	r3, r3
 8009560:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009568:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	441a      	add	r2, r3
 8009574:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009576:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800957a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800957e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009582:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009586:	b29b      	uxth	r3, r3
 8009588:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4413      	add	r3, r2
 8009594:	881b      	ldrh	r3, [r3, #0]
 8009596:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009598:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800959a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d01b      	beq.n	80095da <USB_ActivateEndpoint+0x57a>
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	4413      	add	r3, r2
 80095ac:	881b      	ldrh	r3, [r3, #0]
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095b8:	877b      	strh	r3, [r7, #58]	; 0x3a
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	441a      	add	r2, r3
 80095c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80095c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	4413      	add	r3, r2
 80095e4:	881b      	ldrh	r3, [r3, #0]
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095f0:	873b      	strh	r3, [r7, #56]	; 0x38
 80095f2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80095f4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80095f8:	873b      	strh	r3, [r7, #56]	; 0x38
 80095fa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80095fc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009600:	873b      	strh	r3, [r7, #56]	; 0x38
 8009602:	687a      	ldr	r2, [r7, #4]
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	441a      	add	r2, r3
 800960c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800960e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009612:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009616:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800961a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800961e:	b29b      	uxth	r3, r3
 8009620:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009622:	687a      	ldr	r2, [r7, #4]
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	4413      	add	r3, r2
 800962c:	881b      	ldrh	r3, [r3, #0]
 800962e:	b29b      	uxth	r3, r3
 8009630:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009634:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009638:	86fb      	strh	r3, [r7, #54]	; 0x36
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	441a      	add	r2, r3
 8009644:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009646:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800964a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800964e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009656:	b29b      	uxth	r3, r3
 8009658:	8013      	strh	r3, [r2, #0]
 800965a:	e0bc      	b.n	80097d6 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4413      	add	r3, r2
 8009666:	881b      	ldrh	r3, [r3, #0]
 8009668:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800966c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009670:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009674:	2b00      	cmp	r3, #0
 8009676:	d01d      	beq.n	80096b4 <USB_ActivateEndpoint+0x654>
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	881b      	ldrh	r3, [r3, #0]
 8009684:	b29b      	uxth	r3, r3
 8009686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800968a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800968e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	441a      	add	r2, r3
 800969c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80096a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80096ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	781b      	ldrb	r3, [r3, #0]
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	4413      	add	r3, r2
 80096be:	881b      	ldrh	r3, [r3, #0]
 80096c0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80096c4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80096c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d01d      	beq.n	800970c <USB_ActivateEndpoint+0x6ac>
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4413      	add	r3, r2
 80096da:	881b      	ldrh	r3, [r3, #0]
 80096dc:	b29b      	uxth	r3, r3
 80096de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096e6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80096ea:	687a      	ldr	r2, [r7, #4]
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	441a      	add	r2, r3
 80096f4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80096f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009700:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009704:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009708:	b29b      	uxth	r3, r3
 800970a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	78db      	ldrb	r3, [r3, #3]
 8009710:	2b01      	cmp	r3, #1
 8009712:	d024      	beq.n	800975e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4413      	add	r3, r2
 800971e:	881b      	ldrh	r3, [r3, #0]
 8009720:	b29b      	uxth	r3, r3
 8009722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800972a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800972e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009732:	f083 0320 	eor.w	r3, r3, #32
 8009736:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	441a      	add	r2, r3
 8009744:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009748:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800974c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009750:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009758:	b29b      	uxth	r3, r3
 800975a:	8013      	strh	r3, [r2, #0]
 800975c:	e01d      	b.n	800979a <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4413      	add	r3, r2
 8009768:	881b      	ldrh	r3, [r3, #0]
 800976a:	b29b      	uxth	r3, r3
 800976c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009774:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	441a      	add	r2, r3
 8009782:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009786:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800978a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800978e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009792:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009796:	b29b      	uxth	r3, r3
 8009798:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4413      	add	r3, r2
 80097a4:	881b      	ldrh	r3, [r3, #0]
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097b0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	441a      	add	r2, r3
 80097be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80097c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80097d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3774      	adds	r7, #116	; 0x74
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop

080097e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b08d      	sub	sp, #52	; 0x34
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	7b1b      	ldrb	r3, [r3, #12]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	f040 808e 	bne.w	8009918 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	785b      	ldrb	r3, [r3, #1]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d044      	beq.n	800988e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	881b      	ldrh	r3, [r3, #0]
 8009810:	81bb      	strh	r3, [r7, #12]
 8009812:	89bb      	ldrh	r3, [r7, #12]
 8009814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009818:	2b00      	cmp	r3, #0
 800981a:	d01b      	beq.n	8009854 <USB_DeactivateEndpoint+0x6c>
 800981c:	687a      	ldr	r2, [r7, #4]
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	4413      	add	r3, r2
 8009826:	881b      	ldrh	r3, [r3, #0]
 8009828:	b29b      	uxth	r3, r3
 800982a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800982e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009832:	817b      	strh	r3, [r7, #10]
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	441a      	add	r2, r3
 800983e:	897b      	ldrh	r3, [r7, #10]
 8009840:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009844:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800984c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009850:	b29b      	uxth	r3, r3
 8009852:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4413      	add	r3, r2
 800985e:	881b      	ldrh	r3, [r3, #0]
 8009860:	b29b      	uxth	r3, r3
 8009862:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800986a:	813b      	strh	r3, [r7, #8]
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	441a      	add	r2, r3
 8009876:	893b      	ldrh	r3, [r7, #8]
 8009878:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800987c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009880:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009888:	b29b      	uxth	r3, r3
 800988a:	8013      	strh	r3, [r2, #0]
 800988c:	e192      	b.n	8009bb4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	4413      	add	r3, r2
 8009898:	881b      	ldrh	r3, [r3, #0]
 800989a:	827b      	strh	r3, [r7, #18]
 800989c:	8a7b      	ldrh	r3, [r7, #18]
 800989e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d01b      	beq.n	80098de <USB_DeactivateEndpoint+0xf6>
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	4413      	add	r3, r2
 80098b0:	881b      	ldrh	r3, [r3, #0]
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098bc:	823b      	strh	r3, [r7, #16]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	441a      	add	r2, r3
 80098c8:	8a3b      	ldrh	r3, [r7, #16]
 80098ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80098d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098da:	b29b      	uxth	r3, r3
 80098dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4413      	add	r3, r2
 80098e8:	881b      	ldrh	r3, [r3, #0]
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098f4:	81fb      	strh	r3, [r7, #14]
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	441a      	add	r2, r3
 8009900:	89fb      	ldrh	r3, [r7, #14]
 8009902:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009906:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800990a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800990e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009912:	b29b      	uxth	r3, r3
 8009914:	8013      	strh	r3, [r2, #0]
 8009916:	e14d      	b.n	8009bb4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	785b      	ldrb	r3, [r3, #1]
 800991c:	2b00      	cmp	r3, #0
 800991e:	f040 80a5 	bne.w	8009a6c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4413      	add	r3, r2
 800992c:	881b      	ldrh	r3, [r3, #0]
 800992e:	843b      	strh	r3, [r7, #32]
 8009930:	8c3b      	ldrh	r3, [r7, #32]
 8009932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009936:	2b00      	cmp	r3, #0
 8009938:	d01b      	beq.n	8009972 <USB_DeactivateEndpoint+0x18a>
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	4413      	add	r3, r2
 8009944:	881b      	ldrh	r3, [r3, #0]
 8009946:	b29b      	uxth	r3, r3
 8009948:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800994c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009950:	83fb      	strh	r3, [r7, #30]
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	441a      	add	r2, r3
 800995c:	8bfb      	ldrh	r3, [r7, #30]
 800995e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009962:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009966:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800996a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800996e:	b29b      	uxth	r3, r3
 8009970:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4413      	add	r3, r2
 800997c:	881b      	ldrh	r3, [r3, #0]
 800997e:	83bb      	strh	r3, [r7, #28]
 8009980:	8bbb      	ldrh	r3, [r7, #28]
 8009982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009986:	2b00      	cmp	r3, #0
 8009988:	d01b      	beq.n	80099c2 <USB_DeactivateEndpoint+0x1da>
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	009b      	lsls	r3, r3, #2
 8009992:	4413      	add	r3, r2
 8009994:	881b      	ldrh	r3, [r3, #0]
 8009996:	b29b      	uxth	r3, r3
 8009998:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800999c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099a0:	837b      	strh	r3, [r7, #26]
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	441a      	add	r2, r3
 80099ac:	8b7b      	ldrh	r3, [r7, #26]
 80099ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80099be:	b29b      	uxth	r3, r3
 80099c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	4413      	add	r3, r2
 80099cc:	881b      	ldrh	r3, [r3, #0]
 80099ce:	b29b      	uxth	r3, r3
 80099d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099d8:	833b      	strh	r3, [r7, #24]
 80099da:	687a      	ldr	r2, [r7, #4]
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	441a      	add	r2, r3
 80099e4:	8b3b      	ldrh	r3, [r7, #24]
 80099e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	009b      	lsls	r3, r3, #2
 8009a02:	4413      	add	r3, r2
 8009a04:	881b      	ldrh	r3, [r3, #0]
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a10:	82fb      	strh	r3, [r7, #22]
 8009a12:	687a      	ldr	r2, [r7, #4]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	441a      	add	r2, r3
 8009a1c:	8afb      	ldrh	r3, [r7, #22]
 8009a1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	4413      	add	r3, r2
 8009a3c:	881b      	ldrh	r3, [r3, #0]
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a48:	82bb      	strh	r3, [r7, #20]
 8009a4a:	687a      	ldr	r2, [r7, #4]
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	441a      	add	r2, r3
 8009a54:	8abb      	ldrh	r3, [r7, #20]
 8009a56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	8013      	strh	r3, [r2, #0]
 8009a6a:	e0a3      	b.n	8009bb4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	4413      	add	r3, r2
 8009a76:	881b      	ldrh	r3, [r3, #0]
 8009a78:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009a7a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009a7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d01b      	beq.n	8009abc <USB_DeactivateEndpoint+0x2d4>
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	4413      	add	r3, r2
 8009a8e:	881b      	ldrh	r3, [r3, #0]
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a9a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	441a      	add	r2, r3
 8009aa6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009aa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009aac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ab0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009abc:	687a      	ldr	r2, [r7, #4]
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	4413      	add	r3, r2
 8009ac6:	881b      	ldrh	r3, [r3, #0]
 8009ac8:	857b      	strh	r3, [r7, #42]	; 0x2a
 8009aca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d01b      	beq.n	8009b0c <USB_DeactivateEndpoint+0x324>
 8009ad4:	687a      	ldr	r2, [r7, #4]
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	4413      	add	r3, r2
 8009ade:	881b      	ldrh	r3, [r3, #0]
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aea:	853b      	strh	r3, [r7, #40]	; 0x28
 8009aec:	687a      	ldr	r2, [r7, #4]
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	441a      	add	r2, r3
 8009af6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009af8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009afc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b04:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	4413      	add	r3, r2
 8009b16:	881b      	ldrh	r3, [r3, #0]
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b22:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	441a      	add	r2, r3
 8009b2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009b30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	4413      	add	r3, r2
 8009b4e:	881b      	ldrh	r3, [r3, #0]
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b5a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	441a      	add	r2, r3
 8009b66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009b68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	4413      	add	r3, r2
 8009b86:	881b      	ldrh	r3, [r3, #0]
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b92:	847b      	strh	r3, [r7, #34]	; 0x22
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	781b      	ldrb	r3, [r3, #0]
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	441a      	add	r2, r3
 8009b9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009ba0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ba4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ba8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009bb4:	2300      	movs	r3, #0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3734      	adds	r7, #52	; 0x34
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr

08009bc2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b0c2      	sub	sp, #264	; 0x108
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009bd0:	6018      	str	r0, [r3, #0]
 8009bd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009bda:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009bdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009be0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	785b      	ldrb	r3, [r3, #1]
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	f040 86b7 	bne.w	800a95c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8009bee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	699a      	ldr	r2, [r3, #24]
 8009bfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	691b      	ldr	r3, [r3, #16]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d908      	bls.n	8009c1c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8009c0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	691b      	ldr	r3, [r3, #16]
 8009c16:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009c1a:	e007      	b.n	8009c2c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8009c1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	699b      	ldr	r3, [r3, #24]
 8009c28:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009c2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	7b1b      	ldrb	r3, [r3, #12]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d13a      	bne.n	8009cb2 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009c3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	6959      	ldr	r1, [r3, #20]
 8009c48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	88da      	ldrh	r2, [r3, #6]
 8009c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009c5e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8009c62:	6800      	ldr	r0, [r0, #0]
 8009c64:	f001 fc8c 	bl	800b580 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009c68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	613b      	str	r3, [r7, #16]
 8009c74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	461a      	mov	r2, r3
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	4413      	add	r3, r2
 8009c8a:	613b      	str	r3, [r7, #16]
 8009c8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009c90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	011a      	lsls	r2, r3, #4
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009ca2:	60fb      	str	r3, [r7, #12]
 8009ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	801a      	strh	r2, [r3, #0]
 8009cae:	f000 be1f 	b.w	800a8f0 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009cb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	78db      	ldrb	r3, [r3, #3]
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	f040 8462 	bne.w	800a588 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009cc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6a1a      	ldr	r2, [r3, #32]
 8009cd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	691b      	ldr	r3, [r3, #16]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	f240 83df 	bls.w	800a4a0 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009ce2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ce6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cf0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	4413      	add	r3, r2
 8009cfc:	881b      	ldrh	r3, [r3, #0]
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d08:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8009d0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	781b      	ldrb	r3, [r3, #0]
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	441a      	add	r2, r3
 8009d26:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009d2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d32:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009d3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	6a1a      	ldr	r2, [r3, #32]
 8009d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d4e:	1ad2      	subs	r2, r2, r3
 8009d50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009d5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	4413      	add	r3, r2
 8009d76:	881b      	ldrh	r3, [r3, #0]
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	f000 81c7 	beq.w	800a112 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009d84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d88:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	633b      	str	r3, [r7, #48]	; 0x30
 8009d90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	785b      	ldrb	r3, [r3, #1]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d177      	bne.n	8009e90 <USB_EPStartXfer+0x2ce>
 8009da0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009da4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	62bb      	str	r3, [r7, #40]	; 0x28
 8009dac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009db0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dc0:	4413      	add	r3, r2
 8009dc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8009dc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009dc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	011a      	lsls	r2, r3, #4
 8009dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd4:	4413      	add	r3, r2
 8009dd6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009dda:	627b      	str	r3, [r7, #36]	; 0x24
 8009ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dde:	881b      	ldrh	r3, [r3, #0]
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009de6:	b29a      	uxth	r2, r3
 8009de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dea:	801a      	strh	r2, [r3, #0]
 8009dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009df0:	2b3e      	cmp	r3, #62	; 0x3e
 8009df2:	d921      	bls.n	8009e38 <USB_EPStartXfer+0x276>
 8009df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009df8:	095b      	lsrs	r3, r3, #5
 8009dfa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e02:	f003 031f 	and.w	r3, r3, #31
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d104      	bne.n	8009e14 <USB_EPStartXfer+0x252>
 8009e0a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e16:	881b      	ldrh	r3, [r3, #0]
 8009e18:	b29a      	uxth	r2, r3
 8009e1a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009e1e:	b29b      	uxth	r3, r3
 8009e20:	029b      	lsls	r3, r3, #10
 8009e22:	b29b      	uxth	r3, r3
 8009e24:	4313      	orrs	r3, r2
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e30:	b29a      	uxth	r2, r3
 8009e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e34:	801a      	strh	r2, [r3, #0]
 8009e36:	e050      	b.n	8009eda <USB_EPStartXfer+0x318>
 8009e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d10a      	bne.n	8009e56 <USB_EPStartXfer+0x294>
 8009e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e42:	881b      	ldrh	r3, [r3, #0]
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e4e:	b29a      	uxth	r2, r3
 8009e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e52:	801a      	strh	r2, [r3, #0]
 8009e54:	e041      	b.n	8009eda <USB_EPStartXfer+0x318>
 8009e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e5a:	085b      	lsrs	r3, r3, #1
 8009e5c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e64:	f003 0301 	and.w	r3, r3, #1
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d004      	beq.n	8009e76 <USB_EPStartXfer+0x2b4>
 8009e6c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009e70:	3301      	adds	r3, #1
 8009e72:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e78:	881b      	ldrh	r3, [r3, #0]
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	029b      	lsls	r3, r3, #10
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	4313      	orrs	r3, r2
 8009e88:	b29a      	uxth	r2, r3
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8c:	801a      	strh	r2, [r3, #0]
 8009e8e:	e024      	b.n	8009eda <USB_EPStartXfer+0x318>
 8009e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	785b      	ldrb	r3, [r3, #1]
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d11c      	bne.n	8009eda <USB_EPStartXfer+0x318>
 8009ea0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ea4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb4:	4413      	add	r3, r2
 8009eb6:	633b      	str	r3, [r7, #48]	; 0x30
 8009eb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ebc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	011a      	lsls	r2, r3, #4
 8009ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec8:	4413      	add	r3, r2
 8009eca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009ece:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ed4:	b29a      	uxth	r2, r3
 8009ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ed8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009eda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ede:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	895b      	ldrh	r3, [r3, #10]
 8009ee6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009eea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009eee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	6959      	ldr	r1, [r3, #20]
 8009ef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009f00:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009f04:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8009f08:	6800      	ldr	r0, [r0, #0]
 8009f0a:	f001 fb39 	bl	800b580 <USB_WritePMA>
            ep->xfer_buff += len;
 8009f0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	695a      	ldr	r2, [r3, #20]
 8009f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f1e:	441a      	add	r2, r3
 8009f20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009f2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	6a1a      	ldr	r2, [r3, #32]
 8009f38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	691b      	ldr	r3, [r3, #16]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d90f      	bls.n	8009f68 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8009f48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	6a1a      	ldr	r2, [r3, #32]
 8009f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f58:	1ad2      	subs	r2, r2, r3
 8009f5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	621a      	str	r2, [r3, #32]
 8009f66:	e00e      	b.n	8009f86 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8009f68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	6a1b      	ldr	r3, [r3, #32]
 8009f74:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8009f78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2200      	movs	r2, #0
 8009f84:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009f86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	785b      	ldrb	r3, [r3, #1]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d177      	bne.n	800a086 <USB_EPStartXfer+0x4c4>
 8009f96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	61bb      	str	r3, [r7, #24]
 8009fa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009fa6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	69bb      	ldr	r3, [r7, #24]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	61bb      	str	r3, [r7, #24]
 8009fba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009fbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	011a      	lsls	r2, r3, #4
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	4413      	add	r3, r2
 8009fcc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009fd0:	617b      	str	r3, [r7, #20]
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	881b      	ldrh	r3, [r3, #0]
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009fdc:	b29a      	uxth	r2, r3
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	801a      	strh	r2, [r3, #0]
 8009fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fe6:	2b3e      	cmp	r3, #62	; 0x3e
 8009fe8:	d921      	bls.n	800a02e <USB_EPStartXfer+0x46c>
 8009fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fee:	095b      	lsrs	r3, r3, #5
 8009ff0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ff8:	f003 031f 	and.w	r3, r3, #31
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d104      	bne.n	800a00a <USB_EPStartXfer+0x448>
 800a000:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a004:	3b01      	subs	r3, #1
 800a006:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	881b      	ldrh	r3, [r3, #0]
 800a00e:	b29a      	uxth	r2, r3
 800a010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a014:	b29b      	uxth	r3, r3
 800a016:	029b      	lsls	r3, r3, #10
 800a018:	b29b      	uxth	r3, r3
 800a01a:	4313      	orrs	r3, r2
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a022:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a026:	b29a      	uxth	r2, r3
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	801a      	strh	r2, [r3, #0]
 800a02c:	e056      	b.n	800a0dc <USB_EPStartXfer+0x51a>
 800a02e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10a      	bne.n	800a04c <USB_EPStartXfer+0x48a>
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	881b      	ldrh	r3, [r3, #0]
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a040:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a044:	b29a      	uxth	r2, r3
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	801a      	strh	r2, [r3, #0]
 800a04a:	e047      	b.n	800a0dc <USB_EPStartXfer+0x51a>
 800a04c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a050:	085b      	lsrs	r3, r3, #1
 800a052:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a056:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a05a:	f003 0301 	and.w	r3, r3, #1
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d004      	beq.n	800a06c <USB_EPStartXfer+0x4aa>
 800a062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a066:	3301      	adds	r3, #1
 800a068:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	881b      	ldrh	r3, [r3, #0]
 800a070:	b29a      	uxth	r2, r3
 800a072:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a076:	b29b      	uxth	r3, r3
 800a078:	029b      	lsls	r3, r3, #10
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	4313      	orrs	r3, r2
 800a07e:	b29a      	uxth	r2, r3
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	801a      	strh	r2, [r3, #0]
 800a084:	e02a      	b.n	800a0dc <USB_EPStartXfer+0x51a>
 800a086:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a08a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	785b      	ldrb	r3, [r3, #1]
 800a092:	2b01      	cmp	r3, #1
 800a094:	d122      	bne.n	800a0dc <USB_EPStartXfer+0x51a>
 800a096:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a09a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	623b      	str	r3, [r7, #32]
 800a0a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a0a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	6a3b      	ldr	r3, [r7, #32]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	623b      	str	r3, [r7, #32]
 800a0ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a0be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	781b      	ldrb	r3, [r3, #0]
 800a0c6:	011a      	lsls	r2, r3, #4
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	4413      	add	r3, r2
 800a0cc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a0d0:	61fb      	str	r3, [r7, #28]
 800a0d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0d6:	b29a      	uxth	r2, r3
 800a0d8:	69fb      	ldr	r3, [r7, #28]
 800a0da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a0dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a0e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	891b      	ldrh	r3, [r3, #8]
 800a0e8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a0ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a0f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	6959      	ldr	r1, [r3, #20]
 800a0f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a102:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a106:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a10a:	6800      	ldr	r0, [r0, #0]
 800a10c:	f001 fa38 	bl	800b580 <USB_WritePMA>
 800a110:	e3ee      	b.n	800a8f0 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a112:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a116:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	785b      	ldrb	r3, [r3, #1]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d177      	bne.n	800a212 <USB_EPStartXfer+0x650>
 800a122:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a126:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a12e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a132:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	461a      	mov	r2, r3
 800a140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a142:	4413      	add	r3, r2
 800a144:	64bb      	str	r3, [r7, #72]	; 0x48
 800a146:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a14a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	011a      	lsls	r2, r3, #4
 800a154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a156:	4413      	add	r3, r2
 800a158:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a15c:	647b      	str	r3, [r7, #68]	; 0x44
 800a15e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a160:	881b      	ldrh	r3, [r3, #0]
 800a162:	b29b      	uxth	r3, r3
 800a164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a168:	b29a      	uxth	r2, r3
 800a16a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a16c:	801a      	strh	r2, [r3, #0]
 800a16e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a172:	2b3e      	cmp	r3, #62	; 0x3e
 800a174:	d921      	bls.n	800a1ba <USB_EPStartXfer+0x5f8>
 800a176:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a17a:	095b      	lsrs	r3, r3, #5
 800a17c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a180:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a184:	f003 031f 	and.w	r3, r3, #31
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d104      	bne.n	800a196 <USB_EPStartXfer+0x5d4>
 800a18c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a190:	3b01      	subs	r3, #1
 800a192:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a196:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a198:	881b      	ldrh	r3, [r3, #0]
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	029b      	lsls	r3, r3, #10
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1b6:	801a      	strh	r2, [r3, #0]
 800a1b8:	e056      	b.n	800a268 <USB_EPStartXfer+0x6a6>
 800a1ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d10a      	bne.n	800a1d8 <USB_EPStartXfer+0x616>
 800a1c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1c4:	881b      	ldrh	r3, [r3, #0]
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1d4:	801a      	strh	r2, [r3, #0]
 800a1d6:	e047      	b.n	800a268 <USB_EPStartXfer+0x6a6>
 800a1d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1dc:	085b      	lsrs	r3, r3, #1
 800a1de:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a1e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1e6:	f003 0301 	and.w	r3, r3, #1
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d004      	beq.n	800a1f8 <USB_EPStartXfer+0x636>
 800a1ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a1f2:	3301      	adds	r3, #1
 800a1f4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a1f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	b29a      	uxth	r2, r3
 800a1fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a202:	b29b      	uxth	r3, r3
 800a204:	029b      	lsls	r3, r3, #10
 800a206:	b29b      	uxth	r3, r3
 800a208:	4313      	orrs	r3, r2
 800a20a:	b29a      	uxth	r2, r3
 800a20c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a20e:	801a      	strh	r2, [r3, #0]
 800a210:	e02a      	b.n	800a268 <USB_EPStartXfer+0x6a6>
 800a212:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a216:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	785b      	ldrb	r3, [r3, #1]
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d122      	bne.n	800a268 <USB_EPStartXfer+0x6a6>
 800a222:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a226:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	653b      	str	r3, [r7, #80]	; 0x50
 800a22e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a232:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	461a      	mov	r2, r3
 800a240:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a242:	4413      	add	r3, r2
 800a244:	653b      	str	r3, [r7, #80]	; 0x50
 800a246:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a24a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	011a      	lsls	r2, r3, #4
 800a254:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a256:	4413      	add	r3, r2
 800a258:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a25c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a25e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a262:	b29a      	uxth	r2, r3
 800a264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a266:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a268:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a26c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	891b      	ldrh	r3, [r3, #8]
 800a274:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a278:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a27c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	6959      	ldr	r1, [r3, #20]
 800a284:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a288:	b29b      	uxth	r3, r3
 800a28a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a28e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a292:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a296:	6800      	ldr	r0, [r0, #0]
 800a298:	f001 f972 	bl	800b580 <USB_WritePMA>
            ep->xfer_buff += len;
 800a29c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	695a      	ldr	r2, [r3, #20]
 800a2a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2ac:	441a      	add	r2, r3
 800a2ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a2ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	6a1a      	ldr	r2, [r3, #32]
 800a2c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	691b      	ldr	r3, [r3, #16]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d90f      	bls.n	800a2f6 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800a2d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	6a1a      	ldr	r2, [r3, #32]
 800a2e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2e6:	1ad2      	subs	r2, r2, r3
 800a2e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	621a      	str	r2, [r3, #32]
 800a2f4:	e00e      	b.n	800a314 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800a2f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	6a1b      	ldr	r3, [r3, #32]
 800a302:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a306:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a30a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	2200      	movs	r2, #0
 800a312:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a314:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a318:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	643b      	str	r3, [r7, #64]	; 0x40
 800a320:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	785b      	ldrb	r3, [r3, #1]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d177      	bne.n	800a420 <USB_EPStartXfer+0x85e>
 800a330:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a334:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a33c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a340:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	461a      	mov	r2, r3
 800a34e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a350:	4413      	add	r3, r2
 800a352:	63bb      	str	r3, [r7, #56]	; 0x38
 800a354:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a358:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	011a      	lsls	r2, r3, #4
 800a362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a364:	4413      	add	r3, r2
 800a366:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a36a:	637b      	str	r3, [r7, #52]	; 0x34
 800a36c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a36e:	881b      	ldrh	r3, [r3, #0]
 800a370:	b29b      	uxth	r3, r3
 800a372:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a376:	b29a      	uxth	r2, r3
 800a378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a37a:	801a      	strh	r2, [r3, #0]
 800a37c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a380:	2b3e      	cmp	r3, #62	; 0x3e
 800a382:	d921      	bls.n	800a3c8 <USB_EPStartXfer+0x806>
 800a384:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a388:	095b      	lsrs	r3, r3, #5
 800a38a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a38e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a392:	f003 031f 	and.w	r3, r3, #31
 800a396:	2b00      	cmp	r3, #0
 800a398:	d104      	bne.n	800a3a4 <USB_EPStartXfer+0x7e2>
 800a39a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a39e:	3b01      	subs	r3, #1
 800a3a0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a3a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3a6:	881b      	ldrh	r3, [r3, #0]
 800a3a8:	b29a      	uxth	r2, r3
 800a3aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	029b      	lsls	r3, r3, #10
 800a3b2:	b29b      	uxth	r3, r3
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3c0:	b29a      	uxth	r2, r3
 800a3c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3c4:	801a      	strh	r2, [r3, #0]
 800a3c6:	e050      	b.n	800a46a <USB_EPStartXfer+0x8a8>
 800a3c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d10a      	bne.n	800a3e6 <USB_EPStartXfer+0x824>
 800a3d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3d2:	881b      	ldrh	r3, [r3, #0]
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3de:	b29a      	uxth	r2, r3
 800a3e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3e2:	801a      	strh	r2, [r3, #0]
 800a3e4:	e041      	b.n	800a46a <USB_EPStartXfer+0x8a8>
 800a3e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3ea:	085b      	lsrs	r3, r3, #1
 800a3ec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3f4:	f003 0301 	and.w	r3, r3, #1
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d004      	beq.n	800a406 <USB_EPStartXfer+0x844>
 800a3fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a400:	3301      	adds	r3, #1
 800a402:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a408:	881b      	ldrh	r3, [r3, #0]
 800a40a:	b29a      	uxth	r2, r3
 800a40c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a410:	b29b      	uxth	r3, r3
 800a412:	029b      	lsls	r3, r3, #10
 800a414:	b29b      	uxth	r3, r3
 800a416:	4313      	orrs	r3, r2
 800a418:	b29a      	uxth	r2, r3
 800a41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a41c:	801a      	strh	r2, [r3, #0]
 800a41e:	e024      	b.n	800a46a <USB_EPStartXfer+0x8a8>
 800a420:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a424:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	785b      	ldrb	r3, [r3, #1]
 800a42c:	2b01      	cmp	r3, #1
 800a42e:	d11c      	bne.n	800a46a <USB_EPStartXfer+0x8a8>
 800a430:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a434:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a43e:	b29b      	uxth	r3, r3
 800a440:	461a      	mov	r2, r3
 800a442:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a444:	4413      	add	r3, r2
 800a446:	643b      	str	r3, [r7, #64]	; 0x40
 800a448:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a44c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	011a      	lsls	r2, r3, #4
 800a456:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a458:	4413      	add	r3, r2
 800a45a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a45e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a460:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a464:	b29a      	uxth	r2, r3
 800a466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a468:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a46a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a46e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	895b      	ldrh	r3, [r3, #10]
 800a476:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a47a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a47e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6959      	ldr	r1, [r3, #20]
 800a486:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a48a:	b29b      	uxth	r3, r3
 800a48c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a490:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a494:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a498:	6800      	ldr	r0, [r0, #0]
 800a49a:	f001 f871 	bl	800b580 <USB_WritePMA>
 800a49e:	e227      	b.n	800a8f0 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a4a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	6a1b      	ldr	r3, [r3, #32]
 800a4ac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a4b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	009b      	lsls	r3, r3, #2
 800a4c8:	4413      	add	r3, r2
 800a4ca:	881b      	ldrh	r3, [r3, #0]
 800a4cc:	b29b      	uxth	r3, r3
 800a4ce:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800a4d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4d6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800a4da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	441a      	add	r2, r3
 800a4f4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800a4f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a4fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a500:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a508:	b29b      	uxth	r3, r3
 800a50a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a50c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a510:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a518:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a51c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a526:	b29b      	uxth	r3, r3
 800a528:	461a      	mov	r2, r3
 800a52a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a52c:	4413      	add	r3, r2
 800a52e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a530:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a534:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	781b      	ldrb	r3, [r3, #0]
 800a53c:	011a      	lsls	r2, r3, #4
 800a53e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a540:	4413      	add	r3, r2
 800a542:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a546:	65bb      	str	r3, [r7, #88]	; 0x58
 800a548:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a54c:	b29a      	uxth	r2, r3
 800a54e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a550:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a552:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a556:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	891b      	ldrh	r3, [r3, #8]
 800a55e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a562:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a566:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	6959      	ldr	r1, [r3, #20]
 800a56e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a572:	b29b      	uxth	r3, r3
 800a574:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a578:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a57c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a580:	6800      	ldr	r0, [r0, #0]
 800a582:	f000 fffd 	bl	800b580 <USB_WritePMA>
 800a586:	e1b3      	b.n	800a8f0 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a588:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a58c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	6a1a      	ldr	r2, [r3, #32]
 800a594:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a598:	1ad2      	subs	r2, r2, r3
 800a59a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a59e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a5a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	4413      	add	r3, r2
 800a5c0:	881b      	ldrh	r3, [r3, #0]
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f000 80c6 	beq.w	800a75a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a5ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	673b      	str	r3, [r7, #112]	; 0x70
 800a5da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	785b      	ldrb	r3, [r3, #1]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d177      	bne.n	800a6da <USB_EPStartXfer+0xb18>
 800a5ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	66bb      	str	r3, [r7, #104]	; 0x68
 800a5f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a604:	b29b      	uxth	r3, r3
 800a606:	461a      	mov	r2, r3
 800a608:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a60a:	4413      	add	r3, r2
 800a60c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a60e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a612:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	011a      	lsls	r2, r3, #4
 800a61c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a61e:	4413      	add	r3, r2
 800a620:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a624:	667b      	str	r3, [r7, #100]	; 0x64
 800a626:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a628:	881b      	ldrh	r3, [r3, #0]
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a630:	b29a      	uxth	r2, r3
 800a632:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a634:	801a      	strh	r2, [r3, #0]
 800a636:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a63a:	2b3e      	cmp	r3, #62	; 0x3e
 800a63c:	d921      	bls.n	800a682 <USB_EPStartXfer+0xac0>
 800a63e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a642:	095b      	lsrs	r3, r3, #5
 800a644:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a648:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a64c:	f003 031f 	and.w	r3, r3, #31
 800a650:	2b00      	cmp	r3, #0
 800a652:	d104      	bne.n	800a65e <USB_EPStartXfer+0xa9c>
 800a654:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a658:	3b01      	subs	r3, #1
 800a65a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a65e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a660:	881b      	ldrh	r3, [r3, #0]
 800a662:	b29a      	uxth	r2, r3
 800a664:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a668:	b29b      	uxth	r3, r3
 800a66a:	029b      	lsls	r3, r3, #10
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	4313      	orrs	r3, r2
 800a670:	b29b      	uxth	r3, r3
 800a672:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a676:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a67a:	b29a      	uxth	r2, r3
 800a67c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a67e:	801a      	strh	r2, [r3, #0]
 800a680:	e050      	b.n	800a724 <USB_EPStartXfer+0xb62>
 800a682:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a686:	2b00      	cmp	r3, #0
 800a688:	d10a      	bne.n	800a6a0 <USB_EPStartXfer+0xade>
 800a68a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a68c:	881b      	ldrh	r3, [r3, #0]
 800a68e:	b29b      	uxth	r3, r3
 800a690:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a694:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a698:	b29a      	uxth	r2, r3
 800a69a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a69c:	801a      	strh	r2, [r3, #0]
 800a69e:	e041      	b.n	800a724 <USB_EPStartXfer+0xb62>
 800a6a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6a4:	085b      	lsrs	r3, r3, #1
 800a6a6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a6aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6ae:	f003 0301 	and.w	r3, r3, #1
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d004      	beq.n	800a6c0 <USB_EPStartXfer+0xafe>
 800a6b6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a6c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a6c2:	881b      	ldrh	r3, [r3, #0]
 800a6c4:	b29a      	uxth	r2, r3
 800a6c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	029b      	lsls	r3, r3, #10
 800a6ce:	b29b      	uxth	r3, r3
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	b29a      	uxth	r2, r3
 800a6d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a6d6:	801a      	strh	r2, [r3, #0]
 800a6d8:	e024      	b.n	800a724 <USB_EPStartXfer+0xb62>
 800a6da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	785b      	ldrb	r3, [r3, #1]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d11c      	bne.n	800a724 <USB_EPStartXfer+0xb62>
 800a6ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a6fe:	4413      	add	r3, r2
 800a700:	673b      	str	r3, [r7, #112]	; 0x70
 800a702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a706:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	011a      	lsls	r2, r3, #4
 800a710:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a712:	4413      	add	r3, r2
 800a714:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a718:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a71a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a71e:	b29a      	uxth	r2, r3
 800a720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a722:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a724:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a728:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	895b      	ldrh	r3, [r3, #10]
 800a730:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a734:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a738:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	6959      	ldr	r1, [r3, #20]
 800a740:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a744:	b29b      	uxth	r3, r3
 800a746:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a74a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a74e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a752:	6800      	ldr	r0, [r0, #0]
 800a754:	f000 ff14 	bl	800b580 <USB_WritePMA>
 800a758:	e0ca      	b.n	800a8f0 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a75a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a75e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	785b      	ldrb	r3, [r3, #1]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d177      	bne.n	800a85a <USB_EPStartXfer+0xc98>
 800a76a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a76e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a776:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a77a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a784:	b29b      	uxth	r3, r3
 800a786:	461a      	mov	r2, r3
 800a788:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a78a:	4413      	add	r3, r2
 800a78c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a78e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	781b      	ldrb	r3, [r3, #0]
 800a79a:	011a      	lsls	r2, r3, #4
 800a79c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a79e:	4413      	add	r3, r2
 800a7a0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a7a4:	67bb      	str	r3, [r7, #120]	; 0x78
 800a7a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7a8:	881b      	ldrh	r3, [r3, #0]
 800a7aa:	b29b      	uxth	r3, r3
 800a7ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7b0:	b29a      	uxth	r2, r3
 800a7b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7b4:	801a      	strh	r2, [r3, #0]
 800a7b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7ba:	2b3e      	cmp	r3, #62	; 0x3e
 800a7bc:	d921      	bls.n	800a802 <USB_EPStartXfer+0xc40>
 800a7be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7c2:	095b      	lsrs	r3, r3, #5
 800a7c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a7c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7cc:	f003 031f 	and.w	r3, r3, #31
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d104      	bne.n	800a7de <USB_EPStartXfer+0xc1c>
 800a7d4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a7d8:	3b01      	subs	r3, #1
 800a7da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a7de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7e0:	881b      	ldrh	r3, [r3, #0]
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a7e8:	b29b      	uxth	r3, r3
 800a7ea:	029b      	lsls	r3, r3, #10
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7fa:	b29a      	uxth	r2, r3
 800a7fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7fe:	801a      	strh	r2, [r3, #0]
 800a800:	e05c      	b.n	800a8bc <USB_EPStartXfer+0xcfa>
 800a802:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a806:	2b00      	cmp	r3, #0
 800a808:	d10a      	bne.n	800a820 <USB_EPStartXfer+0xc5e>
 800a80a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a80c:	881b      	ldrh	r3, [r3, #0]
 800a80e:	b29b      	uxth	r3, r3
 800a810:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a814:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a818:	b29a      	uxth	r2, r3
 800a81a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a81c:	801a      	strh	r2, [r3, #0]
 800a81e:	e04d      	b.n	800a8bc <USB_EPStartXfer+0xcfa>
 800a820:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a824:	085b      	lsrs	r3, r3, #1
 800a826:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a82a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a82e:	f003 0301 	and.w	r3, r3, #1
 800a832:	2b00      	cmp	r3, #0
 800a834:	d004      	beq.n	800a840 <USB_EPStartXfer+0xc7e>
 800a836:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a83a:	3301      	adds	r3, #1
 800a83c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a840:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a842:	881b      	ldrh	r3, [r3, #0]
 800a844:	b29a      	uxth	r2, r3
 800a846:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	029b      	lsls	r3, r3, #10
 800a84e:	b29b      	uxth	r3, r3
 800a850:	4313      	orrs	r3, r2
 800a852:	b29a      	uxth	r2, r3
 800a854:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a856:	801a      	strh	r2, [r3, #0]
 800a858:	e030      	b.n	800a8bc <USB_EPStartXfer+0xcfa>
 800a85a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a85e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	785b      	ldrb	r3, [r3, #1]
 800a866:	2b01      	cmp	r3, #1
 800a868:	d128      	bne.n	800a8bc <USB_EPStartXfer+0xcfa>
 800a86a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a86e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a87c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a886:	b29b      	uxth	r3, r3
 800a888:	461a      	mov	r2, r3
 800a88a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a88e:	4413      	add	r3, r2
 800a890:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a894:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a898:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	011a      	lsls	r2, r3, #4
 800a8a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a8a6:	4413      	add	r3, r2
 800a8a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a8ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8b4:	b29a      	uxth	r2, r3
 800a8b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a8ba:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a8bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	891b      	ldrh	r3, [r3, #8]
 800a8c8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a8cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	6959      	ldr	r1, [r3, #20]
 800a8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a8e2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a8e6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a8ea:	6800      	ldr	r0, [r0, #0]
 800a8ec:	f000 fe48 	bl	800b580 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a8f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8f4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8f8:	681a      	ldr	r2, [r3, #0]
 800a8fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	4413      	add	r3, r2
 800a90a:	881b      	ldrh	r3, [r3, #0]
 800a90c:	b29b      	uxth	r3, r3
 800a90e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a916:	817b      	strh	r3, [r7, #10]
 800a918:	897b      	ldrh	r3, [r7, #10]
 800a91a:	f083 0310 	eor.w	r3, r3, #16
 800a91e:	817b      	strh	r3, [r7, #10]
 800a920:	897b      	ldrh	r3, [r7, #10]
 800a922:	f083 0320 	eor.w	r3, r3, #32
 800a926:	817b      	strh	r3, [r7, #10]
 800a928:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a92c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a936:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	009b      	lsls	r3, r3, #2
 800a940:	441a      	add	r2, r3
 800a942:	897b      	ldrh	r3, [r7, #10]
 800a944:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a948:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a94c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a954:	b29b      	uxth	r3, r3
 800a956:	8013      	strh	r3, [r2, #0]
 800a958:	f000 bcde 	b.w	800b318 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a95c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a960:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	7b1b      	ldrb	r3, [r3, #12]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f040 80bb 	bne.w	800aae4 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a96e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a972:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	699a      	ldr	r2, [r3, #24]
 800a97a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a97e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	691b      	ldr	r3, [r3, #16]
 800a986:	429a      	cmp	r2, r3
 800a988:	d917      	bls.n	800a9ba <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800a98a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a98e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	691b      	ldr	r3, [r3, #16]
 800a996:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800a99a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a99e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	699a      	ldr	r2, [r3, #24]
 800a9a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9aa:	1ad2      	subs	r2, r2, r3
 800a9ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	619a      	str	r2, [r3, #24]
 800a9b8:	e00e      	b.n	800a9d8 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800a9ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	699b      	ldr	r3, [r3, #24]
 800a9c6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800a9ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a9d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a9e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a9fc:	4413      	add	r3, r2
 800a9fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800aa02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	011a      	lsls	r2, r3, #4
 800aa10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800aa14:	4413      	add	r3, r2
 800aa16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800aa1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800aa1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa22:	881b      	ldrh	r3, [r3, #0]
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa2a:	b29a      	uxth	r2, r3
 800aa2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa30:	801a      	strh	r2, [r3, #0]
 800aa32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa36:	2b3e      	cmp	r3, #62	; 0x3e
 800aa38:	d924      	bls.n	800aa84 <USB_EPStartXfer+0xec2>
 800aa3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa3e:	095b      	lsrs	r3, r3, #5
 800aa40:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aa44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa48:	f003 031f 	and.w	r3, r3, #31
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d104      	bne.n	800aa5a <USB_EPStartXfer+0xe98>
 800aa50:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aa54:	3b01      	subs	r3, #1
 800aa56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aa5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa5e:	881b      	ldrh	r3, [r3, #0]
 800aa60:	b29a      	uxth	r2, r3
 800aa62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aa66:	b29b      	uxth	r3, r3
 800aa68:	029b      	lsls	r3, r3, #10
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa7e:	801a      	strh	r2, [r3, #0]
 800aa80:	f000 bc10 	b.w	800b2a4 <USB_EPStartXfer+0x16e2>
 800aa84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d10c      	bne.n	800aaa6 <USB_EPStartXfer+0xee4>
 800aa8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa90:	881b      	ldrh	r3, [r3, #0]
 800aa92:	b29b      	uxth	r3, r3
 800aa94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa9c:	b29a      	uxth	r2, r3
 800aa9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aaa2:	801a      	strh	r2, [r3, #0]
 800aaa4:	e3fe      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
 800aaa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaaa:	085b      	lsrs	r3, r3, #1
 800aaac:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aab4:	f003 0301 	and.w	r3, r3, #1
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d004      	beq.n	800aac6 <USB_EPStartXfer+0xf04>
 800aabc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aac0:	3301      	adds	r3, #1
 800aac2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aac6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aaca:	881b      	ldrh	r3, [r3, #0]
 800aacc:	b29a      	uxth	r2, r3
 800aace:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	029b      	lsls	r3, r3, #10
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	4313      	orrs	r3, r2
 800aada:	b29a      	uxth	r2, r3
 800aadc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aae0:	801a      	strh	r2, [r3, #0]
 800aae2:	e3df      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800aae4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aae8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	78db      	ldrb	r3, [r3, #3]
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	f040 8218 	bne.w	800af26 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800aaf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aafa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	785b      	ldrb	r3, [r3, #1]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	f040 809d 	bne.w	800ac42 <USB_EPStartXfer+0x1080>
 800ab08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab0c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ab16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	461a      	mov	r2, r3
 800ab28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ab2c:	4413      	add	r3, r2
 800ab2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ab32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	011a      	lsls	r2, r3, #4
 800ab40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ab44:	4413      	add	r3, r2
 800ab46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ab4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ab4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800ab52:	881b      	ldrh	r3, [r3, #0]
 800ab54:	b29b      	uxth	r3, r3
 800ab56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab5a:	b29a      	uxth	r2, r3
 800ab5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800ab60:	801a      	strh	r2, [r3, #0]
 800ab62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	691b      	ldr	r3, [r3, #16]
 800ab6e:	2b3e      	cmp	r3, #62	; 0x3e
 800ab70:	d92b      	bls.n	800abca <USB_EPStartXfer+0x1008>
 800ab72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	691b      	ldr	r3, [r3, #16]
 800ab7e:	095b      	lsrs	r3, r3, #5
 800ab80:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ab84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	691b      	ldr	r3, [r3, #16]
 800ab90:	f003 031f 	and.w	r3, r3, #31
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d104      	bne.n	800aba2 <USB_EPStartXfer+0xfe0>
 800ab98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800aba2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800aba6:	881b      	ldrh	r3, [r3, #0]
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abae:	b29b      	uxth	r3, r3
 800abb0:	029b      	lsls	r3, r3, #10
 800abb2:	b29b      	uxth	r3, r3
 800abb4:	4313      	orrs	r3, r2
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abc0:	b29a      	uxth	r2, r3
 800abc2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800abc6:	801a      	strh	r2, [r3, #0]
 800abc8:	e070      	b.n	800acac <USB_EPStartXfer+0x10ea>
 800abca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	691b      	ldr	r3, [r3, #16]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10c      	bne.n	800abf4 <USB_EPStartXfer+0x1032>
 800abda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800abde:	881b      	ldrh	r3, [r3, #0]
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abe6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abea:	b29a      	uxth	r2, r3
 800abec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800abf0:	801a      	strh	r2, [r3, #0]
 800abf2:	e05b      	b.n	800acac <USB_EPStartXfer+0x10ea>
 800abf4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	691b      	ldr	r3, [r3, #16]
 800ac00:	085b      	lsrs	r3, r3, #1
 800ac02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ac06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	691b      	ldr	r3, [r3, #16]
 800ac12:	f003 0301 	and.w	r3, r3, #1
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d004      	beq.n	800ac24 <USB_EPStartXfer+0x1062>
 800ac1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac1e:	3301      	adds	r3, #1
 800ac20:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ac24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800ac28:	881b      	ldrh	r3, [r3, #0]
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	029b      	lsls	r3, r3, #10
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	4313      	orrs	r3, r2
 800ac38:	b29a      	uxth	r2, r3
 800ac3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800ac3e:	801a      	strh	r2, [r3, #0]
 800ac40:	e034      	b.n	800acac <USB_EPStartXfer+0x10ea>
 800ac42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	785b      	ldrb	r3, [r3, #1]
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	d12c      	bne.n	800acac <USB_EPStartXfer+0x10ea>
 800ac52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	461a      	mov	r2, r3
 800ac72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800ac76:	4413      	add	r3, r2
 800ac78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	011a      	lsls	r2, r3, #4
 800ac8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800ac8e:	4413      	add	r3, r2
 800ac90:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ac94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ac98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	691b      	ldr	r3, [r3, #16]
 800aca4:	b29a      	uxth	r2, r3
 800aca6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800acaa:	801a      	strh	r2, [r3, #0]
 800acac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acb0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800acba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	785b      	ldrb	r3, [r3, #1]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	f040 809d 	bne.w	800ae06 <USB_EPStartXfer+0x1244>
 800accc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800acda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acde:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ace8:	b29b      	uxth	r3, r3
 800acea:	461a      	mov	r2, r3
 800acec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800acf0:	4413      	add	r3, r2
 800acf2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800acf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	781b      	ldrb	r3, [r3, #0]
 800ad02:	011a      	lsls	r2, r3, #4
 800ad04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ad08:	4413      	add	r3, r2
 800ad0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ad0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ad12:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ad16:	881b      	ldrh	r3, [r3, #0]
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad1e:	b29a      	uxth	r2, r3
 800ad20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ad24:	801a      	strh	r2, [r3, #0]
 800ad26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	2b3e      	cmp	r3, #62	; 0x3e
 800ad34:	d92b      	bls.n	800ad8e <USB_EPStartXfer+0x11cc>
 800ad36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	691b      	ldr	r3, [r3, #16]
 800ad42:	095b      	lsrs	r3, r3, #5
 800ad44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ad48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	691b      	ldr	r3, [r3, #16]
 800ad54:	f003 031f 	and.w	r3, r3, #31
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d104      	bne.n	800ad66 <USB_EPStartXfer+0x11a4>
 800ad5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad60:	3b01      	subs	r3, #1
 800ad62:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ad66:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ad6a:	881b      	ldrh	r3, [r3, #0]
 800ad6c:	b29a      	uxth	r2, r3
 800ad6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	029b      	lsls	r3, r3, #10
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	4313      	orrs	r3, r2
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad84:	b29a      	uxth	r2, r3
 800ad86:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ad8a:	801a      	strh	r2, [r3, #0]
 800ad8c:	e069      	b.n	800ae62 <USB_EPStartXfer+0x12a0>
 800ad8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	691b      	ldr	r3, [r3, #16]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10c      	bne.n	800adb8 <USB_EPStartXfer+0x11f6>
 800ad9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ada2:	881b      	ldrh	r3, [r3, #0]
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800adae:	b29a      	uxth	r2, r3
 800adb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800adb4:	801a      	strh	r2, [r3, #0]
 800adb6:	e054      	b.n	800ae62 <USB_EPStartXfer+0x12a0>
 800adb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adbc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	085b      	lsrs	r3, r3, #1
 800adc6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800adca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	691b      	ldr	r3, [r3, #16]
 800add6:	f003 0301 	and.w	r3, r3, #1
 800adda:	2b00      	cmp	r3, #0
 800addc:	d004      	beq.n	800ade8 <USB_EPStartXfer+0x1226>
 800adde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ade2:	3301      	adds	r3, #1
 800ade4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ade8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800adec:	881b      	ldrh	r3, [r3, #0]
 800adee:	b29a      	uxth	r2, r3
 800adf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adf4:	b29b      	uxth	r3, r3
 800adf6:	029b      	lsls	r3, r3, #10
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	4313      	orrs	r3, r2
 800adfc:	b29a      	uxth	r2, r3
 800adfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ae02:	801a      	strh	r2, [r3, #0]
 800ae04:	e02d      	b.n	800ae62 <USB_EPStartXfer+0x12a0>
 800ae06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	785b      	ldrb	r3, [r3, #1]
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	d125      	bne.n	800ae62 <USB_EPStartXfer+0x12a0>
 800ae16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	461a      	mov	r2, r3
 800ae28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ae32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	011a      	lsls	r2, r3, #4
 800ae40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ae44:	4413      	add	r3, r2
 800ae46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ae4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ae4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	691b      	ldr	r3, [r3, #16]
 800ae5a:	b29a      	uxth	r2, r3
 800ae5c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ae60:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ae62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	69db      	ldr	r3, [r3, #28]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f000 8218 	beq.w	800b2a4 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800ae74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae7c:	681a      	ldr	r2, [r3, #0]
 800ae7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	009b      	lsls	r3, r3, #2
 800ae8c:	4413      	add	r3, r2
 800ae8e:	881b      	ldrh	r3, [r3, #0]
 800ae90:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ae94:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800ae98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d005      	beq.n	800aeac <USB_EPStartXfer+0x12ea>
 800aea0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800aea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10d      	bne.n	800aec8 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800aeac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800aeb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f040 81f5 	bne.w	800b2a4 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800aeba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800aebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	f040 81ee 	bne.w	800b2a4 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800aec8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aecc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aed6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	781b      	ldrb	r3, [r3, #0]
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	4413      	add	r3, r2
 800aee2:	881b      	ldrh	r3, [r3, #0]
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aeea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aeee:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800aef2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aef6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aefa:	681a      	ldr	r2, [r3, #0]
 800aefc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	441a      	add	r2, r3
 800af0c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800af10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800af20:	b29b      	uxth	r3, r3
 800af22:	8013      	strh	r3, [r2, #0]
 800af24:	e1be      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800af26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	78db      	ldrb	r3, [r3, #3]
 800af32:	2b01      	cmp	r3, #1
 800af34:	f040 81b4 	bne.w	800b2a0 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800af38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	699a      	ldr	r2, [r3, #24]
 800af44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	691b      	ldr	r3, [r3, #16]
 800af50:	429a      	cmp	r2, r3
 800af52:	d917      	bls.n	800af84 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800af54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	691b      	ldr	r3, [r3, #16]
 800af60:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800af64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	699a      	ldr	r2, [r3, #24]
 800af70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af74:	1ad2      	subs	r2, r2, r3
 800af76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	619a      	str	r2, [r3, #24]
 800af82:	e00e      	b.n	800afa2 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800af84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	699b      	ldr	r3, [r3, #24]
 800af90:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800af94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	2200      	movs	r2, #0
 800afa0:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800afa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afa6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	785b      	ldrb	r3, [r3, #1]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	f040 8085 	bne.w	800b0be <USB_EPStartXfer+0x14fc>
 800afb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afb8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800afc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afc6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800afd0:	b29b      	uxth	r3, r3
 800afd2:	461a      	mov	r2, r3
 800afd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800afd8:	4413      	add	r3, r2
 800afda:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800afde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afe2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	011a      	lsls	r2, r3, #4
 800afec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aff0:	4413      	add	r3, r2
 800aff2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800aff6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800affa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800affe:	881b      	ldrh	r3, [r3, #0]
 800b000:	b29b      	uxth	r3, r3
 800b002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b006:	b29a      	uxth	r2, r3
 800b008:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b00c:	801a      	strh	r2, [r3, #0]
 800b00e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b012:	2b3e      	cmp	r3, #62	; 0x3e
 800b014:	d923      	bls.n	800b05e <USB_EPStartXfer+0x149c>
 800b016:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b01a:	095b      	lsrs	r3, r3, #5
 800b01c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b020:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b024:	f003 031f 	and.w	r3, r3, #31
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d104      	bne.n	800b036 <USB_EPStartXfer+0x1474>
 800b02c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b030:	3b01      	subs	r3, #1
 800b032:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b036:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b03a:	881b      	ldrh	r3, [r3, #0]
 800b03c:	b29a      	uxth	r2, r3
 800b03e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b042:	b29b      	uxth	r3, r3
 800b044:	029b      	lsls	r3, r3, #10
 800b046:	b29b      	uxth	r3, r3
 800b048:	4313      	orrs	r3, r2
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b054:	b29a      	uxth	r2, r3
 800b056:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b05a:	801a      	strh	r2, [r3, #0]
 800b05c:	e060      	b.n	800b120 <USB_EPStartXfer+0x155e>
 800b05e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b062:	2b00      	cmp	r3, #0
 800b064:	d10c      	bne.n	800b080 <USB_EPStartXfer+0x14be>
 800b066:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b06a:	881b      	ldrh	r3, [r3, #0]
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b072:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b076:	b29a      	uxth	r2, r3
 800b078:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b07c:	801a      	strh	r2, [r3, #0]
 800b07e:	e04f      	b.n	800b120 <USB_EPStartXfer+0x155e>
 800b080:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b084:	085b      	lsrs	r3, r3, #1
 800b086:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b08a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b08e:	f003 0301 	and.w	r3, r3, #1
 800b092:	2b00      	cmp	r3, #0
 800b094:	d004      	beq.n	800b0a0 <USB_EPStartXfer+0x14de>
 800b096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b09a:	3301      	adds	r3, #1
 800b09c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b0a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b0a4:	881b      	ldrh	r3, [r3, #0]
 800b0a6:	b29a      	uxth	r2, r3
 800b0a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b0ac:	b29b      	uxth	r3, r3
 800b0ae:	029b      	lsls	r3, r3, #10
 800b0b0:	b29b      	uxth	r3, r3
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	b29a      	uxth	r2, r3
 800b0b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b0ba:	801a      	strh	r2, [r3, #0]
 800b0bc:	e030      	b.n	800b120 <USB_EPStartXfer+0x155e>
 800b0be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	785b      	ldrb	r3, [r3, #1]
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d128      	bne.n	800b120 <USB_EPStartXfer+0x155e>
 800b0ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b0dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b0f2:	4413      	add	r3, r2
 800b0f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b0f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	781b      	ldrb	r3, [r3, #0]
 800b104:	011a      	lsls	r2, r3, #4
 800b106:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b10a:	4413      	add	r3, r2
 800b10c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b110:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b114:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b118:	b29a      	uxth	r2, r3
 800b11a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b11e:	801a      	strh	r2, [r3, #0]
 800b120:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b124:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b12e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b132:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	785b      	ldrb	r3, [r3, #1]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	f040 8085 	bne.w	800b24a <USB_EPStartXfer+0x1688>
 800b140:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b144:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b14e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b152:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	461a      	mov	r2, r3
 800b160:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b164:	4413      	add	r3, r2
 800b166:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b16a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b16e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	011a      	lsls	r2, r3, #4
 800b178:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b17c:	4413      	add	r3, r2
 800b17e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b182:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b186:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b18a:	881b      	ldrh	r3, [r3, #0]
 800b18c:	b29b      	uxth	r3, r3
 800b18e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b192:	b29a      	uxth	r2, r3
 800b194:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b198:	801a      	strh	r2, [r3, #0]
 800b19a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b19e:	2b3e      	cmp	r3, #62	; 0x3e
 800b1a0:	d923      	bls.n	800b1ea <USB_EPStartXfer+0x1628>
 800b1a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1a6:	095b      	lsrs	r3, r3, #5
 800b1a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b1ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1b0:	f003 031f 	and.w	r3, r3, #31
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d104      	bne.n	800b1c2 <USB_EPStartXfer+0x1600>
 800b1b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b1bc:	3b01      	subs	r3, #1
 800b1be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b1c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b1c6:	881b      	ldrh	r3, [r3, #0]
 800b1c8:	b29a      	uxth	r2, r3
 800b1ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b1ce:	b29b      	uxth	r3, r3
 800b1d0:	029b      	lsls	r3, r3, #10
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1e0:	b29a      	uxth	r2, r3
 800b1e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b1e6:	801a      	strh	r2, [r3, #0]
 800b1e8:	e05c      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
 800b1ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d10c      	bne.n	800b20c <USB_EPStartXfer+0x164a>
 800b1f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b1f6:	881b      	ldrh	r3, [r3, #0]
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b202:	b29a      	uxth	r2, r3
 800b204:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b208:	801a      	strh	r2, [r3, #0]
 800b20a:	e04b      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
 800b20c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b210:	085b      	lsrs	r3, r3, #1
 800b212:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b216:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b21a:	f003 0301 	and.w	r3, r3, #1
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d004      	beq.n	800b22c <USB_EPStartXfer+0x166a>
 800b222:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b226:	3301      	adds	r3, #1
 800b228:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b22c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b230:	881b      	ldrh	r3, [r3, #0]
 800b232:	b29a      	uxth	r2, r3
 800b234:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b238:	b29b      	uxth	r3, r3
 800b23a:	029b      	lsls	r3, r3, #10
 800b23c:	b29b      	uxth	r3, r3
 800b23e:	4313      	orrs	r3, r2
 800b240:	b29a      	uxth	r2, r3
 800b242:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b246:	801a      	strh	r2, [r3, #0]
 800b248:	e02c      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
 800b24a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b24e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	785b      	ldrb	r3, [r3, #1]
 800b256:	2b01      	cmp	r3, #1
 800b258:	d124      	bne.n	800b2a4 <USB_EPStartXfer+0x16e2>
 800b25a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b25e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b268:	b29b      	uxth	r3, r3
 800b26a:	461a      	mov	r2, r3
 800b26c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b270:	4413      	add	r3, r2
 800b272:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b276:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b27a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	011a      	lsls	r2, r3, #4
 800b284:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b288:	4413      	add	r3, r2
 800b28a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b28e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b292:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b296:	b29a      	uxth	r2, r3
 800b298:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b29c:	801a      	strh	r2, [r3, #0]
 800b29e:	e001      	b.n	800b2a4 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	e03a      	b.n	800b31a <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b2a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b2ac:	681a      	ldr	r2, [r3, #0]
 800b2ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4413      	add	r3, r2
 800b2be:	881b      	ldrh	r3, [r3, #0]
 800b2c0:	b29b      	uxth	r3, r3
 800b2c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b2c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2ca:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b2ce:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b2d2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b2d6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b2da:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b2de:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b2e2:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b2e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	781b      	ldrb	r3, [r3, #0]
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	441a      	add	r2, r3
 800b300:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b304:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b308:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b30c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b314:	b29b      	uxth	r3, r3
 800b316:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b318:	2300      	movs	r3, #0
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	785b      	ldrb	r3, [r3, #1]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d020      	beq.n	800b378 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	009b      	lsls	r3, r3, #2
 800b33e:	4413      	add	r3, r2
 800b340:	881b      	ldrh	r3, [r3, #0]
 800b342:	b29b      	uxth	r3, r3
 800b344:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b34c:	81bb      	strh	r3, [r7, #12]
 800b34e:	89bb      	ldrh	r3, [r7, #12]
 800b350:	f083 0310 	eor.w	r3, r3, #16
 800b354:	81bb      	strh	r3, [r7, #12]
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	781b      	ldrb	r3, [r3, #0]
 800b35c:	009b      	lsls	r3, r3, #2
 800b35e:	441a      	add	r2, r3
 800b360:	89bb      	ldrh	r3, [r7, #12]
 800b362:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b366:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b36a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b36e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b372:	b29b      	uxth	r3, r3
 800b374:	8013      	strh	r3, [r2, #0]
 800b376:	e01f      	b.n	800b3b8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	4413      	add	r3, r2
 800b382:	881b      	ldrh	r3, [r3, #0]
 800b384:	b29b      	uxth	r3, r3
 800b386:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b38a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b38e:	81fb      	strh	r3, [r7, #14]
 800b390:	89fb      	ldrh	r3, [r7, #14]
 800b392:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b396:	81fb      	strh	r3, [r7, #14]
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	441a      	add	r2, r3
 800b3a2:	89fb      	ldrh	r3, [r7, #14]
 800b3a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3714      	adds	r7, #20
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr

0800b3c6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b3c6:	b480      	push	{r7}
 800b3c8:	b087      	sub	sp, #28
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
 800b3ce:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	7b1b      	ldrb	r3, [r3, #12]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f040 809d 	bne.w	800b514 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	785b      	ldrb	r3, [r3, #1]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d04c      	beq.n	800b47c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	009b      	lsls	r3, r3, #2
 800b3ea:	4413      	add	r3, r2
 800b3ec:	881b      	ldrh	r3, [r3, #0]
 800b3ee:	823b      	strh	r3, [r7, #16]
 800b3f0:	8a3b      	ldrh	r3, [r7, #16]
 800b3f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d01b      	beq.n	800b432 <USB_EPClearStall+0x6c>
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	4413      	add	r3, r2
 800b404:	881b      	ldrh	r3, [r3, #0]
 800b406:	b29b      	uxth	r3, r3
 800b408:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b40c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b410:	81fb      	strh	r3, [r7, #14]
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	009b      	lsls	r3, r3, #2
 800b41a:	441a      	add	r2, r3
 800b41c:	89fb      	ldrh	r3, [r7, #14]
 800b41e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b422:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b426:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b42a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b42e:	b29b      	uxth	r3, r3
 800b430:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	78db      	ldrb	r3, [r3, #3]
 800b436:	2b01      	cmp	r3, #1
 800b438:	d06c      	beq.n	800b514 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	4413      	add	r3, r2
 800b444:	881b      	ldrh	r3, [r3, #0]
 800b446:	b29b      	uxth	r3, r3
 800b448:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b44c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b450:	81bb      	strh	r3, [r7, #12]
 800b452:	89bb      	ldrh	r3, [r7, #12]
 800b454:	f083 0320 	eor.w	r3, r3, #32
 800b458:	81bb      	strh	r3, [r7, #12]
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	781b      	ldrb	r3, [r3, #0]
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	441a      	add	r2, r3
 800b464:	89bb      	ldrh	r3, [r7, #12]
 800b466:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b46a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b46e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b476:	b29b      	uxth	r3, r3
 800b478:	8013      	strh	r3, [r2, #0]
 800b47a:	e04b      	b.n	800b514 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	009b      	lsls	r3, r3, #2
 800b484:	4413      	add	r3, r2
 800b486:	881b      	ldrh	r3, [r3, #0]
 800b488:	82fb      	strh	r3, [r7, #22]
 800b48a:	8afb      	ldrh	r3, [r7, #22]
 800b48c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d01b      	beq.n	800b4cc <USB_EPClearStall+0x106>
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	781b      	ldrb	r3, [r3, #0]
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	4413      	add	r3, r2
 800b49e:	881b      	ldrh	r3, [r3, #0]
 800b4a0:	b29b      	uxth	r3, r3
 800b4a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b4a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4aa:	82bb      	strh	r3, [r7, #20]
 800b4ac:	687a      	ldr	r2, [r7, #4]
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	441a      	add	r2, r3
 800b4b6:	8abb      	ldrh	r3, [r7, #20]
 800b4b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b4bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b4c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b4c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b4cc:	687a      	ldr	r2, [r7, #4]
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	4413      	add	r3, r2
 800b4d6:	881b      	ldrh	r3, [r3, #0]
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b4de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4e2:	827b      	strh	r3, [r7, #18]
 800b4e4:	8a7b      	ldrh	r3, [r7, #18]
 800b4e6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b4ea:	827b      	strh	r3, [r7, #18]
 800b4ec:	8a7b      	ldrh	r3, [r7, #18]
 800b4ee:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b4f2:	827b      	strh	r3, [r7, #18]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	009b      	lsls	r3, r3, #2
 800b4fc:	441a      	add	r2, r3
 800b4fe:	8a7b      	ldrh	r3, [r7, #18]
 800b500:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b504:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b508:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b50c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b510:	b29b      	uxth	r3, r3
 800b512:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	371c      	adds	r7, #28
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr

0800b522 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b522:	b480      	push	{r7}
 800b524:	b083      	sub	sp, #12
 800b526:	af00      	add	r7, sp, #0
 800b528:	6078      	str	r0, [r7, #4]
 800b52a:	460b      	mov	r3, r1
 800b52c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b52e:	78fb      	ldrb	r3, [r7, #3]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d103      	bne.n	800b53c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2280      	movs	r2, #128	; 0x80
 800b538:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800b53c:	2300      	movs	r3, #0
}
 800b53e:	4618      	mov	r0, r3
 800b540:	370c      	adds	r7, #12
 800b542:	46bd      	mov	sp, r7
 800b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b548:	4770      	bx	lr

0800b54a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b54a:	b480      	push	{r7}
 800b54c:	b083      	sub	sp, #12
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800b552:	2300      	movs	r3, #0
}
 800b554:	4618      	mov	r0, r3
 800b556:	370c      	adds	r7, #12
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800b560:	b480      	push	{r7}
 800b562:	b085      	sub	sp, #20
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b56e:	b29b      	uxth	r3, r3
 800b570:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b572:	68fb      	ldr	r3, [r7, #12]
}
 800b574:	4618      	mov	r0, r3
 800b576:	3714      	adds	r7, #20
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr

0800b580 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b580:	b480      	push	{r7}
 800b582:	b08b      	sub	sp, #44	; 0x2c
 800b584:	af00      	add	r7, sp, #0
 800b586:	60f8      	str	r0, [r7, #12]
 800b588:	60b9      	str	r1, [r7, #8]
 800b58a:	4611      	mov	r1, r2
 800b58c:	461a      	mov	r2, r3
 800b58e:	460b      	mov	r3, r1
 800b590:	80fb      	strh	r3, [r7, #6]
 800b592:	4613      	mov	r3, r2
 800b594:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b596:	88bb      	ldrh	r3, [r7, #4]
 800b598:	3301      	adds	r3, #1
 800b59a:	085b      	lsrs	r3, r3, #1
 800b59c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b5a6:	88fb      	ldrh	r3, [r7, #6]
 800b5a8:	005a      	lsls	r2, r3, #1
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	4413      	add	r3, r2
 800b5ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5b2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b5b4:	69bb      	ldr	r3, [r7, #24]
 800b5b6:	627b      	str	r3, [r7, #36]	; 0x24
 800b5b8:	e01e      	b.n	800b5f8 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800b5ba:	69fb      	ldr	r3, [r7, #28]
 800b5bc:	781b      	ldrb	r3, [r3, #0]
 800b5be:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b5c0:	69fb      	ldr	r3, [r7, #28]
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	781b      	ldrb	r3, [r3, #0]
 800b5c6:	021b      	lsls	r3, r3, #8
 800b5c8:	b21a      	sxth	r2, r3
 800b5ca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b5ce:	4313      	orrs	r3, r2
 800b5d0:	b21b      	sxth	r3, r3
 800b5d2:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b5d4:	6a3b      	ldr	r3, [r7, #32]
 800b5d6:	8a7a      	ldrh	r2, [r7, #18]
 800b5d8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b5da:	6a3b      	ldr	r3, [r7, #32]
 800b5dc:	3302      	adds	r3, #2
 800b5de:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800b5e0:	6a3b      	ldr	r3, [r7, #32]
 800b5e2:	3302      	adds	r3, #2
 800b5e4:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	3301      	adds	r3, #1
 800b5ea:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b5ec:	69fb      	ldr	r3, [r7, #28]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b5f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5f4:	3b01      	subs	r3, #1
 800b5f6:	627b      	str	r3, [r7, #36]	; 0x24
 800b5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d1dd      	bne.n	800b5ba <USB_WritePMA+0x3a>
  }
}
 800b5fe:	bf00      	nop
 800b600:	bf00      	nop
 800b602:	372c      	adds	r7, #44	; 0x2c
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr

0800b60c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b08b      	sub	sp, #44	; 0x2c
 800b610:	af00      	add	r7, sp, #0
 800b612:	60f8      	str	r0, [r7, #12]
 800b614:	60b9      	str	r1, [r7, #8]
 800b616:	4611      	mov	r1, r2
 800b618:	461a      	mov	r2, r3
 800b61a:	460b      	mov	r3, r1
 800b61c:	80fb      	strh	r3, [r7, #6]
 800b61e:	4613      	mov	r3, r2
 800b620:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b622:	88bb      	ldrh	r3, [r7, #4]
 800b624:	085b      	lsrs	r3, r3, #1
 800b626:	b29b      	uxth	r3, r3
 800b628:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b632:	88fb      	ldrh	r3, [r7, #6]
 800b634:	005a      	lsls	r2, r3, #1
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	4413      	add	r3, r2
 800b63a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b63e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b640:	69bb      	ldr	r3, [r7, #24]
 800b642:	627b      	str	r3, [r7, #36]	; 0x24
 800b644:	e01b      	b.n	800b67e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b646:	6a3b      	ldr	r3, [r7, #32]
 800b648:	881b      	ldrh	r3, [r3, #0]
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b64e:	6a3b      	ldr	r3, [r7, #32]
 800b650:	3302      	adds	r3, #2
 800b652:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	b2da      	uxtb	r2, r3
 800b658:	69fb      	ldr	r3, [r7, #28]
 800b65a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b65c:	69fb      	ldr	r3, [r7, #28]
 800b65e:	3301      	adds	r3, #1
 800b660:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	0a1b      	lsrs	r3, r3, #8
 800b666:	b2da      	uxtb	r2, r3
 800b668:	69fb      	ldr	r3, [r7, #28]
 800b66a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	3301      	adds	r3, #1
 800b670:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800b672:	6a3b      	ldr	r3, [r7, #32]
 800b674:	3302      	adds	r3, #2
 800b676:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800b678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67a:	3b01      	subs	r3, #1
 800b67c:	627b      	str	r3, [r7, #36]	; 0x24
 800b67e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b680:	2b00      	cmp	r3, #0
 800b682:	d1e0      	bne.n	800b646 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b684:	88bb      	ldrh	r3, [r7, #4]
 800b686:	f003 0301 	and.w	r3, r3, #1
 800b68a:	b29b      	uxth	r3, r3
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d007      	beq.n	800b6a0 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800b690:	6a3b      	ldr	r3, [r7, #32]
 800b692:	881b      	ldrh	r3, [r3, #0]
 800b694:	b29b      	uxth	r3, r3
 800b696:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	b2da      	uxtb	r2, r3
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	701a      	strb	r2, [r3, #0]
  }
}
 800b6a0:	bf00      	nop
 800b6a2:	372c      	adds	r7, #44	; 0x2c
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800b6bc:	2302      	movs	r3, #2
 800b6be:	2203      	movs	r2, #3
 800b6c0:	2181      	movs	r1, #129	; 0x81
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f001 fd95 	bl	800d1f2 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800b6ce:	2304      	movs	r3, #4
 800b6d0:	2203      	movs	r2, #3
 800b6d2:	2101      	movs	r1, #1
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f001 fd8c 	bl	800d1f2 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2201      	movs	r2, #1
 800b6de:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800b6e2:	2024      	movs	r0, #36	; 0x24
 800b6e4:	f001 fe9a 	bl	800d41c <USBD_static_malloc>
 800b6e8:	4602      	mov	r2, r0
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d102      	bne.n	800b700 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	73fb      	strb	r3, [r7, #15]
 800b6fe:	e012      	b.n	800b726 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b706:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	2200      	movs	r2, #0
 800b70c:	f883 2020 	strb.w	r2, [r3, #32]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800b71a:	68ba      	ldr	r2, [r7, #8]
 800b71c:	230d      	movs	r3, #13
 800b71e:	2101      	movs	r1, #1
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f001 fe58 	bl	800d3d6 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800b726:	7bfb      	ldrb	r3, [r7, #15]
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3710      	adds	r7, #16
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b082      	sub	sp, #8
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	460b      	mov	r3, r1
 800b73a:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800b73c:	2181      	movs	r1, #129	; 0x81
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f001 fd7d 	bl	800d23e <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2200      	movs	r2, #0
 800b748:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800b74a:	2101      	movs	r1, #1
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f001 fd76 	bl	800d23e <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b760:	2b00      	cmp	r3, #0
 800b762:	d00e      	beq.n	800b782 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b76a:	689b      	ldr	r3, [r3, #8]
 800b76c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b774:	4618      	mov	r0, r3
 800b776:	f001 fe5f 	bl	800d438 <USBD_static_free>
    pdev->pClassData = NULL;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2200      	movs	r2, #0
 800b77e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 800b782:	2300      	movs	r3, #0
}
 800b784:	4618      	mov	r0, r3
 800b786:	3708      	adds	r7, #8
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b088      	sub	sp, #32
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b79c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d051      	beq.n	800b85e <USBD_CUSTOM_HID_Setup+0xd2>
 800b7ba:	2b20      	cmp	r3, #32
 800b7bc:	f040 80d8 	bne.w	800b970 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	785b      	ldrb	r3, [r3, #1]
 800b7c4:	3b02      	subs	r3, #2
 800b7c6:	2b09      	cmp	r3, #9
 800b7c8:	d841      	bhi.n	800b84e <USBD_CUSTOM_HID_Setup+0xc2>
 800b7ca:	a201      	add	r2, pc, #4	; (adr r2, 800b7d0 <USBD_CUSTOM_HID_Setup+0x44>)
 800b7cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d0:	0800b829 	.word	0x0800b829
 800b7d4:	0800b807 	.word	0x0800b807
 800b7d8:	0800b84f 	.word	0x0800b84f
 800b7dc:	0800b84f 	.word	0x0800b84f
 800b7e0:	0800b84f 	.word	0x0800b84f
 800b7e4:	0800b84f 	.word	0x0800b84f
 800b7e8:	0800b84f 	.word	0x0800b84f
 800b7ec:	0800b839 	.word	0x0800b839
 800b7f0:	0800b817 	.word	0x0800b817
 800b7f4:	0800b7f9 	.word	0x0800b7f9
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	885b      	ldrh	r3, [r3, #2]
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	461a      	mov	r2, r3
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	611a      	str	r2, [r3, #16]
          break;
 800b804:	e02a      	b.n	800b85c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800b806:	693b      	ldr	r3, [r7, #16]
 800b808:	3310      	adds	r3, #16
 800b80a:	2201      	movs	r2, #1
 800b80c:	4619      	mov	r1, r3
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f001 f9a1 	bl	800cb56 <USBD_CtlSendData>
          break;
 800b814:	e022      	b.n	800b85c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	885b      	ldrh	r3, [r3, #2]
 800b81a:	0a1b      	lsrs	r3, r3, #8
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	461a      	mov	r2, r3
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	615a      	str	r2, [r3, #20]
          break;
 800b826:	e019      	b.n	800b85c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	3314      	adds	r3, #20
 800b82c:	2201      	movs	r2, #1
 800b82e:	4619      	mov	r1, r3
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f001 f990 	bl	800cb56 <USBD_CtlSendData>
          break;
 800b836:	e011      	b.n	800b85c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	2201      	movs	r2, #1
 800b83c:	61da      	str	r2, [r3, #28]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800b83e:	6939      	ldr	r1, [r7, #16]
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	88db      	ldrh	r3, [r3, #6]
 800b844:	461a      	mov	r2, r3
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f001 f9b3 	bl	800cbb2 <USBD_CtlPrepareRx>
          break;
 800b84c:	e006      	b.n	800b85c <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 800b84e:	6839      	ldr	r1, [r7, #0]
 800b850:	6878      	ldr	r0, [r7, #4]
 800b852:	f001 f915 	bl	800ca80 <USBD_CtlError>
          ret = USBD_FAIL;
 800b856:	2302      	movs	r3, #2
 800b858:	75fb      	strb	r3, [r7, #23]
          break;
 800b85a:	bf00      	nop
      }
      break;
 800b85c:	e08f      	b.n	800b97e <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	785b      	ldrb	r3, [r3, #1]
 800b862:	2b0b      	cmp	r3, #11
 800b864:	d87c      	bhi.n	800b960 <USBD_CUSTOM_HID_Setup+0x1d4>
 800b866:	a201      	add	r2, pc, #4	; (adr r2, 800b86c <USBD_CUSTOM_HID_Setup+0xe0>)
 800b868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b86c:	0800b89d 	.word	0x0800b89d
 800b870:	0800b961 	.word	0x0800b961
 800b874:	0800b961 	.word	0x0800b961
 800b878:	0800b961 	.word	0x0800b961
 800b87c:	0800b961 	.word	0x0800b961
 800b880:	0800b961 	.word	0x0800b961
 800b884:	0800b8c5 	.word	0x0800b8c5
 800b888:	0800b961 	.word	0x0800b961
 800b88c:	0800b961 	.word	0x0800b961
 800b890:	0800b961 	.word	0x0800b961
 800b894:	0800b913 	.word	0x0800b913
 800b898:	0800b93b 	.word	0x0800b93b
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8a2:	2b03      	cmp	r3, #3
 800b8a4:	d107      	bne.n	800b8b6 <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b8a6:	f107 030e 	add.w	r3, r7, #14
 800b8aa:	2202      	movs	r2, #2
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f001 f951 	bl	800cb56 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8b4:	e05b      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800b8b6:	6839      	ldr	r1, [r7, #0]
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f001 f8e1 	bl	800ca80 <USBD_CtlError>
            ret = USBD_FAIL;
 800b8be:	2302      	movs	r3, #2
 800b8c0:	75fb      	strb	r3, [r7, #23]
          break;
 800b8c2:	e054      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	885b      	ldrh	r3, [r3, #2]
 800b8c8:	0a1b      	lsrs	r3, r3, #8
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	2b22      	cmp	r3, #34	; 0x22
 800b8ce:	d10b      	bne.n	800b8e8 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	88db      	ldrh	r3, [r3, #6]
 800b8d4:	2b23      	cmp	r3, #35	; 0x23
 800b8d6:	bf28      	it	cs
 800b8d8:	2323      	movcs	r3, #35	; 0x23
 800b8da:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	61bb      	str	r3, [r7, #24]
 800b8e6:	e00d      	b.n	800b904 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	885b      	ldrh	r3, [r3, #2]
 800b8ec:	0a1b      	lsrs	r3, r3, #8
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	2b21      	cmp	r3, #33	; 0x21
 800b8f2:	d107      	bne.n	800b904 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800b8f4:	4b24      	ldr	r3, [pc, #144]	; (800b988 <USBD_CUSTOM_HID_Setup+0x1fc>)
 800b8f6:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	88db      	ldrh	r3, [r3, #6]
 800b8fc:	2b09      	cmp	r3, #9
 800b8fe:	bf28      	it	cs
 800b900:	2309      	movcs	r3, #9
 800b902:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800b904:	8bfb      	ldrh	r3, [r7, #30]
 800b906:	461a      	mov	r2, r3
 800b908:	69b9      	ldr	r1, [r7, #24]
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f001 f923 	bl	800cb56 <USBD_CtlSendData>
          break;
 800b910:	e02d      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b918:	2b03      	cmp	r3, #3
 800b91a:	d107      	bne.n	800b92c <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800b91c:	693b      	ldr	r3, [r7, #16]
 800b91e:	3318      	adds	r3, #24
 800b920:	2201      	movs	r2, #1
 800b922:	4619      	mov	r1, r3
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f001 f916 	bl	800cb56 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b92a:	e020      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800b92c:	6839      	ldr	r1, [r7, #0]
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f001 f8a6 	bl	800ca80 <USBD_CtlError>
            ret = USBD_FAIL;
 800b934:	2302      	movs	r3, #2
 800b936:	75fb      	strb	r3, [r7, #23]
          break;
 800b938:	e019      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b940:	2b03      	cmp	r3, #3
 800b942:	d106      	bne.n	800b952 <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	885b      	ldrh	r3, [r3, #2]
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	461a      	mov	r2, r3
 800b94c:	693b      	ldr	r3, [r7, #16]
 800b94e:	619a      	str	r2, [r3, #24]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b950:	e00d      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800b952:	6839      	ldr	r1, [r7, #0]
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f001 f893 	bl	800ca80 <USBD_CtlError>
            ret = USBD_FAIL;
 800b95a:	2302      	movs	r3, #2
 800b95c:	75fb      	strb	r3, [r7, #23]
          break;
 800b95e:	e006      	b.n	800b96e <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 800b960:	6839      	ldr	r1, [r7, #0]
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f001 f88c 	bl	800ca80 <USBD_CtlError>
          ret = USBD_FAIL;
 800b968:	2302      	movs	r3, #2
 800b96a:	75fb      	strb	r3, [r7, #23]
          break;
 800b96c:	bf00      	nop
      }
      break;
 800b96e:	e006      	b.n	800b97e <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 800b970:	6839      	ldr	r1, [r7, #0]
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f001 f884 	bl	800ca80 <USBD_CtlError>
      ret = USBD_FAIL;
 800b978:	2302      	movs	r3, #2
 800b97a:	75fb      	strb	r3, [r7, #23]
      break;
 800b97c:	bf00      	nop
  }
  return ret;
 800b97e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b980:	4618      	mov	r0, r3
 800b982:	3720      	adds	r7, #32
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}
 800b988:	200000d0 	.word	0x200000d0

0800b98c <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b086      	sub	sp, #24
 800b990:	af00      	add	r7, sp, #0
 800b992:	60f8      	str	r0, [r7, #12]
 800b994:	60b9      	str	r1, [r7, #8]
 800b996:	4613      	mov	r3, r2
 800b998:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9a0:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9a8:	2b03      	cmp	r3, #3
 800b9aa:	d111      	bne.n	800b9d0 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d10a      	bne.n	800b9cc <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	f883 2020 	strb.w	r2, [r3, #32]
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800b9be:	88fb      	ldrh	r3, [r7, #6]
 800b9c0:	68ba      	ldr	r2, [r7, #8]
 800b9c2:	2181      	movs	r1, #129	; 0x81
 800b9c4:	68f8      	ldr	r0, [r7, #12]
 800b9c6:	f001 fce3 	bl	800d390 <USBD_LL_Transmit>
 800b9ca:	e001      	b.n	800b9d0 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	e000      	b.n	800b9d2 <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 800b9d0:	2300      	movs	r3, #0
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3718      	adds	r7, #24
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}
	...

0800b9dc <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b083      	sub	sp, #12
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2229      	movs	r2, #41	; 0x29
 800b9e8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800b9ea:	4b03      	ldr	r3, [pc, #12]	; (800b9f8 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr
 800b9f8:	2000004c 	.word	0x2000004c

0800b9fc <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2229      	movs	r2, #41	; 0x29
 800ba08:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800ba0a:	4b03      	ldr	r3, [pc, #12]	; (800ba18 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	370c      	adds	r7, #12
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr
 800ba18:	20000078 	.word	0x20000078

0800ba1c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b083      	sub	sp, #12
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2229      	movs	r2, #41	; 0x29
 800ba28:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800ba2a:	4b03      	ldr	r3, [pc, #12]	; (800ba38 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	370c      	adds	r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr
 800ba38:	200000a4 	.word	0x200000a4

0800ba3c <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b083      	sub	sp, #12
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
 800ba44:	460b      	mov	r3, r1
 800ba46:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba4e:	2200      	movs	r2, #0
 800ba50:	f883 2020 	strb.w	r2, [r3, #32]

  return USBD_OK;
 800ba54:	2300      	movs	r3, #0
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	370c      	adds	r7, #12
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr

0800ba62 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800ba62:	b580      	push	{r7, lr}
 800ba64:	b084      	sub	sp, #16
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	6078      	str	r0, [r7, #4]
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba74:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	68fa      	ldr	r2, [r7, #12]
 800ba80:	4610      	mov	r0, r2
 800ba82:	4798      	blx	r3

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800ba84:	68fa      	ldr	r2, [r7, #12]
 800ba86:	230d      	movs	r3, #13
 800ba88:	2101      	movs	r1, #1
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f001 fca3 	bl	800d3d6 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800ba90:	2300      	movs	r3, #0
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3710      	adds	r7, #16
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}

0800ba9a <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ba9a:	b580      	push	{r7, lr}
 800ba9c:	b084      	sub	sp, #16
 800ba9e:	af00      	add	r7, sp, #0
 800baa0:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baa8:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	69db      	ldr	r3, [r3, #28]
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d109      	bne.n	800bac6 <USBD_CUSTOM_HID_EP0_RxReady+0x2c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bab8:	68db      	ldr	r3, [r3, #12]
 800baba:	68fa      	ldr	r2, [r7, #12]
 800babc:	4610      	mov	r0, r2
 800babe:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2200      	movs	r2, #0
 800bac4:	61da      	str	r2, [r3, #28]
  }

  return USBD_OK;
 800bac6:	2300      	movs	r3, #0
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3710      	adds	r7, #16
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800bad0:	b480      	push	{r7}
 800bad2:	b083      	sub	sp, #12
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	220a      	movs	r2, #10
 800badc:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800bade:	4b03      	ldr	r3, [pc, #12]	; (800baec <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr
 800baec:	200000dc 	.word	0x200000dc

0800baf0 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b085      	sub	sp, #20
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
 800baf8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800bafa:	2302      	movs	r3, #2
 800bafc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d005      	beq.n	800bb10 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	683a      	ldr	r2, [r7, #0]
 800bb08:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3714      	adds	r7, #20
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr

0800bb1e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bb1e:	b580      	push	{r7, lr}
 800bb20:	b084      	sub	sp, #16
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	60f8      	str	r0, [r7, #12]
 800bb26:	60b9      	str	r1, [r7, #8]
 800bb28:	4613      	mov	r3, r2
 800bb2a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d101      	bne.n	800bb36 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bb32:	2302      	movs	r3, #2
 800bb34:	e01a      	b.n	800bb6c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d003      	beq.n	800bb48 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d003      	beq.n	800bb56 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	68ba      	ldr	r2, [r7, #8]
 800bb52:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	2201      	movs	r2, #1
 800bb5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	79fa      	ldrb	r2, [r7, #7]
 800bb62:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f001 fad9 	bl	800d11c <USBD_LL_Init>

  return USBD_OK;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3710      	adds	r7, #16
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b085      	sub	sp, #20
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d006      	beq.n	800bb96 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	683a      	ldr	r2, [r7, #0]
 800bb8c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800bb90:	2300      	movs	r3, #0
 800bb92:	73fb      	strb	r3, [r7, #15]
 800bb94:	e001      	b.n	800bb9a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800bb96:	2302      	movs	r3, #2
 800bb98:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bb9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3714      	adds	r7, #20
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr

0800bba8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f001 fb03 	bl	800d1bc <USBD_LL_Start>

  return USBD_OK;
 800bbb6:	2300      	movs	r3, #0
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3708      	adds	r7, #8
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}

0800bbc0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800bbc0:	b480      	push	{r7}
 800bbc2:	b083      	sub	sp, #12
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bbc8:	2300      	movs	r3, #0
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	370c      	adds	r7, #12
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b084      	sub	sp, #16
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
 800bbde:	460b      	mov	r3, r1
 800bbe0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800bbe2:	2302      	movs	r3, #2
 800bbe4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d00c      	beq.n	800bc0a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	78fa      	ldrb	r2, [r7, #3]
 800bbfa:	4611      	mov	r1, r2
 800bbfc:	6878      	ldr	r0, [r7, #4]
 800bbfe:	4798      	blx	r3
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d101      	bne.n	800bc0a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800bc06:	2300      	movs	r3, #0
 800bc08:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800bc0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3710      	adds	r7, #16
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b082      	sub	sp, #8
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc26:	685b      	ldr	r3, [r3, #4]
 800bc28:	78fa      	ldrb	r2, [r7, #3]
 800bc2a:	4611      	mov	r1, r2
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	4798      	blx	r3

  return USBD_OK;
 800bc30:	2300      	movs	r3, #0
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3708      	adds	r7, #8
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b082      	sub	sp, #8
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
 800bc42:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bc4a:	6839      	ldr	r1, [r7, #0]
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f000 feda 	bl	800ca06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2201      	movs	r2, #1
 800bc56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800bc60:	461a      	mov	r2, r3
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800bc6e:	f003 031f 	and.w	r3, r3, #31
 800bc72:	2b02      	cmp	r3, #2
 800bc74:	d016      	beq.n	800bca4 <USBD_LL_SetupStage+0x6a>
 800bc76:	2b02      	cmp	r3, #2
 800bc78:	d81c      	bhi.n	800bcb4 <USBD_LL_SetupStage+0x7a>
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d002      	beq.n	800bc84 <USBD_LL_SetupStage+0x4a>
 800bc7e:	2b01      	cmp	r3, #1
 800bc80:	d008      	beq.n	800bc94 <USBD_LL_SetupStage+0x5a>
 800bc82:	e017      	b.n	800bcb4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bc8a:	4619      	mov	r1, r3
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 f9cd 	bl	800c02c <USBD_StdDevReq>
      break;
 800bc92:	e01a      	b.n	800bcca <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 fa2f 	bl	800c100 <USBD_StdItfReq>
      break;
 800bca2:	e012      	b.n	800bcca <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bcaa:	4619      	mov	r1, r3
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f000 fa6f 	bl	800c190 <USBD_StdEPReq>
      break;
 800bcb2:	e00a      	b.n	800bcca <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800bcba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f001 fada 	bl	800d27c <USBD_LL_StallEP>
      break;
 800bcc8:	bf00      	nop
  }

  return USBD_OK;
 800bcca:	2300      	movs	r3, #0
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3708      	adds	r7, #8
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b086      	sub	sp, #24
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	60f8      	str	r0, [r7, #12]
 800bcdc:	460b      	mov	r3, r1
 800bcde:	607a      	str	r2, [r7, #4]
 800bce0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800bce2:	7afb      	ldrb	r3, [r7, #11]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d14b      	bne.n	800bd80 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800bcee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bcf6:	2b03      	cmp	r3, #3
 800bcf8:	d134      	bne.n	800bd64 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800bcfa:	697b      	ldr	r3, [r7, #20]
 800bcfc:	68da      	ldr	r2, [r3, #12]
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	691b      	ldr	r3, [r3, #16]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d919      	bls.n	800bd3a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	68da      	ldr	r2, [r3, #12]
 800bd0a:	697b      	ldr	r3, [r7, #20]
 800bd0c:	691b      	ldr	r3, [r3, #16]
 800bd0e:	1ad2      	subs	r2, r2, r3
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	68da      	ldr	r2, [r3, #12]
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	d203      	bcs.n	800bd28 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	e002      	b.n	800bd2e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	461a      	mov	r2, r3
 800bd30:	6879      	ldr	r1, [r7, #4]
 800bd32:	68f8      	ldr	r0, [r7, #12]
 800bd34:	f000 ff5b 	bl	800cbee <USBD_CtlContinueRx>
 800bd38:	e038      	b.n	800bdac <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd40:	691b      	ldr	r3, [r3, #16]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d00a      	beq.n	800bd5c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bd4c:	2b03      	cmp	r3, #3
 800bd4e:	d105      	bne.n	800bd5c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd56:	691b      	ldr	r3, [r3, #16]
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800bd5c:	68f8      	ldr	r0, [r7, #12]
 800bd5e:	f000 ff58 	bl	800cc12 <USBD_CtlSendStatus>
 800bd62:	e023      	b.n	800bdac <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bd6a:	2b05      	cmp	r3, #5
 800bd6c:	d11e      	bne.n	800bdac <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2200      	movs	r2, #0
 800bd72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800bd76:	2100      	movs	r1, #0
 800bd78:	68f8      	ldr	r0, [r7, #12]
 800bd7a:	f001 fa7f 	bl	800d27c <USBD_LL_StallEP>
 800bd7e:	e015      	b.n	800bdac <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd86:	699b      	ldr	r3, [r3, #24]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d00d      	beq.n	800bda8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800bd92:	2b03      	cmp	r3, #3
 800bd94:	d108      	bne.n	800bda8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd9c:	699b      	ldr	r3, [r3, #24]
 800bd9e:	7afa      	ldrb	r2, [r7, #11]
 800bda0:	4611      	mov	r1, r2
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	4798      	blx	r3
 800bda6:	e001      	b.n	800bdac <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bda8:	2302      	movs	r3, #2
 800bdaa:	e000      	b.n	800bdae <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800bdac:	2300      	movs	r3, #0
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	3718      	adds	r7, #24
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}

0800bdb6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bdb6:	b580      	push	{r7, lr}
 800bdb8:	b086      	sub	sp, #24
 800bdba:	af00      	add	r7, sp, #0
 800bdbc:	60f8      	str	r0, [r7, #12]
 800bdbe:	460b      	mov	r3, r1
 800bdc0:	607a      	str	r2, [r7, #4]
 800bdc2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800bdc4:	7afb      	ldrb	r3, [r7, #11]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d17f      	bne.n	800beca <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	3314      	adds	r3, #20
 800bdce:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bdd6:	2b02      	cmp	r3, #2
 800bdd8:	d15c      	bne.n	800be94 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	68da      	ldr	r2, [r3, #12]
 800bdde:	697b      	ldr	r3, [r7, #20]
 800bde0:	691b      	ldr	r3, [r3, #16]
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d915      	bls.n	800be12 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	68da      	ldr	r2, [r3, #12]
 800bdea:	697b      	ldr	r3, [r7, #20]
 800bdec:	691b      	ldr	r3, [r3, #16]
 800bdee:	1ad2      	subs	r2, r2, r3
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	68db      	ldr	r3, [r3, #12]
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	461a      	mov	r2, r3
 800bdfc:	6879      	ldr	r1, [r7, #4]
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	f000 fec5 	bl	800cb8e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be04:	2300      	movs	r3, #0
 800be06:	2200      	movs	r2, #0
 800be08:	2100      	movs	r1, #0
 800be0a:	68f8      	ldr	r0, [r7, #12]
 800be0c:	f001 fae3 	bl	800d3d6 <USBD_LL_PrepareReceive>
 800be10:	e04e      	b.n	800beb0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800be12:	697b      	ldr	r3, [r7, #20]
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	697a      	ldr	r2, [r7, #20]
 800be18:	6912      	ldr	r2, [r2, #16]
 800be1a:	fbb3 f1f2 	udiv	r1, r3, r2
 800be1e:	fb01 f202 	mul.w	r2, r1, r2
 800be22:	1a9b      	subs	r3, r3, r2
 800be24:	2b00      	cmp	r3, #0
 800be26:	d11c      	bne.n	800be62 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	689a      	ldr	r2, [r3, #8]
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800be30:	429a      	cmp	r2, r3
 800be32:	d316      	bcc.n	800be62 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	689a      	ldr	r2, [r3, #8]
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800be3e:	429a      	cmp	r2, r3
 800be40:	d20f      	bcs.n	800be62 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800be42:	2200      	movs	r2, #0
 800be44:	2100      	movs	r1, #0
 800be46:	68f8      	ldr	r0, [r7, #12]
 800be48:	f000 fea1 	bl	800cb8e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	2200      	movs	r2, #0
 800be50:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be54:	2300      	movs	r3, #0
 800be56:	2200      	movs	r2, #0
 800be58:	2100      	movs	r1, #0
 800be5a:	68f8      	ldr	r0, [r7, #12]
 800be5c:	f001 fabb 	bl	800d3d6 <USBD_LL_PrepareReceive>
 800be60:	e026      	b.n	800beb0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d00a      	beq.n	800be84 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800be74:	2b03      	cmp	r3, #3
 800be76:	d105      	bne.n	800be84 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	68f8      	ldr	r0, [r7, #12]
 800be82:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800be84:	2180      	movs	r1, #128	; 0x80
 800be86:	68f8      	ldr	r0, [r7, #12]
 800be88:	f001 f9f8 	bl	800d27c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f000 fed3 	bl	800cc38 <USBD_CtlReceiveStatus>
 800be92:	e00d      	b.n	800beb0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800be9a:	2b04      	cmp	r3, #4
 800be9c:	d004      	beq.n	800bea8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d103      	bne.n	800beb0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800bea8:	2180      	movs	r1, #128	; 0x80
 800beaa:	68f8      	ldr	r0, [r7, #12]
 800beac:	f001 f9e6 	bl	800d27c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800beb6:	2b01      	cmp	r3, #1
 800beb8:	d11d      	bne.n	800bef6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800beba:	68f8      	ldr	r0, [r7, #12]
 800bebc:	f7ff fe80 	bl	800bbc0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	2200      	movs	r2, #0
 800bec4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800bec8:	e015      	b.n	800bef6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bed0:	695b      	ldr	r3, [r3, #20]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d00d      	beq.n	800bef2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800bedc:	2b03      	cmp	r3, #3
 800bede:	d108      	bne.n	800bef2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bee6:	695b      	ldr	r3, [r3, #20]
 800bee8:	7afa      	ldrb	r2, [r7, #11]
 800beea:	4611      	mov	r1, r2
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	4798      	blx	r3
 800bef0:	e001      	b.n	800bef6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bef2:	2302      	movs	r3, #2
 800bef4:	e000      	b.n	800bef8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800bef6:	2300      	movs	r3, #0
}
 800bef8:	4618      	mov	r0, r3
 800befa:	3718      	adds	r7, #24
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b082      	sub	sp, #8
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf08:	2340      	movs	r3, #64	; 0x40
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f001 f96f 	bl	800d1f2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2201      	movs	r2, #1
 800bf18:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2240      	movs	r2, #64	; 0x40
 800bf20:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf24:	2340      	movs	r3, #64	; 0x40
 800bf26:	2200      	movs	r2, #0
 800bf28:	2180      	movs	r1, #128	; 0x80
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f001 f961 	bl	800d1f2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2201      	movs	r2, #1
 800bf34:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2240      	movs	r2, #64	; 0x40
 800bf3a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2200      	movs	r2, #0
 800bf50:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2200      	movs	r2, #0
 800bf56:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d009      	beq.n	800bf78 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	687a      	ldr	r2, [r7, #4]
 800bf6e:	6852      	ldr	r2, [r2, #4]
 800bf70:	b2d2      	uxtb	r2, r2
 800bf72:	4611      	mov	r1, r2
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	4798      	blx	r3
  }

  return USBD_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bf82:	b480      	push	{r7}
 800bf84:	b083      	sub	sp, #12
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	78fa      	ldrb	r2, [r7, #3]
 800bf92:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bf94:	2300      	movs	r3, #0
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	370c      	adds	r7, #12
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr

0800bfa2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bfa2:	b480      	push	{r7}
 800bfa4:	b083      	sub	sp, #12
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2204      	movs	r2, #4
 800bfba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bfbe:	2300      	movs	r3, #0
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b083      	sub	sp, #12
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bfda:	2b04      	cmp	r3, #4
 800bfdc:	d105      	bne.n	800bfea <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800bfea:	2300      	movs	r3, #0
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	370c      	adds	r7, #12
 800bff0:	46bd      	mov	sp, r7
 800bff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff6:	4770      	bx	lr

0800bff8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c006:	2b03      	cmp	r3, #3
 800c008:	d10b      	bne.n	800c022 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c010:	69db      	ldr	r3, [r3, #28]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d005      	beq.n	800c022 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c01c:	69db      	ldr	r3, [r3, #28]
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c022:	2300      	movs	r3, #0
}
 800c024:	4618      	mov	r0, r3
 800c026:	3708      	adds	r7, #8
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}

0800c02c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b084      	sub	sp, #16
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c036:	2300      	movs	r3, #0
 800c038:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c042:	2b40      	cmp	r3, #64	; 0x40
 800c044:	d005      	beq.n	800c052 <USBD_StdDevReq+0x26>
 800c046:	2b40      	cmp	r3, #64	; 0x40
 800c048:	d84f      	bhi.n	800c0ea <USBD_StdDevReq+0xbe>
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d009      	beq.n	800c062 <USBD_StdDevReq+0x36>
 800c04e:	2b20      	cmp	r3, #32
 800c050:	d14b      	bne.n	800c0ea <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c058:	689b      	ldr	r3, [r3, #8]
 800c05a:	6839      	ldr	r1, [r7, #0]
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	4798      	blx	r3
      break;
 800c060:	e048      	b.n	800c0f4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	785b      	ldrb	r3, [r3, #1]
 800c066:	2b09      	cmp	r3, #9
 800c068:	d839      	bhi.n	800c0de <USBD_StdDevReq+0xb2>
 800c06a:	a201      	add	r2, pc, #4	; (adr r2, 800c070 <USBD_StdDevReq+0x44>)
 800c06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c070:	0800c0c1 	.word	0x0800c0c1
 800c074:	0800c0d5 	.word	0x0800c0d5
 800c078:	0800c0df 	.word	0x0800c0df
 800c07c:	0800c0cb 	.word	0x0800c0cb
 800c080:	0800c0df 	.word	0x0800c0df
 800c084:	0800c0a3 	.word	0x0800c0a3
 800c088:	0800c099 	.word	0x0800c099
 800c08c:	0800c0df 	.word	0x0800c0df
 800c090:	0800c0b7 	.word	0x0800c0b7
 800c094:	0800c0ad 	.word	0x0800c0ad
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c098:	6839      	ldr	r1, [r7, #0]
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 f9dc 	bl	800c458 <USBD_GetDescriptor>
          break;
 800c0a0:	e022      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c0a2:	6839      	ldr	r1, [r7, #0]
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	f000 fb3f 	bl	800c728 <USBD_SetAddress>
          break;
 800c0aa:	e01d      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c0ac:	6839      	ldr	r1, [r7, #0]
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f000 fb7e 	bl	800c7b0 <USBD_SetConfig>
          break;
 800c0b4:	e018      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c0b6:	6839      	ldr	r1, [r7, #0]
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 fc07 	bl	800c8cc <USBD_GetConfig>
          break;
 800c0be:	e013      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c0c0:	6839      	ldr	r1, [r7, #0]
 800c0c2:	6878      	ldr	r0, [r7, #4]
 800c0c4:	f000 fc37 	bl	800c936 <USBD_GetStatus>
          break;
 800c0c8:	e00e      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c0ca:	6839      	ldr	r1, [r7, #0]
 800c0cc:	6878      	ldr	r0, [r7, #4]
 800c0ce:	f000 fc65 	bl	800c99c <USBD_SetFeature>
          break;
 800c0d2:	e009      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c0d4:	6839      	ldr	r1, [r7, #0]
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 fc74 	bl	800c9c4 <USBD_ClrFeature>
          break;
 800c0dc:	e004      	b.n	800c0e8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800c0de:	6839      	ldr	r1, [r7, #0]
 800c0e0:	6878      	ldr	r0, [r7, #4]
 800c0e2:	f000 fccd 	bl	800ca80 <USBD_CtlError>
          break;
 800c0e6:	bf00      	nop
      }
      break;
 800c0e8:	e004      	b.n	800c0f4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800c0ea:	6839      	ldr	r1, [r7, #0]
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	f000 fcc7 	bl	800ca80 <USBD_CtlError>
      break;
 800c0f2:	bf00      	nop
  }

  return ret;
 800c0f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3710      	adds	r7, #16
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop

0800c100 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c10a:	2300      	movs	r3, #0
 800c10c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c116:	2b40      	cmp	r3, #64	; 0x40
 800c118:	d005      	beq.n	800c126 <USBD_StdItfReq+0x26>
 800c11a:	2b40      	cmp	r3, #64	; 0x40
 800c11c:	d82e      	bhi.n	800c17c <USBD_StdItfReq+0x7c>
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d001      	beq.n	800c126 <USBD_StdItfReq+0x26>
 800c122:	2b20      	cmp	r3, #32
 800c124:	d12a      	bne.n	800c17c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c12c:	3b01      	subs	r3, #1
 800c12e:	2b02      	cmp	r3, #2
 800c130:	d81d      	bhi.n	800c16e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	889b      	ldrh	r3, [r3, #4]
 800c136:	b2db      	uxtb	r3, r3
 800c138:	2b01      	cmp	r3, #1
 800c13a:	d813      	bhi.n	800c164 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c142:	689b      	ldr	r3, [r3, #8]
 800c144:	6839      	ldr	r1, [r7, #0]
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	4798      	blx	r3
 800c14a:	4603      	mov	r3, r0
 800c14c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	88db      	ldrh	r3, [r3, #6]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d110      	bne.n	800c178 <USBD_StdItfReq+0x78>
 800c156:	7bfb      	ldrb	r3, [r7, #15]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d10d      	bne.n	800c178 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f000 fd58 	bl	800cc12 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c162:	e009      	b.n	800c178 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800c164:	6839      	ldr	r1, [r7, #0]
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f000 fc8a 	bl	800ca80 <USBD_CtlError>
          break;
 800c16c:	e004      	b.n	800c178 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800c16e:	6839      	ldr	r1, [r7, #0]
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f000 fc85 	bl	800ca80 <USBD_CtlError>
          break;
 800c176:	e000      	b.n	800c17a <USBD_StdItfReq+0x7a>
          break;
 800c178:	bf00      	nop
      }
      break;
 800c17a:	e004      	b.n	800c186 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800c17c:	6839      	ldr	r1, [r7, #0]
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f000 fc7e 	bl	800ca80 <USBD_CtlError>
      break;
 800c184:	bf00      	nop
  }

  return USBD_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3710      	adds	r7, #16
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}

0800c190 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b084      	sub	sp, #16
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c19a:	2300      	movs	r3, #0
 800c19c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	889b      	ldrh	r3, [r3, #4]
 800c1a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	781b      	ldrb	r3, [r3, #0]
 800c1a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c1ac:	2b40      	cmp	r3, #64	; 0x40
 800c1ae:	d007      	beq.n	800c1c0 <USBD_StdEPReq+0x30>
 800c1b0:	2b40      	cmp	r3, #64	; 0x40
 800c1b2:	f200 8146 	bhi.w	800c442 <USBD_StdEPReq+0x2b2>
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d00a      	beq.n	800c1d0 <USBD_StdEPReq+0x40>
 800c1ba:	2b20      	cmp	r3, #32
 800c1bc:	f040 8141 	bne.w	800c442 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	6839      	ldr	r1, [r7, #0]
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	4798      	blx	r3
      break;
 800c1ce:	e13d      	b.n	800c44c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c1d8:	2b20      	cmp	r3, #32
 800c1da:	d10a      	bne.n	800c1f2 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1e2:	689b      	ldr	r3, [r3, #8]
 800c1e4:	6839      	ldr	r1, [r7, #0]
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	4798      	blx	r3
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c1ee:	7bfb      	ldrb	r3, [r7, #15]
 800c1f0:	e12d      	b.n	800c44e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	785b      	ldrb	r3, [r3, #1]
 800c1f6:	2b03      	cmp	r3, #3
 800c1f8:	d007      	beq.n	800c20a <USBD_StdEPReq+0x7a>
 800c1fa:	2b03      	cmp	r3, #3
 800c1fc:	f300 811b 	bgt.w	800c436 <USBD_StdEPReq+0x2a6>
 800c200:	2b00      	cmp	r3, #0
 800c202:	d072      	beq.n	800c2ea <USBD_StdEPReq+0x15a>
 800c204:	2b01      	cmp	r3, #1
 800c206:	d03a      	beq.n	800c27e <USBD_StdEPReq+0xee>
 800c208:	e115      	b.n	800c436 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c210:	2b02      	cmp	r3, #2
 800c212:	d002      	beq.n	800c21a <USBD_StdEPReq+0x8a>
 800c214:	2b03      	cmp	r3, #3
 800c216:	d015      	beq.n	800c244 <USBD_StdEPReq+0xb4>
 800c218:	e02b      	b.n	800c272 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c21a:	7bbb      	ldrb	r3, [r7, #14]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00c      	beq.n	800c23a <USBD_StdEPReq+0xaa>
 800c220:	7bbb      	ldrb	r3, [r7, #14]
 800c222:	2b80      	cmp	r3, #128	; 0x80
 800c224:	d009      	beq.n	800c23a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c226:	7bbb      	ldrb	r3, [r7, #14]
 800c228:	4619      	mov	r1, r3
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f001 f826 	bl	800d27c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c230:	2180      	movs	r1, #128	; 0x80
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f001 f822 	bl	800d27c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c238:	e020      	b.n	800c27c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800c23a:	6839      	ldr	r1, [r7, #0]
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 fc1f 	bl	800ca80 <USBD_CtlError>
              break;
 800c242:	e01b      	b.n	800c27c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	885b      	ldrh	r3, [r3, #2]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d10e      	bne.n	800c26a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800c24c:	7bbb      	ldrb	r3, [r7, #14]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d00b      	beq.n	800c26a <USBD_StdEPReq+0xda>
 800c252:	7bbb      	ldrb	r3, [r7, #14]
 800c254:	2b80      	cmp	r3, #128	; 0x80
 800c256:	d008      	beq.n	800c26a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	88db      	ldrh	r3, [r3, #6]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d104      	bne.n	800c26a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c260:	7bbb      	ldrb	r3, [r7, #14]
 800c262:	4619      	mov	r1, r3
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f001 f809 	bl	800d27c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f000 fcd1 	bl	800cc12 <USBD_CtlSendStatus>

              break;
 800c270:	e004      	b.n	800c27c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800c272:	6839      	ldr	r1, [r7, #0]
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f000 fc03 	bl	800ca80 <USBD_CtlError>
              break;
 800c27a:	bf00      	nop
          }
          break;
 800c27c:	e0e0      	b.n	800c440 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c284:	2b02      	cmp	r3, #2
 800c286:	d002      	beq.n	800c28e <USBD_StdEPReq+0xfe>
 800c288:	2b03      	cmp	r3, #3
 800c28a:	d015      	beq.n	800c2b8 <USBD_StdEPReq+0x128>
 800c28c:	e026      	b.n	800c2dc <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c28e:	7bbb      	ldrb	r3, [r7, #14]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00c      	beq.n	800c2ae <USBD_StdEPReq+0x11e>
 800c294:	7bbb      	ldrb	r3, [r7, #14]
 800c296:	2b80      	cmp	r3, #128	; 0x80
 800c298:	d009      	beq.n	800c2ae <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c29a:	7bbb      	ldrb	r3, [r7, #14]
 800c29c:	4619      	mov	r1, r3
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 ffec 	bl	800d27c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c2a4:	2180      	movs	r1, #128	; 0x80
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 ffe8 	bl	800d27c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c2ac:	e01c      	b.n	800c2e8 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800c2ae:	6839      	ldr	r1, [r7, #0]
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f000 fbe5 	bl	800ca80 <USBD_CtlError>
              break;
 800c2b6:	e017      	b.n	800c2e8 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	885b      	ldrh	r3, [r3, #2]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d112      	bne.n	800c2e6 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c2c0:	7bbb      	ldrb	r3, [r7, #14]
 800c2c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d004      	beq.n	800c2d4 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c2ca:	7bbb      	ldrb	r3, [r7, #14]
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f000 fff3 	bl	800d2ba <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f000 fc9c 	bl	800cc12 <USBD_CtlSendStatus>
              }
              break;
 800c2da:	e004      	b.n	800c2e6 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800c2dc:	6839      	ldr	r1, [r7, #0]
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f000 fbce 	bl	800ca80 <USBD_CtlError>
              break;
 800c2e4:	e000      	b.n	800c2e8 <USBD_StdEPReq+0x158>
              break;
 800c2e6:	bf00      	nop
          }
          break;
 800c2e8:	e0aa      	b.n	800c440 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2f0:	2b02      	cmp	r3, #2
 800c2f2:	d002      	beq.n	800c2fa <USBD_StdEPReq+0x16a>
 800c2f4:	2b03      	cmp	r3, #3
 800c2f6:	d032      	beq.n	800c35e <USBD_StdEPReq+0x1ce>
 800c2f8:	e097      	b.n	800c42a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c2fa:	7bbb      	ldrb	r3, [r7, #14]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d007      	beq.n	800c310 <USBD_StdEPReq+0x180>
 800c300:	7bbb      	ldrb	r3, [r7, #14]
 800c302:	2b80      	cmp	r3, #128	; 0x80
 800c304:	d004      	beq.n	800c310 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800c306:	6839      	ldr	r1, [r7, #0]
 800c308:	6878      	ldr	r0, [r7, #4]
 800c30a:	f000 fbb9 	bl	800ca80 <USBD_CtlError>
                break;
 800c30e:	e091      	b.n	800c434 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c310:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c314:	2b00      	cmp	r3, #0
 800c316:	da0b      	bge.n	800c330 <USBD_StdEPReq+0x1a0>
 800c318:	7bbb      	ldrb	r3, [r7, #14]
 800c31a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c31e:	4613      	mov	r3, r2
 800c320:	009b      	lsls	r3, r3, #2
 800c322:	4413      	add	r3, r2
 800c324:	009b      	lsls	r3, r3, #2
 800c326:	3310      	adds	r3, #16
 800c328:	687a      	ldr	r2, [r7, #4]
 800c32a:	4413      	add	r3, r2
 800c32c:	3304      	adds	r3, #4
 800c32e:	e00b      	b.n	800c348 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c330:	7bbb      	ldrb	r3, [r7, #14]
 800c332:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c336:	4613      	mov	r3, r2
 800c338:	009b      	lsls	r3, r3, #2
 800c33a:	4413      	add	r3, r2
 800c33c:	009b      	lsls	r3, r3, #2
 800c33e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c342:	687a      	ldr	r2, [r7, #4]
 800c344:	4413      	add	r3, r2
 800c346:	3304      	adds	r3, #4
 800c348:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	2200      	movs	r2, #0
 800c34e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	2202      	movs	r2, #2
 800c354:	4619      	mov	r1, r3
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 fbfd 	bl	800cb56 <USBD_CtlSendData>
              break;
 800c35c:	e06a      	b.n	800c434 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c35e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c362:	2b00      	cmp	r3, #0
 800c364:	da11      	bge.n	800c38a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c366:	7bbb      	ldrb	r3, [r7, #14]
 800c368:	f003 020f 	and.w	r2, r3, #15
 800c36c:	6879      	ldr	r1, [r7, #4]
 800c36e:	4613      	mov	r3, r2
 800c370:	009b      	lsls	r3, r3, #2
 800c372:	4413      	add	r3, r2
 800c374:	009b      	lsls	r3, r3, #2
 800c376:	440b      	add	r3, r1
 800c378:	3318      	adds	r3, #24
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d117      	bne.n	800c3b0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 fb7c 	bl	800ca80 <USBD_CtlError>
                  break;
 800c388:	e054      	b.n	800c434 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c38a:	7bbb      	ldrb	r3, [r7, #14]
 800c38c:	f003 020f 	and.w	r2, r3, #15
 800c390:	6879      	ldr	r1, [r7, #4]
 800c392:	4613      	mov	r3, r2
 800c394:	009b      	lsls	r3, r3, #2
 800c396:	4413      	add	r3, r2
 800c398:	009b      	lsls	r3, r3, #2
 800c39a:	440b      	add	r3, r1
 800c39c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d104      	bne.n	800c3b0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800c3a6:	6839      	ldr	r1, [r7, #0]
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f000 fb69 	bl	800ca80 <USBD_CtlError>
                  break;
 800c3ae:	e041      	b.n	800c434 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	da0b      	bge.n	800c3d0 <USBD_StdEPReq+0x240>
 800c3b8:	7bbb      	ldrb	r3, [r7, #14]
 800c3ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c3be:	4613      	mov	r3, r2
 800c3c0:	009b      	lsls	r3, r3, #2
 800c3c2:	4413      	add	r3, r2
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	3310      	adds	r3, #16
 800c3c8:	687a      	ldr	r2, [r7, #4]
 800c3ca:	4413      	add	r3, r2
 800c3cc:	3304      	adds	r3, #4
 800c3ce:	e00b      	b.n	800c3e8 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c3d0:	7bbb      	ldrb	r3, [r7, #14]
 800c3d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3d6:	4613      	mov	r3, r2
 800c3d8:	009b      	lsls	r3, r3, #2
 800c3da:	4413      	add	r3, r2
 800c3dc:	009b      	lsls	r3, r3, #2
 800c3de:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c3e2:	687a      	ldr	r2, [r7, #4]
 800c3e4:	4413      	add	r3, r2
 800c3e6:	3304      	adds	r3, #4
 800c3e8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c3ea:	7bbb      	ldrb	r3, [r7, #14]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d002      	beq.n	800c3f6 <USBD_StdEPReq+0x266>
 800c3f0:	7bbb      	ldrb	r3, [r7, #14]
 800c3f2:	2b80      	cmp	r3, #128	; 0x80
 800c3f4:	d103      	bne.n	800c3fe <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	601a      	str	r2, [r3, #0]
 800c3fc:	e00e      	b.n	800c41c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800c3fe:	7bbb      	ldrb	r3, [r7, #14]
 800c400:	4619      	mov	r1, r3
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 ff78 	bl	800d2f8 <USBD_LL_IsStallEP>
 800c408:	4603      	mov	r3, r0
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d003      	beq.n	800c416 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	2201      	movs	r2, #1
 800c412:	601a      	str	r2, [r3, #0]
 800c414:	e002      	b.n	800c41c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	2200      	movs	r2, #0
 800c41a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	2202      	movs	r2, #2
 800c420:	4619      	mov	r1, r3
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f000 fb97 	bl	800cb56 <USBD_CtlSendData>
              break;
 800c428:	e004      	b.n	800c434 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800c42a:	6839      	ldr	r1, [r7, #0]
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 fb27 	bl	800ca80 <USBD_CtlError>
              break;
 800c432:	bf00      	nop
          }
          break;
 800c434:	e004      	b.n	800c440 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800c436:	6839      	ldr	r1, [r7, #0]
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f000 fb21 	bl	800ca80 <USBD_CtlError>
          break;
 800c43e:	bf00      	nop
      }
      break;
 800c440:	e004      	b.n	800c44c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800c442:	6839      	ldr	r1, [r7, #0]
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f000 fb1b 	bl	800ca80 <USBD_CtlError>
      break;
 800c44a:	bf00      	nop
  }

  return ret;
 800c44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3710      	adds	r7, #16
 800c452:	46bd      	mov	sp, r7
 800c454:	bd80      	pop	{r7, pc}
	...

0800c458 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b084      	sub	sp, #16
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c462:	2300      	movs	r3, #0
 800c464:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c466:	2300      	movs	r3, #0
 800c468:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c46a:	2300      	movs	r3, #0
 800c46c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	885b      	ldrh	r3, [r3, #2]
 800c472:	0a1b      	lsrs	r3, r3, #8
 800c474:	b29b      	uxth	r3, r3
 800c476:	3b01      	subs	r3, #1
 800c478:	2b06      	cmp	r3, #6
 800c47a:	f200 8128 	bhi.w	800c6ce <USBD_GetDescriptor+0x276>
 800c47e:	a201      	add	r2, pc, #4	; (adr r2, 800c484 <USBD_GetDescriptor+0x2c>)
 800c480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c484:	0800c4a1 	.word	0x0800c4a1
 800c488:	0800c4b9 	.word	0x0800c4b9
 800c48c:	0800c4f9 	.word	0x0800c4f9
 800c490:	0800c6cf 	.word	0x0800c6cf
 800c494:	0800c6cf 	.word	0x0800c6cf
 800c498:	0800c66f 	.word	0x0800c66f
 800c49c:	0800c69b 	.word	0x0800c69b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	7c12      	ldrb	r2, [r2, #16]
 800c4ac:	f107 0108 	add.w	r1, r7, #8
 800c4b0:	4610      	mov	r0, r2
 800c4b2:	4798      	blx	r3
 800c4b4:	60f8      	str	r0, [r7, #12]
      break;
 800c4b6:	e112      	b.n	800c6de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	7c1b      	ldrb	r3, [r3, #16]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d10d      	bne.n	800c4dc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4c8:	f107 0208 	add.w	r2, r7, #8
 800c4cc:	4610      	mov	r0, r2
 800c4ce:	4798      	blx	r3
 800c4d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	3301      	adds	r3, #1
 800c4d6:	2202      	movs	r2, #2
 800c4d8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c4da:	e100      	b.n	800c6de <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4e4:	f107 0208 	add.w	r2, r7, #8
 800c4e8:	4610      	mov	r0, r2
 800c4ea:	4798      	blx	r3
 800c4ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	2202      	movs	r2, #2
 800c4f4:	701a      	strb	r2, [r3, #0]
      break;
 800c4f6:	e0f2      	b.n	800c6de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	885b      	ldrh	r3, [r3, #2]
 800c4fc:	b2db      	uxtb	r3, r3
 800c4fe:	2b05      	cmp	r3, #5
 800c500:	f200 80ac 	bhi.w	800c65c <USBD_GetDescriptor+0x204>
 800c504:	a201      	add	r2, pc, #4	; (adr r2, 800c50c <USBD_GetDescriptor+0xb4>)
 800c506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c50a:	bf00      	nop
 800c50c:	0800c525 	.word	0x0800c525
 800c510:	0800c559 	.word	0x0800c559
 800c514:	0800c58d 	.word	0x0800c58d
 800c518:	0800c5c1 	.word	0x0800c5c1
 800c51c:	0800c5f5 	.word	0x0800c5f5
 800c520:	0800c629 	.word	0x0800c629
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d00b      	beq.n	800c548 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	7c12      	ldrb	r2, [r2, #16]
 800c53c:	f107 0108 	add.w	r1, r7, #8
 800c540:	4610      	mov	r0, r2
 800c542:	4798      	blx	r3
 800c544:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c546:	e091      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c548:	6839      	ldr	r1, [r7, #0]
 800c54a:	6878      	ldr	r0, [r7, #4]
 800c54c:	f000 fa98 	bl	800ca80 <USBD_CtlError>
            err++;
 800c550:	7afb      	ldrb	r3, [r7, #11]
 800c552:	3301      	adds	r3, #1
 800c554:	72fb      	strb	r3, [r7, #11]
          break;
 800c556:	e089      	b.n	800c66c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c55e:	689b      	ldr	r3, [r3, #8]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d00b      	beq.n	800c57c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c56a:	689b      	ldr	r3, [r3, #8]
 800c56c:	687a      	ldr	r2, [r7, #4]
 800c56e:	7c12      	ldrb	r2, [r2, #16]
 800c570:	f107 0108 	add.w	r1, r7, #8
 800c574:	4610      	mov	r0, r2
 800c576:	4798      	blx	r3
 800c578:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c57a:	e077      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c57c:	6839      	ldr	r1, [r7, #0]
 800c57e:	6878      	ldr	r0, [r7, #4]
 800c580:	f000 fa7e 	bl	800ca80 <USBD_CtlError>
            err++;
 800c584:	7afb      	ldrb	r3, [r7, #11]
 800c586:	3301      	adds	r3, #1
 800c588:	72fb      	strb	r3, [r7, #11]
          break;
 800c58a:	e06f      	b.n	800c66c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c592:	68db      	ldr	r3, [r3, #12]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00b      	beq.n	800c5b0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c59e:	68db      	ldr	r3, [r3, #12]
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	7c12      	ldrb	r2, [r2, #16]
 800c5a4:	f107 0108 	add.w	r1, r7, #8
 800c5a8:	4610      	mov	r0, r2
 800c5aa:	4798      	blx	r3
 800c5ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c5ae:	e05d      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c5b0:	6839      	ldr	r1, [r7, #0]
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f000 fa64 	bl	800ca80 <USBD_CtlError>
            err++;
 800c5b8:	7afb      	ldrb	r3, [r7, #11]
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	72fb      	strb	r3, [r7, #11]
          break;
 800c5be:	e055      	b.n	800c66c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d00b      	beq.n	800c5e4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c5d2:	691b      	ldr	r3, [r3, #16]
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	7c12      	ldrb	r2, [r2, #16]
 800c5d8:	f107 0108 	add.w	r1, r7, #8
 800c5dc:	4610      	mov	r0, r2
 800c5de:	4798      	blx	r3
 800c5e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c5e2:	e043      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c5e4:	6839      	ldr	r1, [r7, #0]
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	f000 fa4a 	bl	800ca80 <USBD_CtlError>
            err++;
 800c5ec:	7afb      	ldrb	r3, [r7, #11]
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	72fb      	strb	r3, [r7, #11]
          break;
 800c5f2:	e03b      	b.n	800c66c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c5fa:	695b      	ldr	r3, [r3, #20]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d00b      	beq.n	800c618 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c606:	695b      	ldr	r3, [r3, #20]
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	7c12      	ldrb	r2, [r2, #16]
 800c60c:	f107 0108 	add.w	r1, r7, #8
 800c610:	4610      	mov	r0, r2
 800c612:	4798      	blx	r3
 800c614:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c616:	e029      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c618:	6839      	ldr	r1, [r7, #0]
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	f000 fa30 	bl	800ca80 <USBD_CtlError>
            err++;
 800c620:	7afb      	ldrb	r3, [r7, #11]
 800c622:	3301      	adds	r3, #1
 800c624:	72fb      	strb	r3, [r7, #11]
          break;
 800c626:	e021      	b.n	800c66c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c62e:	699b      	ldr	r3, [r3, #24]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d00b      	beq.n	800c64c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c63a:	699b      	ldr	r3, [r3, #24]
 800c63c:	687a      	ldr	r2, [r7, #4]
 800c63e:	7c12      	ldrb	r2, [r2, #16]
 800c640:	f107 0108 	add.w	r1, r7, #8
 800c644:	4610      	mov	r0, r2
 800c646:	4798      	blx	r3
 800c648:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c64a:	e00f      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c64c:	6839      	ldr	r1, [r7, #0]
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 fa16 	bl	800ca80 <USBD_CtlError>
            err++;
 800c654:	7afb      	ldrb	r3, [r7, #11]
 800c656:	3301      	adds	r3, #1
 800c658:	72fb      	strb	r3, [r7, #11]
          break;
 800c65a:	e007      	b.n	800c66c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800c65c:	6839      	ldr	r1, [r7, #0]
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f000 fa0e 	bl	800ca80 <USBD_CtlError>
          err++;
 800c664:	7afb      	ldrb	r3, [r7, #11]
 800c666:	3301      	adds	r3, #1
 800c668:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800c66a:	e038      	b.n	800c6de <USBD_GetDescriptor+0x286>
 800c66c:	e037      	b.n	800c6de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	7c1b      	ldrb	r3, [r3, #16]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d109      	bne.n	800c68a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c67c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c67e:	f107 0208 	add.w	r2, r7, #8
 800c682:	4610      	mov	r0, r2
 800c684:	4798      	blx	r3
 800c686:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c688:	e029      	b.n	800c6de <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c68a:	6839      	ldr	r1, [r7, #0]
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f000 f9f7 	bl	800ca80 <USBD_CtlError>
        err++;
 800c692:	7afb      	ldrb	r3, [r7, #11]
 800c694:	3301      	adds	r3, #1
 800c696:	72fb      	strb	r3, [r7, #11]
      break;
 800c698:	e021      	b.n	800c6de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	7c1b      	ldrb	r3, [r3, #16]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d10d      	bne.n	800c6be <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6aa:	f107 0208 	add.w	r2, r7, #8
 800c6ae:	4610      	mov	r0, r2
 800c6b0:	4798      	blx	r3
 800c6b2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	2207      	movs	r2, #7
 800c6ba:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c6bc:	e00f      	b.n	800c6de <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c6be:	6839      	ldr	r1, [r7, #0]
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f000 f9dd 	bl	800ca80 <USBD_CtlError>
        err++;
 800c6c6:	7afb      	ldrb	r3, [r7, #11]
 800c6c8:	3301      	adds	r3, #1
 800c6ca:	72fb      	strb	r3, [r7, #11]
      break;
 800c6cc:	e007      	b.n	800c6de <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c6ce:	6839      	ldr	r1, [r7, #0]
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f000 f9d5 	bl	800ca80 <USBD_CtlError>
      err++;
 800c6d6:	7afb      	ldrb	r3, [r7, #11]
 800c6d8:	3301      	adds	r3, #1
 800c6da:	72fb      	strb	r3, [r7, #11]
      break;
 800c6dc:	bf00      	nop
  }

  if (err != 0U)
 800c6de:	7afb      	ldrb	r3, [r7, #11]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d11c      	bne.n	800c71e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c6e4:	893b      	ldrh	r3, [r7, #8]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d011      	beq.n	800c70e <USBD_GetDescriptor+0x2b6>
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	88db      	ldrh	r3, [r3, #6]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d00d      	beq.n	800c70e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	88da      	ldrh	r2, [r3, #6]
 800c6f6:	893b      	ldrh	r3, [r7, #8]
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	bf28      	it	cs
 800c6fc:	4613      	movcs	r3, r2
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c702:	893b      	ldrh	r3, [r7, #8]
 800c704:	461a      	mov	r2, r3
 800c706:	68f9      	ldr	r1, [r7, #12]
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	f000 fa24 	bl	800cb56 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	88db      	ldrh	r3, [r3, #6]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d104      	bne.n	800c720 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 fa7b 	bl	800cc12 <USBD_CtlSendStatus>
 800c71c:	e000      	b.n	800c720 <USBD_GetDescriptor+0x2c8>
    return;
 800c71e:	bf00      	nop
    }
  }
}
 800c720:	3710      	adds	r7, #16
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}
 800c726:	bf00      	nop

0800c728 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b084      	sub	sp, #16
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
 800c730:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	889b      	ldrh	r3, [r3, #4]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d130      	bne.n	800c79c <USBD_SetAddress+0x74>
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	88db      	ldrh	r3, [r3, #6]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d12c      	bne.n	800c79c <USBD_SetAddress+0x74>
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	885b      	ldrh	r3, [r3, #2]
 800c746:	2b7f      	cmp	r3, #127	; 0x7f
 800c748:	d828      	bhi.n	800c79c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	885b      	ldrh	r3, [r3, #2]
 800c74e:	b2db      	uxtb	r3, r3
 800c750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c754:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c75c:	2b03      	cmp	r3, #3
 800c75e:	d104      	bne.n	800c76a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c760:	6839      	ldr	r1, [r7, #0]
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 f98c 	bl	800ca80 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c768:	e01d      	b.n	800c7a6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	7bfa      	ldrb	r2, [r7, #15]
 800c76e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c772:	7bfb      	ldrb	r3, [r7, #15]
 800c774:	4619      	mov	r1, r3
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 fdeb 	bl	800d352 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f000 fa48 	bl	800cc12 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c782:	7bfb      	ldrb	r3, [r7, #15]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d004      	beq.n	800c792 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2202      	movs	r2, #2
 800c78c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c790:	e009      	b.n	800c7a6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2201      	movs	r2, #1
 800c796:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c79a:	e004      	b.n	800c7a6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c79c:	6839      	ldr	r1, [r7, #0]
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f000 f96e 	bl	800ca80 <USBD_CtlError>
  }
}
 800c7a4:	bf00      	nop
 800c7a6:	bf00      	nop
 800c7a8:	3710      	adds	r7, #16
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}
	...

0800c7b0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
 800c7b8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	885b      	ldrh	r3, [r3, #2]
 800c7be:	b2da      	uxtb	r2, r3
 800c7c0:	4b41      	ldr	r3, [pc, #260]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c7c2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c7c4:	4b40      	ldr	r3, [pc, #256]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	2b01      	cmp	r3, #1
 800c7ca:	d904      	bls.n	800c7d6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c7cc:	6839      	ldr	r1, [r7, #0]
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	f000 f956 	bl	800ca80 <USBD_CtlError>
 800c7d4:	e075      	b.n	800c8c2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d002      	beq.n	800c7e6 <USBD_SetConfig+0x36>
 800c7e0:	2b03      	cmp	r3, #3
 800c7e2:	d023      	beq.n	800c82c <USBD_SetConfig+0x7c>
 800c7e4:	e062      	b.n	800c8ac <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c7e6:	4b38      	ldr	r3, [pc, #224]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c7e8:	781b      	ldrb	r3, [r3, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d01a      	beq.n	800c824 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c7ee:	4b36      	ldr	r3, [pc, #216]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	461a      	mov	r2, r3
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2203      	movs	r2, #3
 800c7fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c800:	4b31      	ldr	r3, [pc, #196]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	4619      	mov	r1, r3
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f7ff f9e5 	bl	800bbd6 <USBD_SetClassConfig>
 800c80c:	4603      	mov	r3, r0
 800c80e:	2b02      	cmp	r3, #2
 800c810:	d104      	bne.n	800c81c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c812:	6839      	ldr	r1, [r7, #0]
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f000 f933 	bl	800ca80 <USBD_CtlError>
            return;
 800c81a:	e052      	b.n	800c8c2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c81c:	6878      	ldr	r0, [r7, #4]
 800c81e:	f000 f9f8 	bl	800cc12 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c822:	e04e      	b.n	800c8c2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f000 f9f4 	bl	800cc12 <USBD_CtlSendStatus>
        break;
 800c82a:	e04a      	b.n	800c8c2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c82c:	4b26      	ldr	r3, [pc, #152]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d112      	bne.n	800c85a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2202      	movs	r2, #2
 800c838:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c83c:	4b22      	ldr	r3, [pc, #136]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	461a      	mov	r2, r3
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c846:	4b20      	ldr	r3, [pc, #128]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	4619      	mov	r1, r3
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f7ff f9e1 	bl	800bc14 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f000 f9dd 	bl	800cc12 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c858:	e033      	b.n	800c8c2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c85a:	4b1b      	ldr	r3, [pc, #108]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	461a      	mov	r2, r3
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	429a      	cmp	r2, r3
 800c866:	d01d      	beq.n	800c8a4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	685b      	ldr	r3, [r3, #4]
 800c86c:	b2db      	uxtb	r3, r3
 800c86e:	4619      	mov	r1, r3
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f7ff f9cf 	bl	800bc14 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c876:	4b14      	ldr	r3, [pc, #80]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	461a      	mov	r2, r3
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c880:	4b11      	ldr	r3, [pc, #68]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c882:	781b      	ldrb	r3, [r3, #0]
 800c884:	4619      	mov	r1, r3
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f7ff f9a5 	bl	800bbd6 <USBD_SetClassConfig>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b02      	cmp	r3, #2
 800c890:	d104      	bne.n	800c89c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c892:	6839      	ldr	r1, [r7, #0]
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 f8f3 	bl	800ca80 <USBD_CtlError>
            return;
 800c89a:	e012      	b.n	800c8c2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 f9b8 	bl	800cc12 <USBD_CtlSendStatus>
        break;
 800c8a2:	e00e      	b.n	800c8c2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f000 f9b4 	bl	800cc12 <USBD_CtlSendStatus>
        break;
 800c8aa:	e00a      	b.n	800c8c2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c8ac:	6839      	ldr	r1, [r7, #0]
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 f8e6 	bl	800ca80 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c8b4:	4b04      	ldr	r3, [pc, #16]	; (800c8c8 <USBD_SetConfig+0x118>)
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f7ff f9aa 	bl	800bc14 <USBD_ClrClassConfig>
        break;
 800c8c0:	bf00      	nop
    }
  }
}
 800c8c2:	3708      	adds	r7, #8
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	20000758 	.word	0x20000758

0800c8cc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
 800c8d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	88db      	ldrh	r3, [r3, #6]
 800c8da:	2b01      	cmp	r3, #1
 800c8dc:	d004      	beq.n	800c8e8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c8de:	6839      	ldr	r1, [r7, #0]
 800c8e0:	6878      	ldr	r0, [r7, #4]
 800c8e2:	f000 f8cd 	bl	800ca80 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c8e6:	e022      	b.n	800c92e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8ee:	2b02      	cmp	r3, #2
 800c8f0:	dc02      	bgt.n	800c8f8 <USBD_GetConfig+0x2c>
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	dc03      	bgt.n	800c8fe <USBD_GetConfig+0x32>
 800c8f6:	e015      	b.n	800c924 <USBD_GetConfig+0x58>
 800c8f8:	2b03      	cmp	r3, #3
 800c8fa:	d00b      	beq.n	800c914 <USBD_GetConfig+0x48>
 800c8fc:	e012      	b.n	800c924 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2200      	movs	r2, #0
 800c902:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	3308      	adds	r3, #8
 800c908:	2201      	movs	r2, #1
 800c90a:	4619      	mov	r1, r3
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f000 f922 	bl	800cb56 <USBD_CtlSendData>
        break;
 800c912:	e00c      	b.n	800c92e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	3304      	adds	r3, #4
 800c918:	2201      	movs	r2, #1
 800c91a:	4619      	mov	r1, r3
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f000 f91a 	bl	800cb56 <USBD_CtlSendData>
        break;
 800c922:	e004      	b.n	800c92e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800c924:	6839      	ldr	r1, [r7, #0]
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f000 f8aa 	bl	800ca80 <USBD_CtlError>
        break;
 800c92c:	bf00      	nop
}
 800c92e:	bf00      	nop
 800c930:	3708      	adds	r7, #8
 800c932:	46bd      	mov	sp, r7
 800c934:	bd80      	pop	{r7, pc}

0800c936 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c936:	b580      	push	{r7, lr}
 800c938:	b082      	sub	sp, #8
 800c93a:	af00      	add	r7, sp, #0
 800c93c:	6078      	str	r0, [r7, #4]
 800c93e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c946:	3b01      	subs	r3, #1
 800c948:	2b02      	cmp	r3, #2
 800c94a:	d81e      	bhi.n	800c98a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	88db      	ldrh	r3, [r3, #6]
 800c950:	2b02      	cmp	r3, #2
 800c952:	d004      	beq.n	800c95e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800c954:	6839      	ldr	r1, [r7, #0]
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f000 f892 	bl	800ca80 <USBD_CtlError>
        break;
 800c95c:	e01a      	b.n	800c994 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2201      	movs	r2, #1
 800c962:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d005      	beq.n	800c97a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	68db      	ldr	r3, [r3, #12]
 800c972:	f043 0202 	orr.w	r2, r3, #2
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	330c      	adds	r3, #12
 800c97e:	2202      	movs	r2, #2
 800c980:	4619      	mov	r1, r3
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f000 f8e7 	bl	800cb56 <USBD_CtlSendData>
      break;
 800c988:	e004      	b.n	800c994 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800c98a:	6839      	ldr	r1, [r7, #0]
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f000 f877 	bl	800ca80 <USBD_CtlError>
      break;
 800c992:	bf00      	nop
  }
}
 800c994:	bf00      	nop
 800c996:	3708      	adds	r7, #8
 800c998:	46bd      	mov	sp, r7
 800c99a:	bd80      	pop	{r7, pc}

0800c99c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b082      	sub	sp, #8
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	885b      	ldrh	r3, [r3, #2]
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d106      	bne.n	800c9bc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 f92b 	bl	800cc12 <USBD_CtlSendStatus>
  }
}
 800c9bc:	bf00      	nop
 800c9be:	3708      	adds	r7, #8
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b082      	sub	sp, #8
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
 800c9cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9d4:	3b01      	subs	r3, #1
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d80b      	bhi.n	800c9f2 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	885b      	ldrh	r3, [r3, #2]
 800c9de:	2b01      	cmp	r3, #1
 800c9e0:	d10c      	bne.n	800c9fc <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800c9ea:	6878      	ldr	r0, [r7, #4]
 800c9ec:	f000 f911 	bl	800cc12 <USBD_CtlSendStatus>
      }
      break;
 800c9f0:	e004      	b.n	800c9fc <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c9f2:	6839      	ldr	r1, [r7, #0]
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 f843 	bl	800ca80 <USBD_CtlError>
      break;
 800c9fa:	e000      	b.n	800c9fe <USBD_ClrFeature+0x3a>
      break;
 800c9fc:	bf00      	nop
  }
}
 800c9fe:	bf00      	nop
 800ca00:	3708      	adds	r7, #8
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}

0800ca06 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ca06:	b480      	push	{r7}
 800ca08:	b083      	sub	sp, #12
 800ca0a:	af00      	add	r7, sp, #0
 800ca0c:	6078      	str	r0, [r7, #4]
 800ca0e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	781a      	ldrb	r2, [r3, #0]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	785a      	ldrb	r2, [r3, #1]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	3302      	adds	r3, #2
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	b29a      	uxth	r2, r3
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	3303      	adds	r3, #3
 800ca2c:	781b      	ldrb	r3, [r3, #0]
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	021b      	lsls	r3, r3, #8
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	4413      	add	r3, r2
 800ca36:	b29a      	uxth	r2, r3
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	3304      	adds	r3, #4
 800ca40:	781b      	ldrb	r3, [r3, #0]
 800ca42:	b29a      	uxth	r2, r3
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	3305      	adds	r3, #5
 800ca48:	781b      	ldrb	r3, [r3, #0]
 800ca4a:	b29b      	uxth	r3, r3
 800ca4c:	021b      	lsls	r3, r3, #8
 800ca4e:	b29b      	uxth	r3, r3
 800ca50:	4413      	add	r3, r2
 800ca52:	b29a      	uxth	r2, r3
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	3306      	adds	r3, #6
 800ca5c:	781b      	ldrb	r3, [r3, #0]
 800ca5e:	b29a      	uxth	r2, r3
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	3307      	adds	r3, #7
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	b29b      	uxth	r3, r3
 800ca68:	021b      	lsls	r3, r3, #8
 800ca6a:	b29b      	uxth	r3, r3
 800ca6c:	4413      	add	r3, r2
 800ca6e:	b29a      	uxth	r2, r3
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	80da      	strh	r2, [r3, #6]

}
 800ca74:	bf00      	nop
 800ca76:	370c      	adds	r7, #12
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
 800ca88:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ca8a:	2180      	movs	r1, #128	; 0x80
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f000 fbf5 	bl	800d27c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ca92:	2100      	movs	r1, #0
 800ca94:	6878      	ldr	r0, [r7, #4]
 800ca96:	f000 fbf1 	bl	800d27c <USBD_LL_StallEP>
}
 800ca9a:	bf00      	nop
 800ca9c:	3708      	adds	r7, #8
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b086      	sub	sp, #24
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	60f8      	str	r0, [r7, #12]
 800caaa:	60b9      	str	r1, [r7, #8]
 800caac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800caae:	2300      	movs	r3, #0
 800cab0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d032      	beq.n	800cb1e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800cab8:	68f8      	ldr	r0, [r7, #12]
 800caba:	f000 f834 	bl	800cb26 <USBD_GetLen>
 800cabe:	4603      	mov	r3, r0
 800cac0:	3301      	adds	r3, #1
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	005b      	lsls	r3, r3, #1
 800cac6:	b29a      	uxth	r2, r3
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800cacc:	7dfb      	ldrb	r3, [r7, #23]
 800cace:	1c5a      	adds	r2, r3, #1
 800cad0:	75fa      	strb	r2, [r7, #23]
 800cad2:	461a      	mov	r2, r3
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	4413      	add	r3, r2
 800cad8:	687a      	ldr	r2, [r7, #4]
 800cada:	7812      	ldrb	r2, [r2, #0]
 800cadc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800cade:	7dfb      	ldrb	r3, [r7, #23]
 800cae0:	1c5a      	adds	r2, r3, #1
 800cae2:	75fa      	strb	r2, [r7, #23]
 800cae4:	461a      	mov	r2, r3
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	4413      	add	r3, r2
 800caea:	2203      	movs	r2, #3
 800caec:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800caee:	e012      	b.n	800cb16 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	1c5a      	adds	r2, r3, #1
 800caf4:	60fa      	str	r2, [r7, #12]
 800caf6:	7dfa      	ldrb	r2, [r7, #23]
 800caf8:	1c51      	adds	r1, r2, #1
 800cafa:	75f9      	strb	r1, [r7, #23]
 800cafc:	4611      	mov	r1, r2
 800cafe:	68ba      	ldr	r2, [r7, #8]
 800cb00:	440a      	add	r2, r1
 800cb02:	781b      	ldrb	r3, [r3, #0]
 800cb04:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800cb06:	7dfb      	ldrb	r3, [r7, #23]
 800cb08:	1c5a      	adds	r2, r3, #1
 800cb0a:	75fa      	strb	r2, [r7, #23]
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	4413      	add	r3, r2
 800cb12:	2200      	movs	r2, #0
 800cb14:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d1e8      	bne.n	800caf0 <USBD_GetString+0x4e>
    }
  }
}
 800cb1e:	bf00      	nop
 800cb20:	3718      	adds	r7, #24
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}

0800cb26 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cb26:	b480      	push	{r7}
 800cb28:	b085      	sub	sp, #20
 800cb2a:	af00      	add	r7, sp, #0
 800cb2c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800cb32:	e005      	b.n	800cb40 <USBD_GetLen+0x1a>
  {
    len++;
 800cb34:	7bfb      	ldrb	r3, [r7, #15]
 800cb36:	3301      	adds	r3, #1
 800cb38:	73fb      	strb	r3, [r7, #15]
    buf++;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	3301      	adds	r3, #1
 800cb3e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d1f5      	bne.n	800cb34 <USBD_GetLen+0xe>
  }

  return len;
 800cb48:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	3714      	adds	r7, #20
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb54:	4770      	bx	lr

0800cb56 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800cb56:	b580      	push	{r7, lr}
 800cb58:	b084      	sub	sp, #16
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	60f8      	str	r0, [r7, #12]
 800cb5e:	60b9      	str	r1, [r7, #8]
 800cb60:	4613      	mov	r3, r2
 800cb62:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2202      	movs	r2, #2
 800cb68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cb6c:	88fa      	ldrh	r2, [r7, #6]
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800cb72:	88fa      	ldrh	r2, [r7, #6]
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cb78:	88fb      	ldrh	r3, [r7, #6]
 800cb7a:	68ba      	ldr	r2, [r7, #8]
 800cb7c:	2100      	movs	r1, #0
 800cb7e:	68f8      	ldr	r0, [r7, #12]
 800cb80:	f000 fc06 	bl	800d390 <USBD_LL_Transmit>

  return USBD_OK;
 800cb84:	2300      	movs	r3, #0
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3710      	adds	r7, #16
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b084      	sub	sp, #16
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	60f8      	str	r0, [r7, #12]
 800cb96:	60b9      	str	r1, [r7, #8]
 800cb98:	4613      	mov	r3, r2
 800cb9a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cb9c:	88fb      	ldrh	r3, [r7, #6]
 800cb9e:	68ba      	ldr	r2, [r7, #8]
 800cba0:	2100      	movs	r1, #0
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f000 fbf4 	bl	800d390 <USBD_LL_Transmit>

  return USBD_OK;
 800cba8:	2300      	movs	r3, #0
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3710      	adds	r7, #16
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}

0800cbb2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b084      	sub	sp, #16
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	60f8      	str	r0, [r7, #12]
 800cbba:	60b9      	str	r1, [r7, #8]
 800cbbc:	4613      	mov	r3, r2
 800cbbe:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2203      	movs	r2, #3
 800cbc4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800cbc8:	88fa      	ldrh	r2, [r7, #6]
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800cbd0:	88fa      	ldrh	r2, [r7, #6]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cbd8:	88fb      	ldrh	r3, [r7, #6]
 800cbda:	68ba      	ldr	r2, [r7, #8]
 800cbdc:	2100      	movs	r1, #0
 800cbde:	68f8      	ldr	r0, [r7, #12]
 800cbe0:	f000 fbf9 	bl	800d3d6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cbe4:	2300      	movs	r3, #0
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}

0800cbee <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800cbee:	b580      	push	{r7, lr}
 800cbf0:	b084      	sub	sp, #16
 800cbf2:	af00      	add	r7, sp, #0
 800cbf4:	60f8      	str	r0, [r7, #12]
 800cbf6:	60b9      	str	r1, [r7, #8]
 800cbf8:	4613      	mov	r3, r2
 800cbfa:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cbfc:	88fb      	ldrh	r3, [r7, #6]
 800cbfe:	68ba      	ldr	r2, [r7, #8]
 800cc00:	2100      	movs	r1, #0
 800cc02:	68f8      	ldr	r0, [r7, #12]
 800cc04:	f000 fbe7 	bl	800d3d6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3710      	adds	r7, #16
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}

0800cc12 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cc12:	b580      	push	{r7, lr}
 800cc14:	b082      	sub	sp, #8
 800cc16:	af00      	add	r7, sp, #0
 800cc18:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	2204      	movs	r2, #4
 800cc1e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cc22:	2300      	movs	r3, #0
 800cc24:	2200      	movs	r2, #0
 800cc26:	2100      	movs	r1, #0
 800cc28:	6878      	ldr	r0, [r7, #4]
 800cc2a:	f000 fbb1 	bl	800d390 <USBD_LL_Transmit>

  return USBD_OK;
 800cc2e:	2300      	movs	r3, #0
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3708      	adds	r7, #8
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}

0800cc38 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2205      	movs	r2, #5
 800cc44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cc48:	2300      	movs	r3, #0
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 fbc1 	bl	800d3d6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cc54:	2300      	movs	r3, #0
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3708      	adds	r7, #8
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
	...

0800cc60 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cc64:	2200      	movs	r2, #0
 800cc66:	4912      	ldr	r1, [pc, #72]	; (800ccb0 <MX_USB_DEVICE_Init+0x50>)
 800cc68:	4812      	ldr	r0, [pc, #72]	; (800ccb4 <MX_USB_DEVICE_Init+0x54>)
 800cc6a:	f7fe ff58 	bl	800bb1e <USBD_Init>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d001      	beq.n	800cc78 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cc74:	f7f5 f982 	bl	8001f7c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800cc78:	490f      	ldr	r1, [pc, #60]	; (800ccb8 <MX_USB_DEVICE_Init+0x58>)
 800cc7a:	480e      	ldr	r0, [pc, #56]	; (800ccb4 <MX_USB_DEVICE_Init+0x54>)
 800cc7c:	f7fe ff7a 	bl	800bb74 <USBD_RegisterClass>
 800cc80:	4603      	mov	r3, r0
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d001      	beq.n	800cc8a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cc86:	f7f5 f979 	bl	8001f7c <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800cc8a:	490c      	ldr	r1, [pc, #48]	; (800ccbc <MX_USB_DEVICE_Init+0x5c>)
 800cc8c:	4809      	ldr	r0, [pc, #36]	; (800ccb4 <MX_USB_DEVICE_Init+0x54>)
 800cc8e:	f7fe ff2f 	bl	800baf0 <USBD_CUSTOM_HID_RegisterInterface>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d001      	beq.n	800cc9c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cc98:	f7f5 f970 	bl	8001f7c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cc9c:	4805      	ldr	r0, [pc, #20]	; (800ccb4 <MX_USB_DEVICE_Init+0x54>)
 800cc9e:	f7fe ff83 	bl	800bba8 <USBD_Start>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d001      	beq.n	800ccac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cca8:	f7f5 f968 	bl	8001f7c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ccac:	bf00      	nop
 800ccae:	bd80      	pop	{r7, pc}
 800ccb0:	2000011c 	.word	0x2000011c
 800ccb4:	2000075c 	.word	0x2000075c
 800ccb8:	20000014 	.word	0x20000014
 800ccbc:	2000010c 	.word	0x2000010c

0800ccc0 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800ccc0:	b480      	push	{r7}
 800ccc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ccc4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr

0800ccd0 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800ccd4:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccde:	4770      	bx	lr

0800cce0 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t *state)
{
 800cce0:	b4f0      	push	{r4, r5, r6, r7}
 800cce2:	b082      	sub	sp, #8
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 6 */

	memcpy(report_buffer, state, 64);
 800cce8:	4a0e      	ldr	r2, [pc, #56]	; (800cd24 <CUSTOM_HID_OutEvent_FS+0x44>)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	4610      	mov	r0, r2
 800ccee:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	4619      	mov	r1, r3
 800ccf6:	f8d1 c000 	ldr.w	ip, [r1]
 800ccfa:	684e      	ldr	r6, [r1, #4]
 800ccfc:	688d      	ldr	r5, [r1, #8]
 800ccfe:	68c9      	ldr	r1, [r1, #12]
 800cd00:	f8c2 c000 	str.w	ip, [r2]
 800cd04:	6056      	str	r6, [r2, #4]
 800cd06:	6095      	str	r5, [r2, #8]
 800cd08:	60d1      	str	r1, [r2, #12]
 800cd0a:	3310      	adds	r3, #16
 800cd0c:	3010      	adds	r0, #16
 800cd0e:	42a3      	cmp	r3, r4
 800cd10:	d1ef      	bne.n	800ccf2 <CUSTOM_HID_OutEvent_FS+0x12>

	flag_rx = 1;
 800cd12:	4b05      	ldr	r3, [pc, #20]	; (800cd28 <CUSTOM_HID_OutEvent_FS+0x48>)
 800cd14:	2201      	movs	r2, #1
 800cd16:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 800cd18:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3708      	adds	r7, #8
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bcf0      	pop	{r4, r5, r6, r7}
 800cd22:	4770      	bx	lr
 800cd24:	200006e8 	.word	0x200006e8
 800cd28:	20000729 	.word	0x20000729

0800cd2c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b083      	sub	sp, #12
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	4603      	mov	r3, r0
 800cd34:	6039      	str	r1, [r7, #0]
 800cd36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	2212      	movs	r2, #18
 800cd3c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cd3e:	4b03      	ldr	r3, [pc, #12]	; (800cd4c <USBD_FS_DeviceDescriptor+0x20>)
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	370c      	adds	r7, #12
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr
 800cd4c:	20000138 	.word	0x20000138

0800cd50 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd50:	b480      	push	{r7}
 800cd52:	b083      	sub	sp, #12
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	4603      	mov	r3, r0
 800cd58:	6039      	str	r1, [r7, #0]
 800cd5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	2204      	movs	r2, #4
 800cd60:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cd62:	4b03      	ldr	r3, [pc, #12]	; (800cd70 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cd64:	4618      	mov	r0, r3
 800cd66:	370c      	adds	r7, #12
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr
 800cd70:	2000014c 	.word	0x2000014c

0800cd74 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	6039      	str	r1, [r7, #0]
 800cd7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cd80:	79fb      	ldrb	r3, [r7, #7]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d105      	bne.n	800cd92 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cd86:	683a      	ldr	r2, [r7, #0]
 800cd88:	4907      	ldr	r1, [pc, #28]	; (800cda8 <USBD_FS_ProductStrDescriptor+0x34>)
 800cd8a:	4808      	ldr	r0, [pc, #32]	; (800cdac <USBD_FS_ProductStrDescriptor+0x38>)
 800cd8c:	f7ff fe89 	bl	800caa2 <USBD_GetString>
 800cd90:	e004      	b.n	800cd9c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cd92:	683a      	ldr	r2, [r7, #0]
 800cd94:	4904      	ldr	r1, [pc, #16]	; (800cda8 <USBD_FS_ProductStrDescriptor+0x34>)
 800cd96:	4805      	ldr	r0, [pc, #20]	; (800cdac <USBD_FS_ProductStrDescriptor+0x38>)
 800cd98:	f7ff fe83 	bl	800caa2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cd9c:	4b02      	ldr	r3, [pc, #8]	; (800cda8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3708      	adds	r7, #8
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
 800cda6:	bf00      	nop
 800cda8:	20000a20 	.word	0x20000a20
 800cdac:	08010b1c 	.word	0x08010b1c

0800cdb0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b082      	sub	sp, #8
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	6039      	str	r1, [r7, #0]
 800cdba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cdbc:	683a      	ldr	r2, [r7, #0]
 800cdbe:	4904      	ldr	r1, [pc, #16]	; (800cdd0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cdc0:	4804      	ldr	r0, [pc, #16]	; (800cdd4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cdc2:	f7ff fe6e 	bl	800caa2 <USBD_GetString>
  return USBD_StrDesc;
 800cdc6:	4b02      	ldr	r3, [pc, #8]	; (800cdd0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3708      	adds	r7, #8
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}
 800cdd0:	20000a20 	.word	0x20000a20
 800cdd4:	08010b3c 	.word	0x08010b3c

0800cdd8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b082      	sub	sp, #8
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	4603      	mov	r3, r0
 800cde0:	6039      	str	r1, [r7, #0]
 800cde2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	221a      	movs	r2, #26
 800cde8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cdea:	f000 f843 	bl	800ce74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cdee:	4b02      	ldr	r3, [pc, #8]	; (800cdf8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3708      	adds	r7, #8
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	20000150 	.word	0x20000150

0800cdfc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b082      	sub	sp, #8
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	4603      	mov	r3, r0
 800ce04:	6039      	str	r1, [r7, #0]
 800ce06:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ce08:	79fb      	ldrb	r3, [r7, #7]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d105      	bne.n	800ce1a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ce0e:	683a      	ldr	r2, [r7, #0]
 800ce10:	4907      	ldr	r1, [pc, #28]	; (800ce30 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ce12:	4808      	ldr	r0, [pc, #32]	; (800ce34 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ce14:	f7ff fe45 	bl	800caa2 <USBD_GetString>
 800ce18:	e004      	b.n	800ce24 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ce1a:	683a      	ldr	r2, [r7, #0]
 800ce1c:	4904      	ldr	r1, [pc, #16]	; (800ce30 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ce1e:	4805      	ldr	r0, [pc, #20]	; (800ce34 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ce20:	f7ff fe3f 	bl	800caa2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce24:	4b02      	ldr	r3, [pc, #8]	; (800ce30 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3708      	adds	r7, #8
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
 800ce2e:	bf00      	nop
 800ce30:	20000a20 	.word	0x20000a20
 800ce34:	08010b50 	.word	0x08010b50

0800ce38 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b082      	sub	sp, #8
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	4603      	mov	r3, r0
 800ce40:	6039      	str	r1, [r7, #0]
 800ce42:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ce44:	79fb      	ldrb	r3, [r7, #7]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d105      	bne.n	800ce56 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ce4a:	683a      	ldr	r2, [r7, #0]
 800ce4c:	4907      	ldr	r1, [pc, #28]	; (800ce6c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ce4e:	4808      	ldr	r0, [pc, #32]	; (800ce70 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ce50:	f7ff fe27 	bl	800caa2 <USBD_GetString>
 800ce54:	e004      	b.n	800ce60 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ce56:	683a      	ldr	r2, [r7, #0]
 800ce58:	4904      	ldr	r1, [pc, #16]	; (800ce6c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ce5a:	4805      	ldr	r0, [pc, #20]	; (800ce70 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ce5c:	f7ff fe21 	bl	800caa2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce60:	4b02      	ldr	r3, [pc, #8]	; (800ce6c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ce62:	4618      	mov	r0, r3
 800ce64:	3708      	adds	r7, #8
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd80      	pop	{r7, pc}
 800ce6a:	bf00      	nop
 800ce6c:	20000a20 	.word	0x20000a20
 800ce70:	08010b64 	.word	0x08010b64

0800ce74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b084      	sub	sp, #16
 800ce78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ce7a:	4b0f      	ldr	r3, [pc, #60]	; (800ceb8 <Get_SerialNum+0x44>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ce80:	4b0e      	ldr	r3, [pc, #56]	; (800cebc <Get_SerialNum+0x48>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ce86:	4b0e      	ldr	r3, [pc, #56]	; (800cec0 <Get_SerialNum+0x4c>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ce8c:	68fa      	ldr	r2, [r7, #12]
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	4413      	add	r3, r2
 800ce92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d009      	beq.n	800ceae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ce9a:	2208      	movs	r2, #8
 800ce9c:	4909      	ldr	r1, [pc, #36]	; (800cec4 <Get_SerialNum+0x50>)
 800ce9e:	68f8      	ldr	r0, [r7, #12]
 800cea0:	f000 f814 	bl	800cecc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cea4:	2204      	movs	r2, #4
 800cea6:	4908      	ldr	r1, [pc, #32]	; (800cec8 <Get_SerialNum+0x54>)
 800cea8:	68b8      	ldr	r0, [r7, #8]
 800ceaa:	f000 f80f 	bl	800cecc <IntToUnicode>
  }
}
 800ceae:	bf00      	nop
 800ceb0:	3710      	adds	r7, #16
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}
 800ceb6:	bf00      	nop
 800ceb8:	1ffff7ac 	.word	0x1ffff7ac
 800cebc:	1ffff7b0 	.word	0x1ffff7b0
 800cec0:	1ffff7b4 	.word	0x1ffff7b4
 800cec4:	20000152 	.word	0x20000152
 800cec8:	20000162 	.word	0x20000162

0800cecc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cecc:	b480      	push	{r7}
 800cece:	b087      	sub	sp, #28
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	60f8      	str	r0, [r7, #12]
 800ced4:	60b9      	str	r1, [r7, #8]
 800ced6:	4613      	mov	r3, r2
 800ced8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ceda:	2300      	movs	r3, #0
 800cedc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cede:	2300      	movs	r3, #0
 800cee0:	75fb      	strb	r3, [r7, #23]
 800cee2:	e027      	b.n	800cf34 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	0f1b      	lsrs	r3, r3, #28
 800cee8:	2b09      	cmp	r3, #9
 800ceea:	d80b      	bhi.n	800cf04 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	0f1b      	lsrs	r3, r3, #28
 800cef0:	b2da      	uxtb	r2, r3
 800cef2:	7dfb      	ldrb	r3, [r7, #23]
 800cef4:	005b      	lsls	r3, r3, #1
 800cef6:	4619      	mov	r1, r3
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	440b      	add	r3, r1
 800cefc:	3230      	adds	r2, #48	; 0x30
 800cefe:	b2d2      	uxtb	r2, r2
 800cf00:	701a      	strb	r2, [r3, #0]
 800cf02:	e00a      	b.n	800cf1a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	0f1b      	lsrs	r3, r3, #28
 800cf08:	b2da      	uxtb	r2, r3
 800cf0a:	7dfb      	ldrb	r3, [r7, #23]
 800cf0c:	005b      	lsls	r3, r3, #1
 800cf0e:	4619      	mov	r1, r3
 800cf10:	68bb      	ldr	r3, [r7, #8]
 800cf12:	440b      	add	r3, r1
 800cf14:	3237      	adds	r2, #55	; 0x37
 800cf16:	b2d2      	uxtb	r2, r2
 800cf18:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	011b      	lsls	r3, r3, #4
 800cf1e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cf20:	7dfb      	ldrb	r3, [r7, #23]
 800cf22:	005b      	lsls	r3, r3, #1
 800cf24:	3301      	adds	r3, #1
 800cf26:	68ba      	ldr	r2, [r7, #8]
 800cf28:	4413      	add	r3, r2
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cf2e:	7dfb      	ldrb	r3, [r7, #23]
 800cf30:	3301      	adds	r3, #1
 800cf32:	75fb      	strb	r3, [r7, #23]
 800cf34:	7dfa      	ldrb	r2, [r7, #23]
 800cf36:	79fb      	ldrb	r3, [r7, #7]
 800cf38:	429a      	cmp	r2, r3
 800cf3a:	d3d3      	bcc.n	800cee4 <IntToUnicode+0x18>
  }
}
 800cf3c:	bf00      	nop
 800cf3e:	bf00      	nop
 800cf40:	371c      	adds	r7, #28
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr
	...

0800cf4c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b08a      	sub	sp, #40	; 0x28
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf54:	f107 0314 	add.w	r3, r7, #20
 800cf58:	2200      	movs	r2, #0
 800cf5a:	601a      	str	r2, [r3, #0]
 800cf5c:	605a      	str	r2, [r3, #4]
 800cf5e:	609a      	str	r2, [r3, #8]
 800cf60:	60da      	str	r2, [r3, #12]
 800cf62:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	4a1c      	ldr	r2, [pc, #112]	; (800cfdc <HAL_PCD_MspInit+0x90>)
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	d131      	bne.n	800cfd2 <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf6e:	4b1c      	ldr	r3, [pc, #112]	; (800cfe0 <HAL_PCD_MspInit+0x94>)
 800cf70:	695b      	ldr	r3, [r3, #20]
 800cf72:	4a1b      	ldr	r2, [pc, #108]	; (800cfe0 <HAL_PCD_MspInit+0x94>)
 800cf74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cf78:	6153      	str	r3, [r2, #20]
 800cf7a:	4b19      	ldr	r3, [pc, #100]	; (800cfe0 <HAL_PCD_MspInit+0x94>)
 800cf7c:	695b      	ldr	r3, [r3, #20]
 800cf7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf82:	613b      	str	r3, [r7, #16]
 800cf84:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800cf86:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800cf8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf8c:	2302      	movs	r3, #2
 800cf8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf90:	2300      	movs	r3, #0
 800cf92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800cf94:	2303      	movs	r3, #3
 800cf96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800cf98:	230e      	movs	r3, #14
 800cf9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf9c:	f107 0314 	add.w	r3, r7, #20
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800cfa6:	f7f6 f819 	bl	8002fdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800cfaa:	4b0d      	ldr	r3, [pc, #52]	; (800cfe0 <HAL_PCD_MspInit+0x94>)
 800cfac:	69db      	ldr	r3, [r3, #28]
 800cfae:	4a0c      	ldr	r2, [pc, #48]	; (800cfe0 <HAL_PCD_MspInit+0x94>)
 800cfb0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cfb4:	61d3      	str	r3, [r2, #28]
 800cfb6:	4b0a      	ldr	r3, [pc, #40]	; (800cfe0 <HAL_PCD_MspInit+0x94>)
 800cfb8:	69db      	ldr	r3, [r3, #28]
 800cfba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cfbe:	60fb      	str	r3, [r7, #12]
 800cfc0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	2100      	movs	r1, #0
 800cfc6:	2014      	movs	r0, #20
 800cfc8:	f7f5 ffd1 	bl	8002f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800cfcc:	2014      	movs	r0, #20
 800cfce:	f7f5 ffea 	bl	8002fa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800cfd2:	bf00      	nop
 800cfd4:	3728      	adds	r7, #40	; 0x28
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bd80      	pop	{r7, pc}
 800cfda:	bf00      	nop
 800cfdc:	40005c00 	.word	0x40005c00
 800cfe0:	40021000 	.word	0x40021000

0800cfe4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b082      	sub	sp, #8
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800cff8:	4619      	mov	r1, r3
 800cffa:	4610      	mov	r0, r2
 800cffc:	f7fe fe1d 	bl	800bc3a <USBD_LL_SetupStage>
}
 800d000:	bf00      	nop
 800d002:	3708      	adds	r7, #8
 800d004:	46bd      	mov	sp, r7
 800d006:	bd80      	pop	{r7, pc}

0800d008 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b082      	sub	sp, #8
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
 800d010:	460b      	mov	r3, r1
 800d012:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800d01a:	78fa      	ldrb	r2, [r7, #3]
 800d01c:	6879      	ldr	r1, [r7, #4]
 800d01e:	4613      	mov	r3, r2
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	4413      	add	r3, r2
 800d024:	00db      	lsls	r3, r3, #3
 800d026:	440b      	add	r3, r1
 800d028:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800d02c:	681a      	ldr	r2, [r3, #0]
 800d02e:	78fb      	ldrb	r3, [r7, #3]
 800d030:	4619      	mov	r1, r3
 800d032:	f7fe fe4f 	bl	800bcd4 <USBD_LL_DataOutStage>
}
 800d036:	bf00      	nop
 800d038:	3708      	adds	r7, #8
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}

0800d03e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d03e:	b580      	push	{r7, lr}
 800d040:	b082      	sub	sp, #8
 800d042:	af00      	add	r7, sp, #0
 800d044:	6078      	str	r0, [r7, #4]
 800d046:	460b      	mov	r3, r1
 800d048:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800d050:	78fa      	ldrb	r2, [r7, #3]
 800d052:	6879      	ldr	r1, [r7, #4]
 800d054:	4613      	mov	r3, r2
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	4413      	add	r3, r2
 800d05a:	00db      	lsls	r3, r3, #3
 800d05c:	440b      	add	r3, r1
 800d05e:	333c      	adds	r3, #60	; 0x3c
 800d060:	681a      	ldr	r2, [r3, #0]
 800d062:	78fb      	ldrb	r3, [r7, #3]
 800d064:	4619      	mov	r1, r3
 800d066:	f7fe fea6 	bl	800bdb6 <USBD_LL_DataInStage>
}
 800d06a:	bf00      	nop
 800d06c:	3708      	adds	r7, #8
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}

0800d072 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d072:	b580      	push	{r7, lr}
 800d074:	b082      	sub	sp, #8
 800d076:	af00      	add	r7, sp, #0
 800d078:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800d080:	4618      	mov	r0, r3
 800d082:	f7fe ffb9 	bl	800bff8 <USBD_LL_SOF>
}
 800d086:	bf00      	nop
 800d088:	3708      	adds	r7, #8
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}

0800d08e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d08e:	b580      	push	{r7, lr}
 800d090:	b084      	sub	sp, #16
 800d092:	af00      	add	r7, sp, #0
 800d094:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d096:	2301      	movs	r3, #1
 800d098:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	689b      	ldr	r3, [r3, #8]
 800d09e:	2b02      	cmp	r3, #2
 800d0a0:	d001      	beq.n	800d0a6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d0a2:	f7f4 ff6b 	bl	8001f7c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800d0ac:	7bfa      	ldrb	r2, [r7, #15]
 800d0ae:	4611      	mov	r1, r2
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f7fe ff66 	bl	800bf82 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f7fe ff1f 	bl	800bf00 <USBD_LL_Reset>
}
 800d0c2:	bf00      	nop
 800d0c4:	3710      	adds	r7, #16
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
	...

0800d0cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b082      	sub	sp, #8
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f7fe ff61 	bl	800bfa2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	699b      	ldr	r3, [r3, #24]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d005      	beq.n	800d0f4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d0e8:	4b04      	ldr	r3, [pc, #16]	; (800d0fc <HAL_PCD_SuspendCallback+0x30>)
 800d0ea:	691b      	ldr	r3, [r3, #16]
 800d0ec:	4a03      	ldr	r2, [pc, #12]	; (800d0fc <HAL_PCD_SuspendCallback+0x30>)
 800d0ee:	f043 0306 	orr.w	r3, r3, #6
 800d0f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d0f4:	bf00      	nop
 800d0f6:	3708      	adds	r7, #8
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	bd80      	pop	{r7, pc}
 800d0fc:	e000ed00 	.word	0xe000ed00

0800d100 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b082      	sub	sp, #8
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800d10e:	4618      	mov	r0, r3
 800d110:	f7fe ff5c 	bl	800bfcc <USBD_LL_Resume>
}
 800d114:	bf00      	nop
 800d116:	3708      	adds	r7, #8
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}

0800d11c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b082      	sub	sp, #8
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800d124:	4a23      	ldr	r2, [pc, #140]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	4a21      	ldr	r2, [pc, #132]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d130:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800d134:	4b1f      	ldr	r3, [pc, #124]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d136:	4a20      	ldr	r2, [pc, #128]	; (800d1b8 <USBD_LL_Init+0x9c>)
 800d138:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d13a:	4b1e      	ldr	r3, [pc, #120]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d13c:	2208      	movs	r2, #8
 800d13e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d140:	4b1c      	ldr	r3, [pc, #112]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d142:	2202      	movs	r2, #2
 800d144:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d146:	4b1b      	ldr	r3, [pc, #108]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d148:	2202      	movs	r2, #2
 800d14a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d14c:	4b19      	ldr	r3, [pc, #100]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d14e:	2200      	movs	r2, #0
 800d150:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d152:	4b18      	ldr	r3, [pc, #96]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d154:	2200      	movs	r2, #0
 800d156:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d158:	4816      	ldr	r0, [pc, #88]	; (800d1b4 <USBD_LL_Init+0x98>)
 800d15a:	f7f6 fe8c 	bl	8003e76 <HAL_PCD_Init>
 800d15e:	4603      	mov	r3, r0
 800d160:	2b00      	cmp	r3, #0
 800d162:	d001      	beq.n	800d168 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800d164:	f7f4 ff0a 	bl	8001f7c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d16e:	2318      	movs	r3, #24
 800d170:	2200      	movs	r2, #0
 800d172:	2100      	movs	r1, #0
 800d174:	f7f8 fafd 	bl	8005772 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d17e:	2358      	movs	r3, #88	; 0x58
 800d180:	2200      	movs	r2, #0
 800d182:	2180      	movs	r1, #128	; 0x80
 800d184:	f7f8 faf5 	bl	8005772 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d18e:	2398      	movs	r3, #152	; 0x98
 800d190:	2200      	movs	r2, #0
 800d192:	2181      	movs	r1, #129	; 0x81
 800d194:	f7f8 faed 	bl	8005772 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d19e:	23d8      	movs	r3, #216	; 0xd8
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	2101      	movs	r1, #1
 800d1a4:	f7f8 fae5 	bl	8005772 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800d1a8:	2300      	movs	r3, #0
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	3708      	adds	r7, #8
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}
 800d1b2:	bf00      	nop
 800d1b4:	20000c20 	.word	0x20000c20
 800d1b8:	40005c00 	.word	0x40005c00

0800d1bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f7f6 ff21 	bl	800401a <HAL_PCD_Start>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1dc:	7bfb      	ldrb	r3, [r7, #15]
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f000 f940 	bl	800d464 <USBD_Get_USB_Status>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3710      	adds	r7, #16
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}

0800d1f2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d1f2:	b580      	push	{r7, lr}
 800d1f4:	b084      	sub	sp, #16
 800d1f6:	af00      	add	r7, sp, #0
 800d1f8:	6078      	str	r0, [r7, #4]
 800d1fa:	4608      	mov	r0, r1
 800d1fc:	4611      	mov	r1, r2
 800d1fe:	461a      	mov	r2, r3
 800d200:	4603      	mov	r3, r0
 800d202:	70fb      	strb	r3, [r7, #3]
 800d204:	460b      	mov	r3, r1
 800d206:	70bb      	strb	r3, [r7, #2]
 800d208:	4613      	mov	r3, r2
 800d20a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d20c:	2300      	movs	r3, #0
 800d20e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d210:	2300      	movs	r3, #0
 800d212:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d21a:	78bb      	ldrb	r3, [r7, #2]
 800d21c:	883a      	ldrh	r2, [r7, #0]
 800d21e:	78f9      	ldrb	r1, [r7, #3]
 800d220:	f7f7 f81a 	bl	8004258 <HAL_PCD_EP_Open>
 800d224:	4603      	mov	r3, r0
 800d226:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d228:	7bfb      	ldrb	r3, [r7, #15]
 800d22a:	4618      	mov	r0, r3
 800d22c:	f000 f91a 	bl	800d464 <USBD_Get_USB_Status>
 800d230:	4603      	mov	r3, r0
 800d232:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d234:	7bbb      	ldrb	r3, [r7, #14]
}
 800d236:	4618      	mov	r0, r3
 800d238:	3710      	adds	r7, #16
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}

0800d23e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d23e:	b580      	push	{r7, lr}
 800d240:	b084      	sub	sp, #16
 800d242:	af00      	add	r7, sp, #0
 800d244:	6078      	str	r0, [r7, #4]
 800d246:	460b      	mov	r3, r1
 800d248:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d24a:	2300      	movs	r3, #0
 800d24c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d24e:	2300      	movs	r3, #0
 800d250:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d258:	78fa      	ldrb	r2, [r7, #3]
 800d25a:	4611      	mov	r1, r2
 800d25c:	4618      	mov	r0, r3
 800d25e:	f7f7 f858 	bl	8004312 <HAL_PCD_EP_Close>
 800d262:	4603      	mov	r3, r0
 800d264:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d266:	7bfb      	ldrb	r3, [r7, #15]
 800d268:	4618      	mov	r0, r3
 800d26a:	f000 f8fb 	bl	800d464 <USBD_Get_USB_Status>
 800d26e:	4603      	mov	r3, r0
 800d270:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d272:	7bbb      	ldrb	r3, [r7, #14]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3710      	adds	r7, #16
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	460b      	mov	r3, r1
 800d286:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d288:	2300      	movs	r3, #0
 800d28a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d28c:	2300      	movs	r3, #0
 800d28e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d296:	78fa      	ldrb	r2, [r7, #3]
 800d298:	4611      	mov	r1, r2
 800d29a:	4618      	mov	r0, r3
 800d29c:	f7f7 f8e9 	bl	8004472 <HAL_PCD_EP_SetStall>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2a4:	7bfb      	ldrb	r3, [r7, #15]
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f000 f8dc 	bl	800d464 <USBD_Get_USB_Status>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3710      	adds	r7, #16
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}

0800d2ba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d2ba:	b580      	push	{r7, lr}
 800d2bc:	b084      	sub	sp, #16
 800d2be:	af00      	add	r7, sp, #0
 800d2c0:	6078      	str	r0, [r7, #4]
 800d2c2:	460b      	mov	r3, r1
 800d2c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d2d4:	78fa      	ldrb	r2, [r7, #3]
 800d2d6:	4611      	mov	r1, r2
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f7f7 f91c 	bl	8004516 <HAL_PCD_EP_ClrStall>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f000 f8bd 	bl	800d464 <USBD_Get_USB_Status>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3710      	adds	r7, #16
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}

0800d2f8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
 800d300:	460b      	mov	r3, r1
 800d302:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d30a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d30c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d310:	2b00      	cmp	r3, #0
 800d312:	da0c      	bge.n	800d32e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d314:	78fb      	ldrb	r3, [r7, #3]
 800d316:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d31a:	68f9      	ldr	r1, [r7, #12]
 800d31c:	1c5a      	adds	r2, r3, #1
 800d31e:	4613      	mov	r3, r2
 800d320:	009b      	lsls	r3, r3, #2
 800d322:	4413      	add	r3, r2
 800d324:	00db      	lsls	r3, r3, #3
 800d326:	440b      	add	r3, r1
 800d328:	3302      	adds	r3, #2
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	e00b      	b.n	800d346 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d32e:	78fb      	ldrb	r3, [r7, #3]
 800d330:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d334:	68f9      	ldr	r1, [r7, #12]
 800d336:	4613      	mov	r3, r2
 800d338:	009b      	lsls	r3, r3, #2
 800d33a:	4413      	add	r3, r2
 800d33c:	00db      	lsls	r3, r3, #3
 800d33e:	440b      	add	r3, r1
 800d340:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800d344:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d346:	4618      	mov	r0, r3
 800d348:	3714      	adds	r7, #20
 800d34a:	46bd      	mov	sp, r7
 800d34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d350:	4770      	bx	lr

0800d352 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d352:	b580      	push	{r7, lr}
 800d354:	b084      	sub	sp, #16
 800d356:	af00      	add	r7, sp, #0
 800d358:	6078      	str	r0, [r7, #4]
 800d35a:	460b      	mov	r3, r1
 800d35c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d35e:	2300      	movs	r3, #0
 800d360:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d362:	2300      	movs	r3, #0
 800d364:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d36c:	78fa      	ldrb	r2, [r7, #3]
 800d36e:	4611      	mov	r1, r2
 800d370:	4618      	mov	r0, r3
 800d372:	f7f6 ff4c 	bl	800420e <HAL_PCD_SetAddress>
 800d376:	4603      	mov	r3, r0
 800d378:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d37a:	7bfb      	ldrb	r3, [r7, #15]
 800d37c:	4618      	mov	r0, r3
 800d37e:	f000 f871 	bl	800d464 <USBD_Get_USB_Status>
 800d382:	4603      	mov	r3, r0
 800d384:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d386:	7bbb      	ldrb	r3, [r7, #14]
}
 800d388:	4618      	mov	r0, r3
 800d38a:	3710      	adds	r7, #16
 800d38c:	46bd      	mov	sp, r7
 800d38e:	bd80      	pop	{r7, pc}

0800d390 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b086      	sub	sp, #24
 800d394:	af00      	add	r7, sp, #0
 800d396:	60f8      	str	r0, [r7, #12]
 800d398:	607a      	str	r2, [r7, #4]
 800d39a:	461a      	mov	r2, r3
 800d39c:	460b      	mov	r3, r1
 800d39e:	72fb      	strb	r3, [r7, #11]
 800d3a0:	4613      	mov	r3, r2
 800d3a2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d3b2:	893b      	ldrh	r3, [r7, #8]
 800d3b4:	7af9      	ldrb	r1, [r7, #11]
 800d3b6:	687a      	ldr	r2, [r7, #4]
 800d3b8:	f7f7 f824 	bl	8004404 <HAL_PCD_EP_Transmit>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d3c0:	7dfb      	ldrb	r3, [r7, #23]
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f000 f84e 	bl	800d464 <USBD_Get_USB_Status>
 800d3c8:	4603      	mov	r3, r0
 800d3ca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d3cc:	7dbb      	ldrb	r3, [r7, #22]
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	3718      	adds	r7, #24
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}

0800d3d6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d3d6:	b580      	push	{r7, lr}
 800d3d8:	b086      	sub	sp, #24
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	60f8      	str	r0, [r7, #12]
 800d3de:	607a      	str	r2, [r7, #4]
 800d3e0:	461a      	mov	r2, r3
 800d3e2:	460b      	mov	r3, r1
 800d3e4:	72fb      	strb	r3, [r7, #11]
 800d3e6:	4613      	mov	r3, r2
 800d3e8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d3f8:	893b      	ldrh	r3, [r7, #8]
 800d3fa:	7af9      	ldrb	r1, [r7, #11]
 800d3fc:	687a      	ldr	r2, [r7, #4]
 800d3fe:	f7f6 ffd0 	bl	80043a2 <HAL_PCD_EP_Receive>
 800d402:	4603      	mov	r3, r0
 800d404:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d406:	7dfb      	ldrb	r3, [r7, #23]
 800d408:	4618      	mov	r0, r3
 800d40a:	f000 f82b 	bl	800d464 <USBD_Get_USB_Status>
 800d40e:	4603      	mov	r3, r0
 800d410:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d412:	7dbb      	ldrb	r3, [r7, #22]
}
 800d414:	4618      	mov	r0, r3
 800d416:	3718      	adds	r7, #24
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}

0800d41c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d41c:	b480      	push	{r7}
 800d41e:	b083      	sub	sp, #12
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800d424:	4b03      	ldr	r3, [pc, #12]	; (800d434 <USBD_static_malloc+0x18>)
}
 800d426:	4618      	mov	r0, r3
 800d428:	370c      	adds	r7, #12
 800d42a:	46bd      	mov	sp, r7
 800d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d430:	4770      	bx	lr
 800d432:	bf00      	nop
 800d434:	20000f0c 	.word	0x20000f0c

0800d438 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d438:	b480      	push	{r7}
 800d43a:	b083      	sub	sp, #12
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]

}
 800d440:	bf00      	nop
 800d442:	370c      	adds	r7, #12
 800d444:	46bd      	mov	sp, r7
 800d446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44a:	4770      	bx	lr

0800d44c <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d44c:	b480      	push	{r7}
 800d44e:	b083      	sub	sp, #12
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
 800d454:	460b      	mov	r3, r1
 800d456:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800d458:	bf00      	nop
 800d45a:	370c      	adds	r7, #12
 800d45c:	46bd      	mov	sp, r7
 800d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d462:	4770      	bx	lr

0800d464 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d464:	b480      	push	{r7}
 800d466:	b085      	sub	sp, #20
 800d468:	af00      	add	r7, sp, #0
 800d46a:	4603      	mov	r3, r0
 800d46c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d46e:	2300      	movs	r3, #0
 800d470:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d472:	79fb      	ldrb	r3, [r7, #7]
 800d474:	2b03      	cmp	r3, #3
 800d476:	d817      	bhi.n	800d4a8 <USBD_Get_USB_Status+0x44>
 800d478:	a201      	add	r2, pc, #4	; (adr r2, 800d480 <USBD_Get_USB_Status+0x1c>)
 800d47a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d47e:	bf00      	nop
 800d480:	0800d491 	.word	0x0800d491
 800d484:	0800d497 	.word	0x0800d497
 800d488:	0800d49d 	.word	0x0800d49d
 800d48c:	0800d4a3 	.word	0x0800d4a3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d490:	2300      	movs	r3, #0
 800d492:	73fb      	strb	r3, [r7, #15]
    break;
 800d494:	e00b      	b.n	800d4ae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d496:	2302      	movs	r3, #2
 800d498:	73fb      	strb	r3, [r7, #15]
    break;
 800d49a:	e008      	b.n	800d4ae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d49c:	2301      	movs	r3, #1
 800d49e:	73fb      	strb	r3, [r7, #15]
    break;
 800d4a0:	e005      	b.n	800d4ae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d4a2:	2302      	movs	r3, #2
 800d4a4:	73fb      	strb	r3, [r7, #15]
    break;
 800d4a6:	e002      	b.n	800d4ae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d4a8:	2302      	movs	r3, #2
 800d4aa:	73fb      	strb	r3, [r7, #15]
    break;
 800d4ac:	bf00      	nop
  }
  return usb_status;
 800d4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3714      	adds	r7, #20
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ba:	4770      	bx	lr

0800d4bc <sinf>:
 800d4bc:	ee10 3a10 	vmov	r3, s0
 800d4c0:	b507      	push	{r0, r1, r2, lr}
 800d4c2:	4a1f      	ldr	r2, [pc, #124]	; (800d540 <sinf+0x84>)
 800d4c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d4c8:	4293      	cmp	r3, r2
 800d4ca:	dc07      	bgt.n	800d4dc <sinf+0x20>
 800d4cc:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800d544 <sinf+0x88>
 800d4d0:	2000      	movs	r0, #0
 800d4d2:	b003      	add	sp, #12
 800d4d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4d8:	f000 bc48 	b.w	800dd6c <__kernel_sinf>
 800d4dc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d4e0:	db04      	blt.n	800d4ec <sinf+0x30>
 800d4e2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d4e6:	b003      	add	sp, #12
 800d4e8:	f85d fb04 	ldr.w	pc, [sp], #4
 800d4ec:	4668      	mov	r0, sp
 800d4ee:	f000 f82b 	bl	800d548 <__ieee754_rem_pio2f>
 800d4f2:	f000 0003 	and.w	r0, r0, #3
 800d4f6:	2801      	cmp	r0, #1
 800d4f8:	d00a      	beq.n	800d510 <sinf+0x54>
 800d4fa:	2802      	cmp	r0, #2
 800d4fc:	d00f      	beq.n	800d51e <sinf+0x62>
 800d4fe:	b9c0      	cbnz	r0, 800d532 <sinf+0x76>
 800d500:	eddd 0a01 	vldr	s1, [sp, #4]
 800d504:	ed9d 0a00 	vldr	s0, [sp]
 800d508:	2001      	movs	r0, #1
 800d50a:	f000 fc2f 	bl	800dd6c <__kernel_sinf>
 800d50e:	e7ea      	b.n	800d4e6 <sinf+0x2a>
 800d510:	eddd 0a01 	vldr	s1, [sp, #4]
 800d514:	ed9d 0a00 	vldr	s0, [sp]
 800d518:	f000 f952 	bl	800d7c0 <__kernel_cosf>
 800d51c:	e7e3      	b.n	800d4e6 <sinf+0x2a>
 800d51e:	eddd 0a01 	vldr	s1, [sp, #4]
 800d522:	ed9d 0a00 	vldr	s0, [sp]
 800d526:	2001      	movs	r0, #1
 800d528:	f000 fc20 	bl	800dd6c <__kernel_sinf>
 800d52c:	eeb1 0a40 	vneg.f32	s0, s0
 800d530:	e7d9      	b.n	800d4e6 <sinf+0x2a>
 800d532:	eddd 0a01 	vldr	s1, [sp, #4]
 800d536:	ed9d 0a00 	vldr	s0, [sp]
 800d53a:	f000 f941 	bl	800d7c0 <__kernel_cosf>
 800d53e:	e7f5      	b.n	800d52c <sinf+0x70>
 800d540:	3f490fd8 	.word	0x3f490fd8
 800d544:	00000000 	.word	0x00000000

0800d548 <__ieee754_rem_pio2f>:
 800d548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d54a:	ee10 6a10 	vmov	r6, s0
 800d54e:	4b8e      	ldr	r3, [pc, #568]	; (800d788 <__ieee754_rem_pio2f+0x240>)
 800d550:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800d554:	429d      	cmp	r5, r3
 800d556:	b087      	sub	sp, #28
 800d558:	eef0 7a40 	vmov.f32	s15, s0
 800d55c:	4604      	mov	r4, r0
 800d55e:	dc05      	bgt.n	800d56c <__ieee754_rem_pio2f+0x24>
 800d560:	2300      	movs	r3, #0
 800d562:	ed80 0a00 	vstr	s0, [r0]
 800d566:	6043      	str	r3, [r0, #4]
 800d568:	2000      	movs	r0, #0
 800d56a:	e01a      	b.n	800d5a2 <__ieee754_rem_pio2f+0x5a>
 800d56c:	4b87      	ldr	r3, [pc, #540]	; (800d78c <__ieee754_rem_pio2f+0x244>)
 800d56e:	429d      	cmp	r5, r3
 800d570:	dc46      	bgt.n	800d600 <__ieee754_rem_pio2f+0xb8>
 800d572:	2e00      	cmp	r6, #0
 800d574:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800d790 <__ieee754_rem_pio2f+0x248>
 800d578:	4b86      	ldr	r3, [pc, #536]	; (800d794 <__ieee754_rem_pio2f+0x24c>)
 800d57a:	f025 050f 	bic.w	r5, r5, #15
 800d57e:	dd1f      	ble.n	800d5c0 <__ieee754_rem_pio2f+0x78>
 800d580:	429d      	cmp	r5, r3
 800d582:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d586:	d00e      	beq.n	800d5a6 <__ieee754_rem_pio2f+0x5e>
 800d588:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800d798 <__ieee754_rem_pio2f+0x250>
 800d58c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800d590:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d594:	ed80 0a00 	vstr	s0, [r0]
 800d598:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d59c:	2001      	movs	r0, #1
 800d59e:	edc4 7a01 	vstr	s15, [r4, #4]
 800d5a2:	b007      	add	sp, #28
 800d5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5a6:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800d79c <__ieee754_rem_pio2f+0x254>
 800d5aa:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800d7a0 <__ieee754_rem_pio2f+0x258>
 800d5ae:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d5b2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d5b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d5ba:	edc0 6a00 	vstr	s13, [r0]
 800d5be:	e7eb      	b.n	800d598 <__ieee754_rem_pio2f+0x50>
 800d5c0:	429d      	cmp	r5, r3
 800d5c2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d5c6:	d00e      	beq.n	800d5e6 <__ieee754_rem_pio2f+0x9e>
 800d5c8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800d798 <__ieee754_rem_pio2f+0x250>
 800d5cc:	ee37 0a87 	vadd.f32	s0, s15, s14
 800d5d0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d5d4:	ed80 0a00 	vstr	s0, [r0]
 800d5d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d5e0:	edc4 7a01 	vstr	s15, [r4, #4]
 800d5e4:	e7dd      	b.n	800d5a2 <__ieee754_rem_pio2f+0x5a>
 800d5e6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800d79c <__ieee754_rem_pio2f+0x254>
 800d5ea:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800d7a0 <__ieee754_rem_pio2f+0x258>
 800d5ee:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d5f2:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d5f6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d5fa:	edc0 6a00 	vstr	s13, [r0]
 800d5fe:	e7eb      	b.n	800d5d8 <__ieee754_rem_pio2f+0x90>
 800d600:	4b68      	ldr	r3, [pc, #416]	; (800d7a4 <__ieee754_rem_pio2f+0x25c>)
 800d602:	429d      	cmp	r5, r3
 800d604:	dc72      	bgt.n	800d6ec <__ieee754_rem_pio2f+0x1a4>
 800d606:	f000 fbf9 	bl	800ddfc <fabsf>
 800d60a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800d7a8 <__ieee754_rem_pio2f+0x260>
 800d60e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d612:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d616:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d61a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d61e:	ee17 0a90 	vmov	r0, s15
 800d622:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d790 <__ieee754_rem_pio2f+0x248>
 800d626:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d62a:	281f      	cmp	r0, #31
 800d62c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800d798 <__ieee754_rem_pio2f+0x250>
 800d630:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d634:	eeb1 6a47 	vneg.f32	s12, s14
 800d638:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d63c:	ee16 2a90 	vmov	r2, s13
 800d640:	dc1c      	bgt.n	800d67c <__ieee754_rem_pio2f+0x134>
 800d642:	495a      	ldr	r1, [pc, #360]	; (800d7ac <__ieee754_rem_pio2f+0x264>)
 800d644:	1e47      	subs	r7, r0, #1
 800d646:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800d64a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d64e:	428b      	cmp	r3, r1
 800d650:	d014      	beq.n	800d67c <__ieee754_rem_pio2f+0x134>
 800d652:	6022      	str	r2, [r4, #0]
 800d654:	ed94 7a00 	vldr	s14, [r4]
 800d658:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d65c:	2e00      	cmp	r6, #0
 800d65e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d662:	ed84 0a01 	vstr	s0, [r4, #4]
 800d666:	da9c      	bge.n	800d5a2 <__ieee754_rem_pio2f+0x5a>
 800d668:	eeb1 7a47 	vneg.f32	s14, s14
 800d66c:	eeb1 0a40 	vneg.f32	s0, s0
 800d670:	ed84 7a00 	vstr	s14, [r4]
 800d674:	ed84 0a01 	vstr	s0, [r4, #4]
 800d678:	4240      	negs	r0, r0
 800d67a:	e792      	b.n	800d5a2 <__ieee754_rem_pio2f+0x5a>
 800d67c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d680:	15eb      	asrs	r3, r5, #23
 800d682:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800d686:	2d08      	cmp	r5, #8
 800d688:	dde3      	ble.n	800d652 <__ieee754_rem_pio2f+0x10a>
 800d68a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800d79c <__ieee754_rem_pio2f+0x254>
 800d68e:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d7a0 <__ieee754_rem_pio2f+0x258>
 800d692:	eef0 6a40 	vmov.f32	s13, s0
 800d696:	eee6 6a27 	vfma.f32	s13, s12, s15
 800d69a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d69e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800d6a2:	eef0 7a40 	vmov.f32	s15, s0
 800d6a6:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d6aa:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d6ae:	ee15 2a90 	vmov	r2, s11
 800d6b2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d6b6:	1a5b      	subs	r3, r3, r1
 800d6b8:	2b19      	cmp	r3, #25
 800d6ba:	dc04      	bgt.n	800d6c6 <__ieee754_rem_pio2f+0x17e>
 800d6bc:	edc4 5a00 	vstr	s11, [r4]
 800d6c0:	eeb0 0a66 	vmov.f32	s0, s13
 800d6c4:	e7c6      	b.n	800d654 <__ieee754_rem_pio2f+0x10c>
 800d6c6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800d7b0 <__ieee754_rem_pio2f+0x268>
 800d6ca:	eeb0 0a66 	vmov.f32	s0, s13
 800d6ce:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d6d2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d6d6:	eddf 6a37 	vldr	s13, [pc, #220]	; 800d7b4 <__ieee754_rem_pio2f+0x26c>
 800d6da:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d6de:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d6e2:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d6e6:	ed84 7a00 	vstr	s14, [r4]
 800d6ea:	e7b3      	b.n	800d654 <__ieee754_rem_pio2f+0x10c>
 800d6ec:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800d6f0:	db06      	blt.n	800d700 <__ieee754_rem_pio2f+0x1b8>
 800d6f2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d6f6:	edc0 7a01 	vstr	s15, [r0, #4]
 800d6fa:	edc0 7a00 	vstr	s15, [r0]
 800d6fe:	e733      	b.n	800d568 <__ieee754_rem_pio2f+0x20>
 800d700:	15ea      	asrs	r2, r5, #23
 800d702:	3a86      	subs	r2, #134	; 0x86
 800d704:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d708:	ee07 3a90 	vmov	s15, r3
 800d70c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d710:	eddf 6a29 	vldr	s13, [pc, #164]	; 800d7b8 <__ieee754_rem_pio2f+0x270>
 800d714:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d718:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d71c:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d720:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d724:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d728:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d72c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d730:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d734:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d738:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d73c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d740:	edcd 7a05 	vstr	s15, [sp, #20]
 800d744:	d11e      	bne.n	800d784 <__ieee754_rem_pio2f+0x23c>
 800d746:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d74a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d74e:	bf14      	ite	ne
 800d750:	2302      	movne	r3, #2
 800d752:	2301      	moveq	r3, #1
 800d754:	4919      	ldr	r1, [pc, #100]	; (800d7bc <__ieee754_rem_pio2f+0x274>)
 800d756:	9101      	str	r1, [sp, #4]
 800d758:	2102      	movs	r1, #2
 800d75a:	9100      	str	r1, [sp, #0]
 800d75c:	a803      	add	r0, sp, #12
 800d75e:	4621      	mov	r1, r4
 800d760:	f000 f88e 	bl	800d880 <__kernel_rem_pio2f>
 800d764:	2e00      	cmp	r6, #0
 800d766:	f6bf af1c 	bge.w	800d5a2 <__ieee754_rem_pio2f+0x5a>
 800d76a:	edd4 7a00 	vldr	s15, [r4]
 800d76e:	eef1 7a67 	vneg.f32	s15, s15
 800d772:	edc4 7a00 	vstr	s15, [r4]
 800d776:	edd4 7a01 	vldr	s15, [r4, #4]
 800d77a:	eef1 7a67 	vneg.f32	s15, s15
 800d77e:	edc4 7a01 	vstr	s15, [r4, #4]
 800d782:	e779      	b.n	800d678 <__ieee754_rem_pio2f+0x130>
 800d784:	2303      	movs	r3, #3
 800d786:	e7e5      	b.n	800d754 <__ieee754_rem_pio2f+0x20c>
 800d788:	3f490fd8 	.word	0x3f490fd8
 800d78c:	4016cbe3 	.word	0x4016cbe3
 800d790:	3fc90f80 	.word	0x3fc90f80
 800d794:	3fc90fd0 	.word	0x3fc90fd0
 800d798:	37354443 	.word	0x37354443
 800d79c:	37354400 	.word	0x37354400
 800d7a0:	2e85a308 	.word	0x2e85a308
 800d7a4:	43490f80 	.word	0x43490f80
 800d7a8:	3f22f984 	.word	0x3f22f984
 800d7ac:	08010bb4 	.word	0x08010bb4
 800d7b0:	2e85a300 	.word	0x2e85a300
 800d7b4:	248d3132 	.word	0x248d3132
 800d7b8:	43800000 	.word	0x43800000
 800d7bc:	08010c34 	.word	0x08010c34

0800d7c0 <__kernel_cosf>:
 800d7c0:	ee10 3a10 	vmov	r3, s0
 800d7c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d7c8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d7cc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d7d0:	da05      	bge.n	800d7de <__kernel_cosf+0x1e>
 800d7d2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d7d6:	ee17 2a90 	vmov	r2, s15
 800d7da:	2a00      	cmp	r2, #0
 800d7dc:	d03d      	beq.n	800d85a <__kernel_cosf+0x9a>
 800d7de:	ee60 5a00 	vmul.f32	s11, s0, s0
 800d7e2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d860 <__kernel_cosf+0xa0>
 800d7e6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800d864 <__kernel_cosf+0xa4>
 800d7ea:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800d868 <__kernel_cosf+0xa8>
 800d7ee:	4a1f      	ldr	r2, [pc, #124]	; (800d86c <__kernel_cosf+0xac>)
 800d7f0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800d870 <__kernel_cosf+0xb0>
 800d7fa:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d7fe:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800d874 <__kernel_cosf+0xb4>
 800d802:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d806:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800d878 <__kernel_cosf+0xb8>
 800d80a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d80e:	eeb0 7a66 	vmov.f32	s14, s13
 800d812:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d816:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800d81a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800d81e:	ee67 6a25 	vmul.f32	s13, s14, s11
 800d822:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800d826:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d82a:	dc04      	bgt.n	800d836 <__kernel_cosf+0x76>
 800d82c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800d830:	ee36 0a47 	vsub.f32	s0, s12, s14
 800d834:	4770      	bx	lr
 800d836:	4a11      	ldr	r2, [pc, #68]	; (800d87c <__kernel_cosf+0xbc>)
 800d838:	4293      	cmp	r3, r2
 800d83a:	bfda      	itte	le
 800d83c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800d840:	ee06 3a90 	vmovle	s13, r3
 800d844:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800d848:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d84c:	ee36 0a66 	vsub.f32	s0, s12, s13
 800d850:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d854:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d858:	4770      	bx	lr
 800d85a:	eeb0 0a46 	vmov.f32	s0, s12
 800d85e:	4770      	bx	lr
 800d860:	ad47d74e 	.word	0xad47d74e
 800d864:	310f74f6 	.word	0x310f74f6
 800d868:	3d2aaaab 	.word	0x3d2aaaab
 800d86c:	3e999999 	.word	0x3e999999
 800d870:	b493f27c 	.word	0xb493f27c
 800d874:	37d00d01 	.word	0x37d00d01
 800d878:	bab60b61 	.word	0xbab60b61
 800d87c:	3f480000 	.word	0x3f480000

0800d880 <__kernel_rem_pio2f>:
 800d880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d884:	ed2d 8b04 	vpush	{d8-d9}
 800d888:	b0d9      	sub	sp, #356	; 0x164
 800d88a:	4688      	mov	r8, r1
 800d88c:	9002      	str	r0, [sp, #8]
 800d88e:	49bb      	ldr	r1, [pc, #748]	; (800db7c <__kernel_rem_pio2f+0x2fc>)
 800d890:	9866      	ldr	r0, [sp, #408]	; 0x198
 800d892:	9301      	str	r3, [sp, #4]
 800d894:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800d898:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800d89c:	1e59      	subs	r1, r3, #1
 800d89e:	1d13      	adds	r3, r2, #4
 800d8a0:	db27      	blt.n	800d8f2 <__kernel_rem_pio2f+0x72>
 800d8a2:	f1b2 0b03 	subs.w	fp, r2, #3
 800d8a6:	bf48      	it	mi
 800d8a8:	f102 0b04 	addmi.w	fp, r2, #4
 800d8ac:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800d8b0:	1c45      	adds	r5, r0, #1
 800d8b2:	00ec      	lsls	r4, r5, #3
 800d8b4:	1a47      	subs	r7, r0, r1
 800d8b6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800d8ba:	9403      	str	r4, [sp, #12]
 800d8bc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800d8c0:	eb0a 0c01 	add.w	ip, sl, r1
 800d8c4:	ae1c      	add	r6, sp, #112	; 0x70
 800d8c6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800d8ca:	2400      	movs	r4, #0
 800d8cc:	4564      	cmp	r4, ip
 800d8ce:	dd12      	ble.n	800d8f6 <__kernel_rem_pio2f+0x76>
 800d8d0:	9b01      	ldr	r3, [sp, #4]
 800d8d2:	ac1c      	add	r4, sp, #112	; 0x70
 800d8d4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800d8d8:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800d8dc:	f04f 0c00 	mov.w	ip, #0
 800d8e0:	45d4      	cmp	ip, sl
 800d8e2:	dc27      	bgt.n	800d934 <__kernel_rem_pio2f+0xb4>
 800d8e4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800d8e8:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800d8ec:	4627      	mov	r7, r4
 800d8ee:	2600      	movs	r6, #0
 800d8f0:	e016      	b.n	800d920 <__kernel_rem_pio2f+0xa0>
 800d8f2:	2000      	movs	r0, #0
 800d8f4:	e7dc      	b.n	800d8b0 <__kernel_rem_pio2f+0x30>
 800d8f6:	42e7      	cmn	r7, r4
 800d8f8:	bf5d      	ittte	pl
 800d8fa:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800d8fe:	ee07 3a90 	vmovpl	s15, r3
 800d902:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d906:	eef0 7a47 	vmovmi.f32	s15, s14
 800d90a:	ece6 7a01 	vstmia	r6!, {s15}
 800d90e:	3401      	adds	r4, #1
 800d910:	e7dc      	b.n	800d8cc <__kernel_rem_pio2f+0x4c>
 800d912:	ecf9 6a01 	vldmia	r9!, {s13}
 800d916:	ed97 7a00 	vldr	s14, [r7]
 800d91a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d91e:	3601      	adds	r6, #1
 800d920:	428e      	cmp	r6, r1
 800d922:	f1a7 0704 	sub.w	r7, r7, #4
 800d926:	ddf4      	ble.n	800d912 <__kernel_rem_pio2f+0x92>
 800d928:	eceb 7a01 	vstmia	fp!, {s15}
 800d92c:	f10c 0c01 	add.w	ip, ip, #1
 800d930:	3404      	adds	r4, #4
 800d932:	e7d5      	b.n	800d8e0 <__kernel_rem_pio2f+0x60>
 800d934:	ab08      	add	r3, sp, #32
 800d936:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800d93a:	eddf 8a93 	vldr	s17, [pc, #588]	; 800db88 <__kernel_rem_pio2f+0x308>
 800d93e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800db84 <__kernel_rem_pio2f+0x304>
 800d942:	9304      	str	r3, [sp, #16]
 800d944:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800d948:	4656      	mov	r6, sl
 800d94a:	00b3      	lsls	r3, r6, #2
 800d94c:	9305      	str	r3, [sp, #20]
 800d94e:	ab58      	add	r3, sp, #352	; 0x160
 800d950:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d954:	ac08      	add	r4, sp, #32
 800d956:	ab44      	add	r3, sp, #272	; 0x110
 800d958:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800d95c:	46a4      	mov	ip, r4
 800d95e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d962:	4637      	mov	r7, r6
 800d964:	2f00      	cmp	r7, #0
 800d966:	f1a0 0004 	sub.w	r0, r0, #4
 800d96a:	dc4f      	bgt.n	800da0c <__kernel_rem_pio2f+0x18c>
 800d96c:	4628      	mov	r0, r5
 800d96e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800d972:	f000 fa8d 	bl	800de90 <scalbnf>
 800d976:	eeb0 8a40 	vmov.f32	s16, s0
 800d97a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d97e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d982:	f000 fa43 	bl	800de0c <floorf>
 800d986:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d98a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d98e:	2d00      	cmp	r5, #0
 800d990:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800d994:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d998:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800d99c:	ee17 9a90 	vmov	r9, s15
 800d9a0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d9a4:	dd44      	ble.n	800da30 <__kernel_rem_pio2f+0x1b0>
 800d9a6:	f106 3cff 	add.w	ip, r6, #4294967295
 800d9aa:	ab08      	add	r3, sp, #32
 800d9ac:	f1c5 0e08 	rsb	lr, r5, #8
 800d9b0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800d9b4:	fa47 f00e 	asr.w	r0, r7, lr
 800d9b8:	4481      	add	r9, r0
 800d9ba:	fa00 f00e 	lsl.w	r0, r0, lr
 800d9be:	1a3f      	subs	r7, r7, r0
 800d9c0:	f1c5 0007 	rsb	r0, r5, #7
 800d9c4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800d9c8:	4107      	asrs	r7, r0
 800d9ca:	2f00      	cmp	r7, #0
 800d9cc:	dd3f      	ble.n	800da4e <__kernel_rem_pio2f+0x1ce>
 800d9ce:	f04f 0e00 	mov.w	lr, #0
 800d9d2:	f109 0901 	add.w	r9, r9, #1
 800d9d6:	4673      	mov	r3, lr
 800d9d8:	4576      	cmp	r6, lr
 800d9da:	dc6b      	bgt.n	800dab4 <__kernel_rem_pio2f+0x234>
 800d9dc:	2d00      	cmp	r5, #0
 800d9de:	dd04      	ble.n	800d9ea <__kernel_rem_pio2f+0x16a>
 800d9e0:	2d01      	cmp	r5, #1
 800d9e2:	d078      	beq.n	800dad6 <__kernel_rem_pio2f+0x256>
 800d9e4:	2d02      	cmp	r5, #2
 800d9e6:	f000 8081 	beq.w	800daec <__kernel_rem_pio2f+0x26c>
 800d9ea:	2f02      	cmp	r7, #2
 800d9ec:	d12f      	bne.n	800da4e <__kernel_rem_pio2f+0x1ce>
 800d9ee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d9f2:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d9f6:	b353      	cbz	r3, 800da4e <__kernel_rem_pio2f+0x1ce>
 800d9f8:	4628      	mov	r0, r5
 800d9fa:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800d9fe:	f000 fa47 	bl	800de90 <scalbnf>
 800da02:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800da06:	ee38 8a40 	vsub.f32	s16, s16, s0
 800da0a:	e020      	b.n	800da4e <__kernel_rem_pio2f+0x1ce>
 800da0c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800da10:	3f01      	subs	r7, #1
 800da12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800da16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da1a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800da1e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800da22:	ecac 0a01 	vstmia	ip!, {s0}
 800da26:	ed90 0a00 	vldr	s0, [r0]
 800da2a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800da2e:	e799      	b.n	800d964 <__kernel_rem_pio2f+0xe4>
 800da30:	d105      	bne.n	800da3e <__kernel_rem_pio2f+0x1be>
 800da32:	1e70      	subs	r0, r6, #1
 800da34:	ab08      	add	r3, sp, #32
 800da36:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800da3a:	11ff      	asrs	r7, r7, #7
 800da3c:	e7c5      	b.n	800d9ca <__kernel_rem_pio2f+0x14a>
 800da3e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800da42:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800da46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da4a:	da31      	bge.n	800dab0 <__kernel_rem_pio2f+0x230>
 800da4c:	2700      	movs	r7, #0
 800da4e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800da52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da56:	f040 809b 	bne.w	800db90 <__kernel_rem_pio2f+0x310>
 800da5a:	1e74      	subs	r4, r6, #1
 800da5c:	46a4      	mov	ip, r4
 800da5e:	2000      	movs	r0, #0
 800da60:	45d4      	cmp	ip, sl
 800da62:	da4a      	bge.n	800dafa <__kernel_rem_pio2f+0x27a>
 800da64:	2800      	cmp	r0, #0
 800da66:	d07a      	beq.n	800db5e <__kernel_rem_pio2f+0x2de>
 800da68:	ab08      	add	r3, sp, #32
 800da6a:	3d08      	subs	r5, #8
 800da6c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800da70:	2b00      	cmp	r3, #0
 800da72:	f000 8081 	beq.w	800db78 <__kernel_rem_pio2f+0x2f8>
 800da76:	4628      	mov	r0, r5
 800da78:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800da7c:	00a5      	lsls	r5, r4, #2
 800da7e:	f000 fa07 	bl	800de90 <scalbnf>
 800da82:	aa44      	add	r2, sp, #272	; 0x110
 800da84:	1d2b      	adds	r3, r5, #4
 800da86:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800db88 <__kernel_rem_pio2f+0x308>
 800da8a:	18d1      	adds	r1, r2, r3
 800da8c:	4622      	mov	r2, r4
 800da8e:	2a00      	cmp	r2, #0
 800da90:	f280 80ae 	bge.w	800dbf0 <__kernel_rem_pio2f+0x370>
 800da94:	4622      	mov	r2, r4
 800da96:	2a00      	cmp	r2, #0
 800da98:	f2c0 80cc 	blt.w	800dc34 <__kernel_rem_pio2f+0x3b4>
 800da9c:	a944      	add	r1, sp, #272	; 0x110
 800da9e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800daa2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800db80 <__kernel_rem_pio2f+0x300>
 800daa6:	eddf 7a39 	vldr	s15, [pc, #228]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800daaa:	2000      	movs	r0, #0
 800daac:	1aa1      	subs	r1, r4, r2
 800daae:	e0b6      	b.n	800dc1e <__kernel_rem_pio2f+0x39e>
 800dab0:	2702      	movs	r7, #2
 800dab2:	e78c      	b.n	800d9ce <__kernel_rem_pio2f+0x14e>
 800dab4:	6820      	ldr	r0, [r4, #0]
 800dab6:	b94b      	cbnz	r3, 800dacc <__kernel_rem_pio2f+0x24c>
 800dab8:	b118      	cbz	r0, 800dac2 <__kernel_rem_pio2f+0x242>
 800daba:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800dabe:	6020      	str	r0, [r4, #0]
 800dac0:	2001      	movs	r0, #1
 800dac2:	f10e 0e01 	add.w	lr, lr, #1
 800dac6:	3404      	adds	r4, #4
 800dac8:	4603      	mov	r3, r0
 800daca:	e785      	b.n	800d9d8 <__kernel_rem_pio2f+0x158>
 800dacc:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800dad0:	6020      	str	r0, [r4, #0]
 800dad2:	4618      	mov	r0, r3
 800dad4:	e7f5      	b.n	800dac2 <__kernel_rem_pio2f+0x242>
 800dad6:	1e74      	subs	r4, r6, #1
 800dad8:	a808      	add	r0, sp, #32
 800dada:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800dade:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800dae2:	f10d 0c20 	add.w	ip, sp, #32
 800dae6:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800daea:	e77e      	b.n	800d9ea <__kernel_rem_pio2f+0x16a>
 800daec:	1e74      	subs	r4, r6, #1
 800daee:	a808      	add	r0, sp, #32
 800daf0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800daf4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800daf8:	e7f3      	b.n	800dae2 <__kernel_rem_pio2f+0x262>
 800dafa:	ab08      	add	r3, sp, #32
 800dafc:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800db00:	f10c 3cff 	add.w	ip, ip, #4294967295
 800db04:	4318      	orrs	r0, r3
 800db06:	e7ab      	b.n	800da60 <__kernel_rem_pio2f+0x1e0>
 800db08:	f10c 0c01 	add.w	ip, ip, #1
 800db0c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800db10:	2c00      	cmp	r4, #0
 800db12:	d0f9      	beq.n	800db08 <__kernel_rem_pio2f+0x288>
 800db14:	9b05      	ldr	r3, [sp, #20]
 800db16:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800db1a:	eb0d 0003 	add.w	r0, sp, r3
 800db1e:	9b01      	ldr	r3, [sp, #4]
 800db20:	18f4      	adds	r4, r6, r3
 800db22:	ab1c      	add	r3, sp, #112	; 0x70
 800db24:	1c77      	adds	r7, r6, #1
 800db26:	384c      	subs	r0, #76	; 0x4c
 800db28:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800db2c:	4466      	add	r6, ip
 800db2e:	42be      	cmp	r6, r7
 800db30:	f6ff af0b 	blt.w	800d94a <__kernel_rem_pio2f+0xca>
 800db34:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800db38:	f8dd e008 	ldr.w	lr, [sp, #8]
 800db3c:	ee07 3a90 	vmov	s15, r3
 800db40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db44:	f04f 0c00 	mov.w	ip, #0
 800db48:	ece4 7a01 	vstmia	r4!, {s15}
 800db4c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800db50:	46a1      	mov	r9, r4
 800db52:	458c      	cmp	ip, r1
 800db54:	dd07      	ble.n	800db66 <__kernel_rem_pio2f+0x2e6>
 800db56:	ece0 7a01 	vstmia	r0!, {s15}
 800db5a:	3701      	adds	r7, #1
 800db5c:	e7e7      	b.n	800db2e <__kernel_rem_pio2f+0x2ae>
 800db5e:	9804      	ldr	r0, [sp, #16]
 800db60:	f04f 0c01 	mov.w	ip, #1
 800db64:	e7d2      	b.n	800db0c <__kernel_rem_pio2f+0x28c>
 800db66:	ecfe 6a01 	vldmia	lr!, {s13}
 800db6a:	ed39 7a01 	vldmdb	r9!, {s14}
 800db6e:	f10c 0c01 	add.w	ip, ip, #1
 800db72:	eee6 7a87 	vfma.f32	s15, s13, s14
 800db76:	e7ec      	b.n	800db52 <__kernel_rem_pio2f+0x2d2>
 800db78:	3c01      	subs	r4, #1
 800db7a:	e775      	b.n	800da68 <__kernel_rem_pio2f+0x1e8>
 800db7c:	08010f78 	.word	0x08010f78
 800db80:	08010f4c 	.word	0x08010f4c
 800db84:	43800000 	.word	0x43800000
 800db88:	3b800000 	.word	0x3b800000
 800db8c:	00000000 	.word	0x00000000
 800db90:	9b03      	ldr	r3, [sp, #12]
 800db92:	eeb0 0a48 	vmov.f32	s0, s16
 800db96:	1a98      	subs	r0, r3, r2
 800db98:	f000 f97a 	bl	800de90 <scalbnf>
 800db9c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800db84 <__kernel_rem_pio2f+0x304>
 800dba0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800dba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba8:	db19      	blt.n	800dbde <__kernel_rem_pio2f+0x35e>
 800dbaa:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800db88 <__kernel_rem_pio2f+0x308>
 800dbae:	ee60 7a27 	vmul.f32	s15, s0, s15
 800dbb2:	aa08      	add	r2, sp, #32
 800dbb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dbb8:	1c74      	adds	r4, r6, #1
 800dbba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dbbe:	3508      	adds	r5, #8
 800dbc0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800dbc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dbc8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dbcc:	ee10 3a10 	vmov	r3, s0
 800dbd0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800dbd4:	ee17 3a90 	vmov	r3, s15
 800dbd8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dbdc:	e74b      	b.n	800da76 <__kernel_rem_pio2f+0x1f6>
 800dbde:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dbe2:	aa08      	add	r2, sp, #32
 800dbe4:	ee10 3a10 	vmov	r3, s0
 800dbe8:	4634      	mov	r4, r6
 800dbea:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800dbee:	e742      	b.n	800da76 <__kernel_rem_pio2f+0x1f6>
 800dbf0:	a808      	add	r0, sp, #32
 800dbf2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800dbf6:	9001      	str	r0, [sp, #4]
 800dbf8:	ee07 0a90 	vmov	s15, r0
 800dbfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc00:	3a01      	subs	r2, #1
 800dc02:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dc06:	ee20 0a07 	vmul.f32	s0, s0, s14
 800dc0a:	ed61 7a01 	vstmdb	r1!, {s15}
 800dc0e:	e73e      	b.n	800da8e <__kernel_rem_pio2f+0x20e>
 800dc10:	ecfc 6a01 	vldmia	ip!, {s13}
 800dc14:	ecb6 7a01 	vldmia	r6!, {s14}
 800dc18:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dc1c:	3001      	adds	r0, #1
 800dc1e:	4550      	cmp	r0, sl
 800dc20:	dc01      	bgt.n	800dc26 <__kernel_rem_pio2f+0x3a6>
 800dc22:	4288      	cmp	r0, r1
 800dc24:	ddf4      	ble.n	800dc10 <__kernel_rem_pio2f+0x390>
 800dc26:	a858      	add	r0, sp, #352	; 0x160
 800dc28:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dc2c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800dc30:	3a01      	subs	r2, #1
 800dc32:	e730      	b.n	800da96 <__kernel_rem_pio2f+0x216>
 800dc34:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800dc36:	2a02      	cmp	r2, #2
 800dc38:	dc09      	bgt.n	800dc4e <__kernel_rem_pio2f+0x3ce>
 800dc3a:	2a00      	cmp	r2, #0
 800dc3c:	dc2a      	bgt.n	800dc94 <__kernel_rem_pio2f+0x414>
 800dc3e:	d043      	beq.n	800dcc8 <__kernel_rem_pio2f+0x448>
 800dc40:	f009 0007 	and.w	r0, r9, #7
 800dc44:	b059      	add	sp, #356	; 0x164
 800dc46:	ecbd 8b04 	vpop	{d8-d9}
 800dc4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc4e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800dc50:	2b03      	cmp	r3, #3
 800dc52:	d1f5      	bne.n	800dc40 <__kernel_rem_pio2f+0x3c0>
 800dc54:	ab30      	add	r3, sp, #192	; 0xc0
 800dc56:	442b      	add	r3, r5
 800dc58:	461a      	mov	r2, r3
 800dc5a:	4619      	mov	r1, r3
 800dc5c:	4620      	mov	r0, r4
 800dc5e:	2800      	cmp	r0, #0
 800dc60:	f1a1 0104 	sub.w	r1, r1, #4
 800dc64:	dc51      	bgt.n	800dd0a <__kernel_rem_pio2f+0x48a>
 800dc66:	4621      	mov	r1, r4
 800dc68:	2901      	cmp	r1, #1
 800dc6a:	f1a2 0204 	sub.w	r2, r2, #4
 800dc6e:	dc5c      	bgt.n	800dd2a <__kernel_rem_pio2f+0x4aa>
 800dc70:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800dc74:	3304      	adds	r3, #4
 800dc76:	2c01      	cmp	r4, #1
 800dc78:	dc67      	bgt.n	800dd4a <__kernel_rem_pio2f+0x4ca>
 800dc7a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800dc7e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800dc82:	2f00      	cmp	r7, #0
 800dc84:	d167      	bne.n	800dd56 <__kernel_rem_pio2f+0x4d6>
 800dc86:	edc8 6a00 	vstr	s13, [r8]
 800dc8a:	ed88 7a01 	vstr	s14, [r8, #4]
 800dc8e:	edc8 7a02 	vstr	s15, [r8, #8]
 800dc92:	e7d5      	b.n	800dc40 <__kernel_rem_pio2f+0x3c0>
 800dc94:	aa30      	add	r2, sp, #192	; 0xc0
 800dc96:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800dc9a:	4413      	add	r3, r2
 800dc9c:	4622      	mov	r2, r4
 800dc9e:	2a00      	cmp	r2, #0
 800dca0:	da24      	bge.n	800dcec <__kernel_rem_pio2f+0x46c>
 800dca2:	b34f      	cbz	r7, 800dcf8 <__kernel_rem_pio2f+0x478>
 800dca4:	eef1 7a47 	vneg.f32	s15, s14
 800dca8:	edc8 7a00 	vstr	s15, [r8]
 800dcac:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800dcb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dcb4:	aa31      	add	r2, sp, #196	; 0xc4
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	429c      	cmp	r4, r3
 800dcba:	da20      	bge.n	800dcfe <__kernel_rem_pio2f+0x47e>
 800dcbc:	b10f      	cbz	r7, 800dcc2 <__kernel_rem_pio2f+0x442>
 800dcbe:	eef1 7a67 	vneg.f32	s15, s15
 800dcc2:	edc8 7a01 	vstr	s15, [r8, #4]
 800dcc6:	e7bb      	b.n	800dc40 <__kernel_rem_pio2f+0x3c0>
 800dcc8:	aa30      	add	r2, sp, #192	; 0xc0
 800dcca:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800db8c <__kernel_rem_pio2f+0x30c>
 800dcce:	4413      	add	r3, r2
 800dcd0:	2c00      	cmp	r4, #0
 800dcd2:	da05      	bge.n	800dce0 <__kernel_rem_pio2f+0x460>
 800dcd4:	b10f      	cbz	r7, 800dcda <__kernel_rem_pio2f+0x45a>
 800dcd6:	eef1 7a67 	vneg.f32	s15, s15
 800dcda:	edc8 7a00 	vstr	s15, [r8]
 800dcde:	e7af      	b.n	800dc40 <__kernel_rem_pio2f+0x3c0>
 800dce0:	ed33 7a01 	vldmdb	r3!, {s14}
 800dce4:	3c01      	subs	r4, #1
 800dce6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dcea:	e7f1      	b.n	800dcd0 <__kernel_rem_pio2f+0x450>
 800dcec:	ed73 7a01 	vldmdb	r3!, {s15}
 800dcf0:	3a01      	subs	r2, #1
 800dcf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dcf6:	e7d2      	b.n	800dc9e <__kernel_rem_pio2f+0x41e>
 800dcf8:	eef0 7a47 	vmov.f32	s15, s14
 800dcfc:	e7d4      	b.n	800dca8 <__kernel_rem_pio2f+0x428>
 800dcfe:	ecb2 7a01 	vldmia	r2!, {s14}
 800dd02:	3301      	adds	r3, #1
 800dd04:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dd08:	e7d6      	b.n	800dcb8 <__kernel_rem_pio2f+0x438>
 800dd0a:	edd1 7a00 	vldr	s15, [r1]
 800dd0e:	edd1 6a01 	vldr	s13, [r1, #4]
 800dd12:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dd16:	3801      	subs	r0, #1
 800dd18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd1c:	ed81 7a00 	vstr	s14, [r1]
 800dd20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd24:	edc1 7a01 	vstr	s15, [r1, #4]
 800dd28:	e799      	b.n	800dc5e <__kernel_rem_pio2f+0x3de>
 800dd2a:	edd2 7a00 	vldr	s15, [r2]
 800dd2e:	edd2 6a01 	vldr	s13, [r2, #4]
 800dd32:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dd36:	3901      	subs	r1, #1
 800dd38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd3c:	ed82 7a00 	vstr	s14, [r2]
 800dd40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd44:	edc2 7a01 	vstr	s15, [r2, #4]
 800dd48:	e78e      	b.n	800dc68 <__kernel_rem_pio2f+0x3e8>
 800dd4a:	ed33 7a01 	vldmdb	r3!, {s14}
 800dd4e:	3c01      	subs	r4, #1
 800dd50:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dd54:	e78f      	b.n	800dc76 <__kernel_rem_pio2f+0x3f6>
 800dd56:	eef1 6a66 	vneg.f32	s13, s13
 800dd5a:	eeb1 7a47 	vneg.f32	s14, s14
 800dd5e:	edc8 6a00 	vstr	s13, [r8]
 800dd62:	ed88 7a01 	vstr	s14, [r8, #4]
 800dd66:	eef1 7a67 	vneg.f32	s15, s15
 800dd6a:	e790      	b.n	800dc8e <__kernel_rem_pio2f+0x40e>

0800dd6c <__kernel_sinf>:
 800dd6c:	ee10 3a10 	vmov	r3, s0
 800dd70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd74:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800dd78:	da04      	bge.n	800dd84 <__kernel_sinf+0x18>
 800dd7a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800dd7e:	ee17 3a90 	vmov	r3, s15
 800dd82:	b35b      	cbz	r3, 800dddc <__kernel_sinf+0x70>
 800dd84:	ee20 7a00 	vmul.f32	s14, s0, s0
 800dd88:	eddf 7a15 	vldr	s15, [pc, #84]	; 800dde0 <__kernel_sinf+0x74>
 800dd8c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800dde4 <__kernel_sinf+0x78>
 800dd90:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dd94:	eddf 7a14 	vldr	s15, [pc, #80]	; 800dde8 <__kernel_sinf+0x7c>
 800dd98:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dd9c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800ddec <__kernel_sinf+0x80>
 800dda0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800dda4:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ddf0 <__kernel_sinf+0x84>
 800dda8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ddac:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ddb0:	b930      	cbnz	r0, 800ddc0 <__kernel_sinf+0x54>
 800ddb2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ddf4 <__kernel_sinf+0x88>
 800ddb6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ddba:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ddbe:	4770      	bx	lr
 800ddc0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ddc4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800ddc8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ddcc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ddd0:	eddf 7a09 	vldr	s15, [pc, #36]	; 800ddf8 <__kernel_sinf+0x8c>
 800ddd4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ddd8:	ee30 0a60 	vsub.f32	s0, s0, s1
 800dddc:	4770      	bx	lr
 800ddde:	bf00      	nop
 800dde0:	2f2ec9d3 	.word	0x2f2ec9d3
 800dde4:	b2d72f34 	.word	0xb2d72f34
 800dde8:	3638ef1b 	.word	0x3638ef1b
 800ddec:	b9500d01 	.word	0xb9500d01
 800ddf0:	3c088889 	.word	0x3c088889
 800ddf4:	be2aaaab 	.word	0xbe2aaaab
 800ddf8:	3e2aaaab 	.word	0x3e2aaaab

0800ddfc <fabsf>:
 800ddfc:	ee10 3a10 	vmov	r3, s0
 800de00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800de04:	ee00 3a10 	vmov	s0, r3
 800de08:	4770      	bx	lr
	...

0800de0c <floorf>:
 800de0c:	ee10 3a10 	vmov	r3, s0
 800de10:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800de14:	3a7f      	subs	r2, #127	; 0x7f
 800de16:	2a16      	cmp	r2, #22
 800de18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800de1c:	dc2a      	bgt.n	800de74 <floorf+0x68>
 800de1e:	2a00      	cmp	r2, #0
 800de20:	da11      	bge.n	800de46 <floorf+0x3a>
 800de22:	eddf 7a18 	vldr	s15, [pc, #96]	; 800de84 <floorf+0x78>
 800de26:	ee30 0a27 	vadd.f32	s0, s0, s15
 800de2a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800de2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de32:	dd05      	ble.n	800de40 <floorf+0x34>
 800de34:	2b00      	cmp	r3, #0
 800de36:	da23      	bge.n	800de80 <floorf+0x74>
 800de38:	4a13      	ldr	r2, [pc, #76]	; (800de88 <floorf+0x7c>)
 800de3a:	2900      	cmp	r1, #0
 800de3c:	bf18      	it	ne
 800de3e:	4613      	movne	r3, r2
 800de40:	ee00 3a10 	vmov	s0, r3
 800de44:	4770      	bx	lr
 800de46:	4911      	ldr	r1, [pc, #68]	; (800de8c <floorf+0x80>)
 800de48:	4111      	asrs	r1, r2
 800de4a:	420b      	tst	r3, r1
 800de4c:	d0fa      	beq.n	800de44 <floorf+0x38>
 800de4e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800de84 <floorf+0x78>
 800de52:	ee30 0a27 	vadd.f32	s0, s0, s15
 800de56:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800de5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de5e:	ddef      	ble.n	800de40 <floorf+0x34>
 800de60:	2b00      	cmp	r3, #0
 800de62:	bfbe      	ittt	lt
 800de64:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800de68:	fa40 f202 	asrlt.w	r2, r0, r2
 800de6c:	189b      	addlt	r3, r3, r2
 800de6e:	ea23 0301 	bic.w	r3, r3, r1
 800de72:	e7e5      	b.n	800de40 <floorf+0x34>
 800de74:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800de78:	d3e4      	bcc.n	800de44 <floorf+0x38>
 800de7a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800de7e:	4770      	bx	lr
 800de80:	2300      	movs	r3, #0
 800de82:	e7dd      	b.n	800de40 <floorf+0x34>
 800de84:	7149f2ca 	.word	0x7149f2ca
 800de88:	bf800000 	.word	0xbf800000
 800de8c:	007fffff 	.word	0x007fffff

0800de90 <scalbnf>:
 800de90:	ee10 3a10 	vmov	r3, s0
 800de94:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800de98:	d025      	beq.n	800dee6 <scalbnf+0x56>
 800de9a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800de9e:	d302      	bcc.n	800dea6 <scalbnf+0x16>
 800dea0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dea4:	4770      	bx	lr
 800dea6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800deaa:	d122      	bne.n	800def2 <scalbnf+0x62>
 800deac:	4b2a      	ldr	r3, [pc, #168]	; (800df58 <scalbnf+0xc8>)
 800deae:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800df5c <scalbnf+0xcc>
 800deb2:	4298      	cmp	r0, r3
 800deb4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800deb8:	db16      	blt.n	800dee8 <scalbnf+0x58>
 800deba:	ee10 3a10 	vmov	r3, s0
 800debe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dec2:	3a19      	subs	r2, #25
 800dec4:	4402      	add	r2, r0
 800dec6:	2afe      	cmp	r2, #254	; 0xfe
 800dec8:	dd15      	ble.n	800def6 <scalbnf+0x66>
 800deca:	ee10 3a10 	vmov	r3, s0
 800dece:	eddf 7a24 	vldr	s15, [pc, #144]	; 800df60 <scalbnf+0xd0>
 800ded2:	eddf 6a24 	vldr	s13, [pc, #144]	; 800df64 <scalbnf+0xd4>
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	eeb0 7a67 	vmov.f32	s14, s15
 800dedc:	bfb8      	it	lt
 800dede:	eef0 7a66 	vmovlt.f32	s15, s13
 800dee2:	ee27 0a27 	vmul.f32	s0, s14, s15
 800dee6:	4770      	bx	lr
 800dee8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800df68 <scalbnf+0xd8>
 800deec:	ee20 0a27 	vmul.f32	s0, s0, s15
 800def0:	4770      	bx	lr
 800def2:	0dd2      	lsrs	r2, r2, #23
 800def4:	e7e6      	b.n	800dec4 <scalbnf+0x34>
 800def6:	2a00      	cmp	r2, #0
 800def8:	dd06      	ble.n	800df08 <scalbnf+0x78>
 800defa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800defe:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800df02:	ee00 3a10 	vmov	s0, r3
 800df06:	4770      	bx	lr
 800df08:	f112 0f16 	cmn.w	r2, #22
 800df0c:	da1a      	bge.n	800df44 <scalbnf+0xb4>
 800df0e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800df12:	4298      	cmp	r0, r3
 800df14:	ee10 3a10 	vmov	r3, s0
 800df18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800df1c:	dd0a      	ble.n	800df34 <scalbnf+0xa4>
 800df1e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800df60 <scalbnf+0xd0>
 800df22:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800df64 <scalbnf+0xd4>
 800df26:	eef0 7a40 	vmov.f32	s15, s0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	bf18      	it	ne
 800df2e:	eeb0 0a47 	vmovne.f32	s0, s14
 800df32:	e7db      	b.n	800deec <scalbnf+0x5c>
 800df34:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800df68 <scalbnf+0xd8>
 800df38:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800df6c <scalbnf+0xdc>
 800df3c:	eef0 7a40 	vmov.f32	s15, s0
 800df40:	2b00      	cmp	r3, #0
 800df42:	e7f3      	b.n	800df2c <scalbnf+0x9c>
 800df44:	3219      	adds	r2, #25
 800df46:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800df4a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800df4e:	eddf 7a08 	vldr	s15, [pc, #32]	; 800df70 <scalbnf+0xe0>
 800df52:	ee07 3a10 	vmov	s14, r3
 800df56:	e7c4      	b.n	800dee2 <scalbnf+0x52>
 800df58:	ffff3cb0 	.word	0xffff3cb0
 800df5c:	4c000000 	.word	0x4c000000
 800df60:	7149f2ca 	.word	0x7149f2ca
 800df64:	f149f2ca 	.word	0xf149f2ca
 800df68:	0da24260 	.word	0x0da24260
 800df6c:	8da24260 	.word	0x8da24260
 800df70:	33000000 	.word	0x33000000

0800df74 <__errno>:
 800df74:	4b01      	ldr	r3, [pc, #4]	; (800df7c <__errno+0x8>)
 800df76:	6818      	ldr	r0, [r3, #0]
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	2000016c 	.word	0x2000016c

0800df80 <__libc_init_array>:
 800df80:	b570      	push	{r4, r5, r6, lr}
 800df82:	4d0d      	ldr	r5, [pc, #52]	; (800dfb8 <__libc_init_array+0x38>)
 800df84:	4c0d      	ldr	r4, [pc, #52]	; (800dfbc <__libc_init_array+0x3c>)
 800df86:	1b64      	subs	r4, r4, r5
 800df88:	10a4      	asrs	r4, r4, #2
 800df8a:	2600      	movs	r6, #0
 800df8c:	42a6      	cmp	r6, r4
 800df8e:	d109      	bne.n	800dfa4 <__libc_init_array+0x24>
 800df90:	4d0b      	ldr	r5, [pc, #44]	; (800dfc0 <__libc_init_array+0x40>)
 800df92:	4c0c      	ldr	r4, [pc, #48]	; (800dfc4 <__libc_init_array+0x44>)
 800df94:	f002 fdaa 	bl	8010aec <_init>
 800df98:	1b64      	subs	r4, r4, r5
 800df9a:	10a4      	asrs	r4, r4, #2
 800df9c:	2600      	movs	r6, #0
 800df9e:	42a6      	cmp	r6, r4
 800dfa0:	d105      	bne.n	800dfae <__libc_init_array+0x2e>
 800dfa2:	bd70      	pop	{r4, r5, r6, pc}
 800dfa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfa8:	4798      	blx	r3
 800dfaa:	3601      	adds	r6, #1
 800dfac:	e7ee      	b.n	800df8c <__libc_init_array+0xc>
 800dfae:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfb2:	4798      	blx	r3
 800dfb4:	3601      	adds	r6, #1
 800dfb6:	e7f2      	b.n	800df9e <__libc_init_array+0x1e>
 800dfb8:	0801135c 	.word	0x0801135c
 800dfbc:	0801135c 	.word	0x0801135c
 800dfc0:	0801135c 	.word	0x0801135c
 800dfc4:	08011360 	.word	0x08011360

0800dfc8 <memset>:
 800dfc8:	4402      	add	r2, r0
 800dfca:	4603      	mov	r3, r0
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d100      	bne.n	800dfd2 <memset+0xa>
 800dfd0:	4770      	bx	lr
 800dfd2:	f803 1b01 	strb.w	r1, [r3], #1
 800dfd6:	e7f9      	b.n	800dfcc <memset+0x4>

0800dfd8 <__cvt>:
 800dfd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dfdc:	ec55 4b10 	vmov	r4, r5, d0
 800dfe0:	2d00      	cmp	r5, #0
 800dfe2:	460e      	mov	r6, r1
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	462b      	mov	r3, r5
 800dfe8:	bfbb      	ittet	lt
 800dfea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dfee:	461d      	movlt	r5, r3
 800dff0:	2300      	movge	r3, #0
 800dff2:	232d      	movlt	r3, #45	; 0x2d
 800dff4:	700b      	strb	r3, [r1, #0]
 800dff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dff8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dffc:	4691      	mov	r9, r2
 800dffe:	f023 0820 	bic.w	r8, r3, #32
 800e002:	bfbc      	itt	lt
 800e004:	4622      	movlt	r2, r4
 800e006:	4614      	movlt	r4, r2
 800e008:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e00c:	d005      	beq.n	800e01a <__cvt+0x42>
 800e00e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e012:	d100      	bne.n	800e016 <__cvt+0x3e>
 800e014:	3601      	adds	r6, #1
 800e016:	2102      	movs	r1, #2
 800e018:	e000      	b.n	800e01c <__cvt+0x44>
 800e01a:	2103      	movs	r1, #3
 800e01c:	ab03      	add	r3, sp, #12
 800e01e:	9301      	str	r3, [sp, #4]
 800e020:	ab02      	add	r3, sp, #8
 800e022:	9300      	str	r3, [sp, #0]
 800e024:	ec45 4b10 	vmov	d0, r4, r5
 800e028:	4653      	mov	r3, sl
 800e02a:	4632      	mov	r2, r6
 800e02c:	f000 fe00 	bl	800ec30 <_dtoa_r>
 800e030:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e034:	4607      	mov	r7, r0
 800e036:	d102      	bne.n	800e03e <__cvt+0x66>
 800e038:	f019 0f01 	tst.w	r9, #1
 800e03c:	d022      	beq.n	800e084 <__cvt+0xac>
 800e03e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e042:	eb07 0906 	add.w	r9, r7, r6
 800e046:	d110      	bne.n	800e06a <__cvt+0x92>
 800e048:	783b      	ldrb	r3, [r7, #0]
 800e04a:	2b30      	cmp	r3, #48	; 0x30
 800e04c:	d10a      	bne.n	800e064 <__cvt+0x8c>
 800e04e:	2200      	movs	r2, #0
 800e050:	2300      	movs	r3, #0
 800e052:	4620      	mov	r0, r4
 800e054:	4629      	mov	r1, r5
 800e056:	f7f2 fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 800e05a:	b918      	cbnz	r0, 800e064 <__cvt+0x8c>
 800e05c:	f1c6 0601 	rsb	r6, r6, #1
 800e060:	f8ca 6000 	str.w	r6, [sl]
 800e064:	f8da 3000 	ldr.w	r3, [sl]
 800e068:	4499      	add	r9, r3
 800e06a:	2200      	movs	r2, #0
 800e06c:	2300      	movs	r3, #0
 800e06e:	4620      	mov	r0, r4
 800e070:	4629      	mov	r1, r5
 800e072:	f7f2 fd29 	bl	8000ac8 <__aeabi_dcmpeq>
 800e076:	b108      	cbz	r0, 800e07c <__cvt+0xa4>
 800e078:	f8cd 900c 	str.w	r9, [sp, #12]
 800e07c:	2230      	movs	r2, #48	; 0x30
 800e07e:	9b03      	ldr	r3, [sp, #12]
 800e080:	454b      	cmp	r3, r9
 800e082:	d307      	bcc.n	800e094 <__cvt+0xbc>
 800e084:	9b03      	ldr	r3, [sp, #12]
 800e086:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e088:	1bdb      	subs	r3, r3, r7
 800e08a:	4638      	mov	r0, r7
 800e08c:	6013      	str	r3, [r2, #0]
 800e08e:	b004      	add	sp, #16
 800e090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e094:	1c59      	adds	r1, r3, #1
 800e096:	9103      	str	r1, [sp, #12]
 800e098:	701a      	strb	r2, [r3, #0]
 800e09a:	e7f0      	b.n	800e07e <__cvt+0xa6>

0800e09c <__exponent>:
 800e09c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e09e:	4603      	mov	r3, r0
 800e0a0:	2900      	cmp	r1, #0
 800e0a2:	bfb8      	it	lt
 800e0a4:	4249      	neglt	r1, r1
 800e0a6:	f803 2b02 	strb.w	r2, [r3], #2
 800e0aa:	bfb4      	ite	lt
 800e0ac:	222d      	movlt	r2, #45	; 0x2d
 800e0ae:	222b      	movge	r2, #43	; 0x2b
 800e0b0:	2909      	cmp	r1, #9
 800e0b2:	7042      	strb	r2, [r0, #1]
 800e0b4:	dd2a      	ble.n	800e10c <__exponent+0x70>
 800e0b6:	f10d 0407 	add.w	r4, sp, #7
 800e0ba:	46a4      	mov	ip, r4
 800e0bc:	270a      	movs	r7, #10
 800e0be:	46a6      	mov	lr, r4
 800e0c0:	460a      	mov	r2, r1
 800e0c2:	fb91 f6f7 	sdiv	r6, r1, r7
 800e0c6:	fb07 1516 	mls	r5, r7, r6, r1
 800e0ca:	3530      	adds	r5, #48	; 0x30
 800e0cc:	2a63      	cmp	r2, #99	; 0x63
 800e0ce:	f104 34ff 	add.w	r4, r4, #4294967295
 800e0d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e0d6:	4631      	mov	r1, r6
 800e0d8:	dcf1      	bgt.n	800e0be <__exponent+0x22>
 800e0da:	3130      	adds	r1, #48	; 0x30
 800e0dc:	f1ae 0502 	sub.w	r5, lr, #2
 800e0e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e0e4:	1c44      	adds	r4, r0, #1
 800e0e6:	4629      	mov	r1, r5
 800e0e8:	4561      	cmp	r1, ip
 800e0ea:	d30a      	bcc.n	800e102 <__exponent+0x66>
 800e0ec:	f10d 0209 	add.w	r2, sp, #9
 800e0f0:	eba2 020e 	sub.w	r2, r2, lr
 800e0f4:	4565      	cmp	r5, ip
 800e0f6:	bf88      	it	hi
 800e0f8:	2200      	movhi	r2, #0
 800e0fa:	4413      	add	r3, r2
 800e0fc:	1a18      	subs	r0, r3, r0
 800e0fe:	b003      	add	sp, #12
 800e100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e102:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e106:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e10a:	e7ed      	b.n	800e0e8 <__exponent+0x4c>
 800e10c:	2330      	movs	r3, #48	; 0x30
 800e10e:	3130      	adds	r1, #48	; 0x30
 800e110:	7083      	strb	r3, [r0, #2]
 800e112:	70c1      	strb	r1, [r0, #3]
 800e114:	1d03      	adds	r3, r0, #4
 800e116:	e7f1      	b.n	800e0fc <__exponent+0x60>

0800e118 <_printf_float>:
 800e118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e11c:	ed2d 8b02 	vpush	{d8}
 800e120:	b08d      	sub	sp, #52	; 0x34
 800e122:	460c      	mov	r4, r1
 800e124:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e128:	4616      	mov	r6, r2
 800e12a:	461f      	mov	r7, r3
 800e12c:	4605      	mov	r5, r0
 800e12e:	f001 fd25 	bl	800fb7c <_localeconv_r>
 800e132:	f8d0 a000 	ldr.w	sl, [r0]
 800e136:	4650      	mov	r0, sl
 800e138:	f7f2 f84a 	bl	80001d0 <strlen>
 800e13c:	2300      	movs	r3, #0
 800e13e:	930a      	str	r3, [sp, #40]	; 0x28
 800e140:	6823      	ldr	r3, [r4, #0]
 800e142:	9305      	str	r3, [sp, #20]
 800e144:	f8d8 3000 	ldr.w	r3, [r8]
 800e148:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e14c:	3307      	adds	r3, #7
 800e14e:	f023 0307 	bic.w	r3, r3, #7
 800e152:	f103 0208 	add.w	r2, r3, #8
 800e156:	f8c8 2000 	str.w	r2, [r8]
 800e15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e15e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e162:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e166:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e16a:	9307      	str	r3, [sp, #28]
 800e16c:	f8cd 8018 	str.w	r8, [sp, #24]
 800e170:	ee08 0a10 	vmov	s16, r0
 800e174:	4b9f      	ldr	r3, [pc, #636]	; (800e3f4 <_printf_float+0x2dc>)
 800e176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e17a:	f04f 32ff 	mov.w	r2, #4294967295
 800e17e:	f7f2 fcd5 	bl	8000b2c <__aeabi_dcmpun>
 800e182:	bb88      	cbnz	r0, 800e1e8 <_printf_float+0xd0>
 800e184:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e188:	4b9a      	ldr	r3, [pc, #616]	; (800e3f4 <_printf_float+0x2dc>)
 800e18a:	f04f 32ff 	mov.w	r2, #4294967295
 800e18e:	f7f2 fcaf 	bl	8000af0 <__aeabi_dcmple>
 800e192:	bb48      	cbnz	r0, 800e1e8 <_printf_float+0xd0>
 800e194:	2200      	movs	r2, #0
 800e196:	2300      	movs	r3, #0
 800e198:	4640      	mov	r0, r8
 800e19a:	4649      	mov	r1, r9
 800e19c:	f7f2 fc9e 	bl	8000adc <__aeabi_dcmplt>
 800e1a0:	b110      	cbz	r0, 800e1a8 <_printf_float+0x90>
 800e1a2:	232d      	movs	r3, #45	; 0x2d
 800e1a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e1a8:	4b93      	ldr	r3, [pc, #588]	; (800e3f8 <_printf_float+0x2e0>)
 800e1aa:	4894      	ldr	r0, [pc, #592]	; (800e3fc <_printf_float+0x2e4>)
 800e1ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e1b0:	bf94      	ite	ls
 800e1b2:	4698      	movls	r8, r3
 800e1b4:	4680      	movhi	r8, r0
 800e1b6:	2303      	movs	r3, #3
 800e1b8:	6123      	str	r3, [r4, #16]
 800e1ba:	9b05      	ldr	r3, [sp, #20]
 800e1bc:	f023 0204 	bic.w	r2, r3, #4
 800e1c0:	6022      	str	r2, [r4, #0]
 800e1c2:	f04f 0900 	mov.w	r9, #0
 800e1c6:	9700      	str	r7, [sp, #0]
 800e1c8:	4633      	mov	r3, r6
 800e1ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800e1cc:	4621      	mov	r1, r4
 800e1ce:	4628      	mov	r0, r5
 800e1d0:	f000 f9d8 	bl	800e584 <_printf_common>
 800e1d4:	3001      	adds	r0, #1
 800e1d6:	f040 8090 	bne.w	800e2fa <_printf_float+0x1e2>
 800e1da:	f04f 30ff 	mov.w	r0, #4294967295
 800e1de:	b00d      	add	sp, #52	; 0x34
 800e1e0:	ecbd 8b02 	vpop	{d8}
 800e1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1e8:	4642      	mov	r2, r8
 800e1ea:	464b      	mov	r3, r9
 800e1ec:	4640      	mov	r0, r8
 800e1ee:	4649      	mov	r1, r9
 800e1f0:	f7f2 fc9c 	bl	8000b2c <__aeabi_dcmpun>
 800e1f4:	b140      	cbz	r0, 800e208 <_printf_float+0xf0>
 800e1f6:	464b      	mov	r3, r9
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	bfbc      	itt	lt
 800e1fc:	232d      	movlt	r3, #45	; 0x2d
 800e1fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e202:	487f      	ldr	r0, [pc, #508]	; (800e400 <_printf_float+0x2e8>)
 800e204:	4b7f      	ldr	r3, [pc, #508]	; (800e404 <_printf_float+0x2ec>)
 800e206:	e7d1      	b.n	800e1ac <_printf_float+0x94>
 800e208:	6863      	ldr	r3, [r4, #4]
 800e20a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e20e:	9206      	str	r2, [sp, #24]
 800e210:	1c5a      	adds	r2, r3, #1
 800e212:	d13f      	bne.n	800e294 <_printf_float+0x17c>
 800e214:	2306      	movs	r3, #6
 800e216:	6063      	str	r3, [r4, #4]
 800e218:	9b05      	ldr	r3, [sp, #20]
 800e21a:	6861      	ldr	r1, [r4, #4]
 800e21c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e220:	2300      	movs	r3, #0
 800e222:	9303      	str	r3, [sp, #12]
 800e224:	ab0a      	add	r3, sp, #40	; 0x28
 800e226:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e22a:	ab09      	add	r3, sp, #36	; 0x24
 800e22c:	ec49 8b10 	vmov	d0, r8, r9
 800e230:	9300      	str	r3, [sp, #0]
 800e232:	6022      	str	r2, [r4, #0]
 800e234:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e238:	4628      	mov	r0, r5
 800e23a:	f7ff fecd 	bl	800dfd8 <__cvt>
 800e23e:	9b06      	ldr	r3, [sp, #24]
 800e240:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e242:	2b47      	cmp	r3, #71	; 0x47
 800e244:	4680      	mov	r8, r0
 800e246:	d108      	bne.n	800e25a <_printf_float+0x142>
 800e248:	1cc8      	adds	r0, r1, #3
 800e24a:	db02      	blt.n	800e252 <_printf_float+0x13a>
 800e24c:	6863      	ldr	r3, [r4, #4]
 800e24e:	4299      	cmp	r1, r3
 800e250:	dd41      	ble.n	800e2d6 <_printf_float+0x1be>
 800e252:	f1ab 0b02 	sub.w	fp, fp, #2
 800e256:	fa5f fb8b 	uxtb.w	fp, fp
 800e25a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e25e:	d820      	bhi.n	800e2a2 <_printf_float+0x18a>
 800e260:	3901      	subs	r1, #1
 800e262:	465a      	mov	r2, fp
 800e264:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e268:	9109      	str	r1, [sp, #36]	; 0x24
 800e26a:	f7ff ff17 	bl	800e09c <__exponent>
 800e26e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e270:	1813      	adds	r3, r2, r0
 800e272:	2a01      	cmp	r2, #1
 800e274:	4681      	mov	r9, r0
 800e276:	6123      	str	r3, [r4, #16]
 800e278:	dc02      	bgt.n	800e280 <_printf_float+0x168>
 800e27a:	6822      	ldr	r2, [r4, #0]
 800e27c:	07d2      	lsls	r2, r2, #31
 800e27e:	d501      	bpl.n	800e284 <_printf_float+0x16c>
 800e280:	3301      	adds	r3, #1
 800e282:	6123      	str	r3, [r4, #16]
 800e284:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d09c      	beq.n	800e1c6 <_printf_float+0xae>
 800e28c:	232d      	movs	r3, #45	; 0x2d
 800e28e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e292:	e798      	b.n	800e1c6 <_printf_float+0xae>
 800e294:	9a06      	ldr	r2, [sp, #24]
 800e296:	2a47      	cmp	r2, #71	; 0x47
 800e298:	d1be      	bne.n	800e218 <_printf_float+0x100>
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d1bc      	bne.n	800e218 <_printf_float+0x100>
 800e29e:	2301      	movs	r3, #1
 800e2a0:	e7b9      	b.n	800e216 <_printf_float+0xfe>
 800e2a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e2a6:	d118      	bne.n	800e2da <_printf_float+0x1c2>
 800e2a8:	2900      	cmp	r1, #0
 800e2aa:	6863      	ldr	r3, [r4, #4]
 800e2ac:	dd0b      	ble.n	800e2c6 <_printf_float+0x1ae>
 800e2ae:	6121      	str	r1, [r4, #16]
 800e2b0:	b913      	cbnz	r3, 800e2b8 <_printf_float+0x1a0>
 800e2b2:	6822      	ldr	r2, [r4, #0]
 800e2b4:	07d0      	lsls	r0, r2, #31
 800e2b6:	d502      	bpl.n	800e2be <_printf_float+0x1a6>
 800e2b8:	3301      	adds	r3, #1
 800e2ba:	440b      	add	r3, r1
 800e2bc:	6123      	str	r3, [r4, #16]
 800e2be:	65a1      	str	r1, [r4, #88]	; 0x58
 800e2c0:	f04f 0900 	mov.w	r9, #0
 800e2c4:	e7de      	b.n	800e284 <_printf_float+0x16c>
 800e2c6:	b913      	cbnz	r3, 800e2ce <_printf_float+0x1b6>
 800e2c8:	6822      	ldr	r2, [r4, #0]
 800e2ca:	07d2      	lsls	r2, r2, #31
 800e2cc:	d501      	bpl.n	800e2d2 <_printf_float+0x1ba>
 800e2ce:	3302      	adds	r3, #2
 800e2d0:	e7f4      	b.n	800e2bc <_printf_float+0x1a4>
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	e7f2      	b.n	800e2bc <_printf_float+0x1a4>
 800e2d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e2da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2dc:	4299      	cmp	r1, r3
 800e2de:	db05      	blt.n	800e2ec <_printf_float+0x1d4>
 800e2e0:	6823      	ldr	r3, [r4, #0]
 800e2e2:	6121      	str	r1, [r4, #16]
 800e2e4:	07d8      	lsls	r0, r3, #31
 800e2e6:	d5ea      	bpl.n	800e2be <_printf_float+0x1a6>
 800e2e8:	1c4b      	adds	r3, r1, #1
 800e2ea:	e7e7      	b.n	800e2bc <_printf_float+0x1a4>
 800e2ec:	2900      	cmp	r1, #0
 800e2ee:	bfd4      	ite	le
 800e2f0:	f1c1 0202 	rsble	r2, r1, #2
 800e2f4:	2201      	movgt	r2, #1
 800e2f6:	4413      	add	r3, r2
 800e2f8:	e7e0      	b.n	800e2bc <_printf_float+0x1a4>
 800e2fa:	6823      	ldr	r3, [r4, #0]
 800e2fc:	055a      	lsls	r2, r3, #21
 800e2fe:	d407      	bmi.n	800e310 <_printf_float+0x1f8>
 800e300:	6923      	ldr	r3, [r4, #16]
 800e302:	4642      	mov	r2, r8
 800e304:	4631      	mov	r1, r6
 800e306:	4628      	mov	r0, r5
 800e308:	47b8      	blx	r7
 800e30a:	3001      	adds	r0, #1
 800e30c:	d12c      	bne.n	800e368 <_printf_float+0x250>
 800e30e:	e764      	b.n	800e1da <_printf_float+0xc2>
 800e310:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e314:	f240 80e0 	bls.w	800e4d8 <_printf_float+0x3c0>
 800e318:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e31c:	2200      	movs	r2, #0
 800e31e:	2300      	movs	r3, #0
 800e320:	f7f2 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 800e324:	2800      	cmp	r0, #0
 800e326:	d034      	beq.n	800e392 <_printf_float+0x27a>
 800e328:	4a37      	ldr	r2, [pc, #220]	; (800e408 <_printf_float+0x2f0>)
 800e32a:	2301      	movs	r3, #1
 800e32c:	4631      	mov	r1, r6
 800e32e:	4628      	mov	r0, r5
 800e330:	47b8      	blx	r7
 800e332:	3001      	adds	r0, #1
 800e334:	f43f af51 	beq.w	800e1da <_printf_float+0xc2>
 800e338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e33c:	429a      	cmp	r2, r3
 800e33e:	db02      	blt.n	800e346 <_printf_float+0x22e>
 800e340:	6823      	ldr	r3, [r4, #0]
 800e342:	07d8      	lsls	r0, r3, #31
 800e344:	d510      	bpl.n	800e368 <_printf_float+0x250>
 800e346:	ee18 3a10 	vmov	r3, s16
 800e34a:	4652      	mov	r2, sl
 800e34c:	4631      	mov	r1, r6
 800e34e:	4628      	mov	r0, r5
 800e350:	47b8      	blx	r7
 800e352:	3001      	adds	r0, #1
 800e354:	f43f af41 	beq.w	800e1da <_printf_float+0xc2>
 800e358:	f04f 0800 	mov.w	r8, #0
 800e35c:	f104 091a 	add.w	r9, r4, #26
 800e360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e362:	3b01      	subs	r3, #1
 800e364:	4543      	cmp	r3, r8
 800e366:	dc09      	bgt.n	800e37c <_printf_float+0x264>
 800e368:	6823      	ldr	r3, [r4, #0]
 800e36a:	079b      	lsls	r3, r3, #30
 800e36c:	f100 8105 	bmi.w	800e57a <_printf_float+0x462>
 800e370:	68e0      	ldr	r0, [r4, #12]
 800e372:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e374:	4298      	cmp	r0, r3
 800e376:	bfb8      	it	lt
 800e378:	4618      	movlt	r0, r3
 800e37a:	e730      	b.n	800e1de <_printf_float+0xc6>
 800e37c:	2301      	movs	r3, #1
 800e37e:	464a      	mov	r2, r9
 800e380:	4631      	mov	r1, r6
 800e382:	4628      	mov	r0, r5
 800e384:	47b8      	blx	r7
 800e386:	3001      	adds	r0, #1
 800e388:	f43f af27 	beq.w	800e1da <_printf_float+0xc2>
 800e38c:	f108 0801 	add.w	r8, r8, #1
 800e390:	e7e6      	b.n	800e360 <_printf_float+0x248>
 800e392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e394:	2b00      	cmp	r3, #0
 800e396:	dc39      	bgt.n	800e40c <_printf_float+0x2f4>
 800e398:	4a1b      	ldr	r2, [pc, #108]	; (800e408 <_printf_float+0x2f0>)
 800e39a:	2301      	movs	r3, #1
 800e39c:	4631      	mov	r1, r6
 800e39e:	4628      	mov	r0, r5
 800e3a0:	47b8      	blx	r7
 800e3a2:	3001      	adds	r0, #1
 800e3a4:	f43f af19 	beq.w	800e1da <_printf_float+0xc2>
 800e3a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e3ac:	4313      	orrs	r3, r2
 800e3ae:	d102      	bne.n	800e3b6 <_printf_float+0x29e>
 800e3b0:	6823      	ldr	r3, [r4, #0]
 800e3b2:	07d9      	lsls	r1, r3, #31
 800e3b4:	d5d8      	bpl.n	800e368 <_printf_float+0x250>
 800e3b6:	ee18 3a10 	vmov	r3, s16
 800e3ba:	4652      	mov	r2, sl
 800e3bc:	4631      	mov	r1, r6
 800e3be:	4628      	mov	r0, r5
 800e3c0:	47b8      	blx	r7
 800e3c2:	3001      	adds	r0, #1
 800e3c4:	f43f af09 	beq.w	800e1da <_printf_float+0xc2>
 800e3c8:	f04f 0900 	mov.w	r9, #0
 800e3cc:	f104 0a1a 	add.w	sl, r4, #26
 800e3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3d2:	425b      	negs	r3, r3
 800e3d4:	454b      	cmp	r3, r9
 800e3d6:	dc01      	bgt.n	800e3dc <_printf_float+0x2c4>
 800e3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3da:	e792      	b.n	800e302 <_printf_float+0x1ea>
 800e3dc:	2301      	movs	r3, #1
 800e3de:	4652      	mov	r2, sl
 800e3e0:	4631      	mov	r1, r6
 800e3e2:	4628      	mov	r0, r5
 800e3e4:	47b8      	blx	r7
 800e3e6:	3001      	adds	r0, #1
 800e3e8:	f43f aef7 	beq.w	800e1da <_printf_float+0xc2>
 800e3ec:	f109 0901 	add.w	r9, r9, #1
 800e3f0:	e7ee      	b.n	800e3d0 <_printf_float+0x2b8>
 800e3f2:	bf00      	nop
 800e3f4:	7fefffff 	.word	0x7fefffff
 800e3f8:	08010f88 	.word	0x08010f88
 800e3fc:	08010f8c 	.word	0x08010f8c
 800e400:	08010f94 	.word	0x08010f94
 800e404:	08010f90 	.word	0x08010f90
 800e408:	08010f98 	.word	0x08010f98
 800e40c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e40e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e410:	429a      	cmp	r2, r3
 800e412:	bfa8      	it	ge
 800e414:	461a      	movge	r2, r3
 800e416:	2a00      	cmp	r2, #0
 800e418:	4691      	mov	r9, r2
 800e41a:	dc37      	bgt.n	800e48c <_printf_float+0x374>
 800e41c:	f04f 0b00 	mov.w	fp, #0
 800e420:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e424:	f104 021a 	add.w	r2, r4, #26
 800e428:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e42a:	9305      	str	r3, [sp, #20]
 800e42c:	eba3 0309 	sub.w	r3, r3, r9
 800e430:	455b      	cmp	r3, fp
 800e432:	dc33      	bgt.n	800e49c <_printf_float+0x384>
 800e434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e438:	429a      	cmp	r2, r3
 800e43a:	db3b      	blt.n	800e4b4 <_printf_float+0x39c>
 800e43c:	6823      	ldr	r3, [r4, #0]
 800e43e:	07da      	lsls	r2, r3, #31
 800e440:	d438      	bmi.n	800e4b4 <_printf_float+0x39c>
 800e442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e444:	9a05      	ldr	r2, [sp, #20]
 800e446:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e448:	1a9a      	subs	r2, r3, r2
 800e44a:	eba3 0901 	sub.w	r9, r3, r1
 800e44e:	4591      	cmp	r9, r2
 800e450:	bfa8      	it	ge
 800e452:	4691      	movge	r9, r2
 800e454:	f1b9 0f00 	cmp.w	r9, #0
 800e458:	dc35      	bgt.n	800e4c6 <_printf_float+0x3ae>
 800e45a:	f04f 0800 	mov.w	r8, #0
 800e45e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e462:	f104 0a1a 	add.w	sl, r4, #26
 800e466:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e46a:	1a9b      	subs	r3, r3, r2
 800e46c:	eba3 0309 	sub.w	r3, r3, r9
 800e470:	4543      	cmp	r3, r8
 800e472:	f77f af79 	ble.w	800e368 <_printf_float+0x250>
 800e476:	2301      	movs	r3, #1
 800e478:	4652      	mov	r2, sl
 800e47a:	4631      	mov	r1, r6
 800e47c:	4628      	mov	r0, r5
 800e47e:	47b8      	blx	r7
 800e480:	3001      	adds	r0, #1
 800e482:	f43f aeaa 	beq.w	800e1da <_printf_float+0xc2>
 800e486:	f108 0801 	add.w	r8, r8, #1
 800e48a:	e7ec      	b.n	800e466 <_printf_float+0x34e>
 800e48c:	4613      	mov	r3, r2
 800e48e:	4631      	mov	r1, r6
 800e490:	4642      	mov	r2, r8
 800e492:	4628      	mov	r0, r5
 800e494:	47b8      	blx	r7
 800e496:	3001      	adds	r0, #1
 800e498:	d1c0      	bne.n	800e41c <_printf_float+0x304>
 800e49a:	e69e      	b.n	800e1da <_printf_float+0xc2>
 800e49c:	2301      	movs	r3, #1
 800e49e:	4631      	mov	r1, r6
 800e4a0:	4628      	mov	r0, r5
 800e4a2:	9205      	str	r2, [sp, #20]
 800e4a4:	47b8      	blx	r7
 800e4a6:	3001      	adds	r0, #1
 800e4a8:	f43f ae97 	beq.w	800e1da <_printf_float+0xc2>
 800e4ac:	9a05      	ldr	r2, [sp, #20]
 800e4ae:	f10b 0b01 	add.w	fp, fp, #1
 800e4b2:	e7b9      	b.n	800e428 <_printf_float+0x310>
 800e4b4:	ee18 3a10 	vmov	r3, s16
 800e4b8:	4652      	mov	r2, sl
 800e4ba:	4631      	mov	r1, r6
 800e4bc:	4628      	mov	r0, r5
 800e4be:	47b8      	blx	r7
 800e4c0:	3001      	adds	r0, #1
 800e4c2:	d1be      	bne.n	800e442 <_printf_float+0x32a>
 800e4c4:	e689      	b.n	800e1da <_printf_float+0xc2>
 800e4c6:	9a05      	ldr	r2, [sp, #20]
 800e4c8:	464b      	mov	r3, r9
 800e4ca:	4442      	add	r2, r8
 800e4cc:	4631      	mov	r1, r6
 800e4ce:	4628      	mov	r0, r5
 800e4d0:	47b8      	blx	r7
 800e4d2:	3001      	adds	r0, #1
 800e4d4:	d1c1      	bne.n	800e45a <_printf_float+0x342>
 800e4d6:	e680      	b.n	800e1da <_printf_float+0xc2>
 800e4d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4da:	2a01      	cmp	r2, #1
 800e4dc:	dc01      	bgt.n	800e4e2 <_printf_float+0x3ca>
 800e4de:	07db      	lsls	r3, r3, #31
 800e4e0:	d538      	bpl.n	800e554 <_printf_float+0x43c>
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	4642      	mov	r2, r8
 800e4e6:	4631      	mov	r1, r6
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	47b8      	blx	r7
 800e4ec:	3001      	adds	r0, #1
 800e4ee:	f43f ae74 	beq.w	800e1da <_printf_float+0xc2>
 800e4f2:	ee18 3a10 	vmov	r3, s16
 800e4f6:	4652      	mov	r2, sl
 800e4f8:	4631      	mov	r1, r6
 800e4fa:	4628      	mov	r0, r5
 800e4fc:	47b8      	blx	r7
 800e4fe:	3001      	adds	r0, #1
 800e500:	f43f ae6b 	beq.w	800e1da <_printf_float+0xc2>
 800e504:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e508:	2200      	movs	r2, #0
 800e50a:	2300      	movs	r3, #0
 800e50c:	f7f2 fadc 	bl	8000ac8 <__aeabi_dcmpeq>
 800e510:	b9d8      	cbnz	r0, 800e54a <_printf_float+0x432>
 800e512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e514:	f108 0201 	add.w	r2, r8, #1
 800e518:	3b01      	subs	r3, #1
 800e51a:	4631      	mov	r1, r6
 800e51c:	4628      	mov	r0, r5
 800e51e:	47b8      	blx	r7
 800e520:	3001      	adds	r0, #1
 800e522:	d10e      	bne.n	800e542 <_printf_float+0x42a>
 800e524:	e659      	b.n	800e1da <_printf_float+0xc2>
 800e526:	2301      	movs	r3, #1
 800e528:	4652      	mov	r2, sl
 800e52a:	4631      	mov	r1, r6
 800e52c:	4628      	mov	r0, r5
 800e52e:	47b8      	blx	r7
 800e530:	3001      	adds	r0, #1
 800e532:	f43f ae52 	beq.w	800e1da <_printf_float+0xc2>
 800e536:	f108 0801 	add.w	r8, r8, #1
 800e53a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e53c:	3b01      	subs	r3, #1
 800e53e:	4543      	cmp	r3, r8
 800e540:	dcf1      	bgt.n	800e526 <_printf_float+0x40e>
 800e542:	464b      	mov	r3, r9
 800e544:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e548:	e6dc      	b.n	800e304 <_printf_float+0x1ec>
 800e54a:	f04f 0800 	mov.w	r8, #0
 800e54e:	f104 0a1a 	add.w	sl, r4, #26
 800e552:	e7f2      	b.n	800e53a <_printf_float+0x422>
 800e554:	2301      	movs	r3, #1
 800e556:	4642      	mov	r2, r8
 800e558:	e7df      	b.n	800e51a <_printf_float+0x402>
 800e55a:	2301      	movs	r3, #1
 800e55c:	464a      	mov	r2, r9
 800e55e:	4631      	mov	r1, r6
 800e560:	4628      	mov	r0, r5
 800e562:	47b8      	blx	r7
 800e564:	3001      	adds	r0, #1
 800e566:	f43f ae38 	beq.w	800e1da <_printf_float+0xc2>
 800e56a:	f108 0801 	add.w	r8, r8, #1
 800e56e:	68e3      	ldr	r3, [r4, #12]
 800e570:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e572:	1a5b      	subs	r3, r3, r1
 800e574:	4543      	cmp	r3, r8
 800e576:	dcf0      	bgt.n	800e55a <_printf_float+0x442>
 800e578:	e6fa      	b.n	800e370 <_printf_float+0x258>
 800e57a:	f04f 0800 	mov.w	r8, #0
 800e57e:	f104 0919 	add.w	r9, r4, #25
 800e582:	e7f4      	b.n	800e56e <_printf_float+0x456>

0800e584 <_printf_common>:
 800e584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e588:	4616      	mov	r6, r2
 800e58a:	4699      	mov	r9, r3
 800e58c:	688a      	ldr	r2, [r1, #8]
 800e58e:	690b      	ldr	r3, [r1, #16]
 800e590:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e594:	4293      	cmp	r3, r2
 800e596:	bfb8      	it	lt
 800e598:	4613      	movlt	r3, r2
 800e59a:	6033      	str	r3, [r6, #0]
 800e59c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e5a0:	4607      	mov	r7, r0
 800e5a2:	460c      	mov	r4, r1
 800e5a4:	b10a      	cbz	r2, 800e5aa <_printf_common+0x26>
 800e5a6:	3301      	adds	r3, #1
 800e5a8:	6033      	str	r3, [r6, #0]
 800e5aa:	6823      	ldr	r3, [r4, #0]
 800e5ac:	0699      	lsls	r1, r3, #26
 800e5ae:	bf42      	ittt	mi
 800e5b0:	6833      	ldrmi	r3, [r6, #0]
 800e5b2:	3302      	addmi	r3, #2
 800e5b4:	6033      	strmi	r3, [r6, #0]
 800e5b6:	6825      	ldr	r5, [r4, #0]
 800e5b8:	f015 0506 	ands.w	r5, r5, #6
 800e5bc:	d106      	bne.n	800e5cc <_printf_common+0x48>
 800e5be:	f104 0a19 	add.w	sl, r4, #25
 800e5c2:	68e3      	ldr	r3, [r4, #12]
 800e5c4:	6832      	ldr	r2, [r6, #0]
 800e5c6:	1a9b      	subs	r3, r3, r2
 800e5c8:	42ab      	cmp	r3, r5
 800e5ca:	dc26      	bgt.n	800e61a <_printf_common+0x96>
 800e5cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e5d0:	1e13      	subs	r3, r2, #0
 800e5d2:	6822      	ldr	r2, [r4, #0]
 800e5d4:	bf18      	it	ne
 800e5d6:	2301      	movne	r3, #1
 800e5d8:	0692      	lsls	r2, r2, #26
 800e5da:	d42b      	bmi.n	800e634 <_printf_common+0xb0>
 800e5dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e5e0:	4649      	mov	r1, r9
 800e5e2:	4638      	mov	r0, r7
 800e5e4:	47c0      	blx	r8
 800e5e6:	3001      	adds	r0, #1
 800e5e8:	d01e      	beq.n	800e628 <_printf_common+0xa4>
 800e5ea:	6823      	ldr	r3, [r4, #0]
 800e5ec:	68e5      	ldr	r5, [r4, #12]
 800e5ee:	6832      	ldr	r2, [r6, #0]
 800e5f0:	f003 0306 	and.w	r3, r3, #6
 800e5f4:	2b04      	cmp	r3, #4
 800e5f6:	bf08      	it	eq
 800e5f8:	1aad      	subeq	r5, r5, r2
 800e5fa:	68a3      	ldr	r3, [r4, #8]
 800e5fc:	6922      	ldr	r2, [r4, #16]
 800e5fe:	bf0c      	ite	eq
 800e600:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e604:	2500      	movne	r5, #0
 800e606:	4293      	cmp	r3, r2
 800e608:	bfc4      	itt	gt
 800e60a:	1a9b      	subgt	r3, r3, r2
 800e60c:	18ed      	addgt	r5, r5, r3
 800e60e:	2600      	movs	r6, #0
 800e610:	341a      	adds	r4, #26
 800e612:	42b5      	cmp	r5, r6
 800e614:	d11a      	bne.n	800e64c <_printf_common+0xc8>
 800e616:	2000      	movs	r0, #0
 800e618:	e008      	b.n	800e62c <_printf_common+0xa8>
 800e61a:	2301      	movs	r3, #1
 800e61c:	4652      	mov	r2, sl
 800e61e:	4649      	mov	r1, r9
 800e620:	4638      	mov	r0, r7
 800e622:	47c0      	blx	r8
 800e624:	3001      	adds	r0, #1
 800e626:	d103      	bne.n	800e630 <_printf_common+0xac>
 800e628:	f04f 30ff 	mov.w	r0, #4294967295
 800e62c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e630:	3501      	adds	r5, #1
 800e632:	e7c6      	b.n	800e5c2 <_printf_common+0x3e>
 800e634:	18e1      	adds	r1, r4, r3
 800e636:	1c5a      	adds	r2, r3, #1
 800e638:	2030      	movs	r0, #48	; 0x30
 800e63a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e63e:	4422      	add	r2, r4
 800e640:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e644:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e648:	3302      	adds	r3, #2
 800e64a:	e7c7      	b.n	800e5dc <_printf_common+0x58>
 800e64c:	2301      	movs	r3, #1
 800e64e:	4622      	mov	r2, r4
 800e650:	4649      	mov	r1, r9
 800e652:	4638      	mov	r0, r7
 800e654:	47c0      	blx	r8
 800e656:	3001      	adds	r0, #1
 800e658:	d0e6      	beq.n	800e628 <_printf_common+0xa4>
 800e65a:	3601      	adds	r6, #1
 800e65c:	e7d9      	b.n	800e612 <_printf_common+0x8e>
	...

0800e660 <_printf_i>:
 800e660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e664:	7e0f      	ldrb	r7, [r1, #24]
 800e666:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e668:	2f78      	cmp	r7, #120	; 0x78
 800e66a:	4691      	mov	r9, r2
 800e66c:	4680      	mov	r8, r0
 800e66e:	460c      	mov	r4, r1
 800e670:	469a      	mov	sl, r3
 800e672:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e676:	d807      	bhi.n	800e688 <_printf_i+0x28>
 800e678:	2f62      	cmp	r7, #98	; 0x62
 800e67a:	d80a      	bhi.n	800e692 <_printf_i+0x32>
 800e67c:	2f00      	cmp	r7, #0
 800e67e:	f000 80d8 	beq.w	800e832 <_printf_i+0x1d2>
 800e682:	2f58      	cmp	r7, #88	; 0x58
 800e684:	f000 80a3 	beq.w	800e7ce <_printf_i+0x16e>
 800e688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e68c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e690:	e03a      	b.n	800e708 <_printf_i+0xa8>
 800e692:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e696:	2b15      	cmp	r3, #21
 800e698:	d8f6      	bhi.n	800e688 <_printf_i+0x28>
 800e69a:	a101      	add	r1, pc, #4	; (adr r1, 800e6a0 <_printf_i+0x40>)
 800e69c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e6a0:	0800e6f9 	.word	0x0800e6f9
 800e6a4:	0800e70d 	.word	0x0800e70d
 800e6a8:	0800e689 	.word	0x0800e689
 800e6ac:	0800e689 	.word	0x0800e689
 800e6b0:	0800e689 	.word	0x0800e689
 800e6b4:	0800e689 	.word	0x0800e689
 800e6b8:	0800e70d 	.word	0x0800e70d
 800e6bc:	0800e689 	.word	0x0800e689
 800e6c0:	0800e689 	.word	0x0800e689
 800e6c4:	0800e689 	.word	0x0800e689
 800e6c8:	0800e689 	.word	0x0800e689
 800e6cc:	0800e819 	.word	0x0800e819
 800e6d0:	0800e73d 	.word	0x0800e73d
 800e6d4:	0800e7fb 	.word	0x0800e7fb
 800e6d8:	0800e689 	.word	0x0800e689
 800e6dc:	0800e689 	.word	0x0800e689
 800e6e0:	0800e83b 	.word	0x0800e83b
 800e6e4:	0800e689 	.word	0x0800e689
 800e6e8:	0800e73d 	.word	0x0800e73d
 800e6ec:	0800e689 	.word	0x0800e689
 800e6f0:	0800e689 	.word	0x0800e689
 800e6f4:	0800e803 	.word	0x0800e803
 800e6f8:	682b      	ldr	r3, [r5, #0]
 800e6fa:	1d1a      	adds	r2, r3, #4
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	602a      	str	r2, [r5, #0]
 800e700:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e704:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e708:	2301      	movs	r3, #1
 800e70a:	e0a3      	b.n	800e854 <_printf_i+0x1f4>
 800e70c:	6820      	ldr	r0, [r4, #0]
 800e70e:	6829      	ldr	r1, [r5, #0]
 800e710:	0606      	lsls	r6, r0, #24
 800e712:	f101 0304 	add.w	r3, r1, #4
 800e716:	d50a      	bpl.n	800e72e <_printf_i+0xce>
 800e718:	680e      	ldr	r6, [r1, #0]
 800e71a:	602b      	str	r3, [r5, #0]
 800e71c:	2e00      	cmp	r6, #0
 800e71e:	da03      	bge.n	800e728 <_printf_i+0xc8>
 800e720:	232d      	movs	r3, #45	; 0x2d
 800e722:	4276      	negs	r6, r6
 800e724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e728:	485e      	ldr	r0, [pc, #376]	; (800e8a4 <_printf_i+0x244>)
 800e72a:	230a      	movs	r3, #10
 800e72c:	e019      	b.n	800e762 <_printf_i+0x102>
 800e72e:	680e      	ldr	r6, [r1, #0]
 800e730:	602b      	str	r3, [r5, #0]
 800e732:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e736:	bf18      	it	ne
 800e738:	b236      	sxthne	r6, r6
 800e73a:	e7ef      	b.n	800e71c <_printf_i+0xbc>
 800e73c:	682b      	ldr	r3, [r5, #0]
 800e73e:	6820      	ldr	r0, [r4, #0]
 800e740:	1d19      	adds	r1, r3, #4
 800e742:	6029      	str	r1, [r5, #0]
 800e744:	0601      	lsls	r1, r0, #24
 800e746:	d501      	bpl.n	800e74c <_printf_i+0xec>
 800e748:	681e      	ldr	r6, [r3, #0]
 800e74a:	e002      	b.n	800e752 <_printf_i+0xf2>
 800e74c:	0646      	lsls	r6, r0, #25
 800e74e:	d5fb      	bpl.n	800e748 <_printf_i+0xe8>
 800e750:	881e      	ldrh	r6, [r3, #0]
 800e752:	4854      	ldr	r0, [pc, #336]	; (800e8a4 <_printf_i+0x244>)
 800e754:	2f6f      	cmp	r7, #111	; 0x6f
 800e756:	bf0c      	ite	eq
 800e758:	2308      	moveq	r3, #8
 800e75a:	230a      	movne	r3, #10
 800e75c:	2100      	movs	r1, #0
 800e75e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e762:	6865      	ldr	r5, [r4, #4]
 800e764:	60a5      	str	r5, [r4, #8]
 800e766:	2d00      	cmp	r5, #0
 800e768:	bfa2      	ittt	ge
 800e76a:	6821      	ldrge	r1, [r4, #0]
 800e76c:	f021 0104 	bicge.w	r1, r1, #4
 800e770:	6021      	strge	r1, [r4, #0]
 800e772:	b90e      	cbnz	r6, 800e778 <_printf_i+0x118>
 800e774:	2d00      	cmp	r5, #0
 800e776:	d04d      	beq.n	800e814 <_printf_i+0x1b4>
 800e778:	4615      	mov	r5, r2
 800e77a:	fbb6 f1f3 	udiv	r1, r6, r3
 800e77e:	fb03 6711 	mls	r7, r3, r1, r6
 800e782:	5dc7      	ldrb	r7, [r0, r7]
 800e784:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e788:	4637      	mov	r7, r6
 800e78a:	42bb      	cmp	r3, r7
 800e78c:	460e      	mov	r6, r1
 800e78e:	d9f4      	bls.n	800e77a <_printf_i+0x11a>
 800e790:	2b08      	cmp	r3, #8
 800e792:	d10b      	bne.n	800e7ac <_printf_i+0x14c>
 800e794:	6823      	ldr	r3, [r4, #0]
 800e796:	07de      	lsls	r6, r3, #31
 800e798:	d508      	bpl.n	800e7ac <_printf_i+0x14c>
 800e79a:	6923      	ldr	r3, [r4, #16]
 800e79c:	6861      	ldr	r1, [r4, #4]
 800e79e:	4299      	cmp	r1, r3
 800e7a0:	bfde      	ittt	le
 800e7a2:	2330      	movle	r3, #48	; 0x30
 800e7a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e7a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e7ac:	1b52      	subs	r2, r2, r5
 800e7ae:	6122      	str	r2, [r4, #16]
 800e7b0:	f8cd a000 	str.w	sl, [sp]
 800e7b4:	464b      	mov	r3, r9
 800e7b6:	aa03      	add	r2, sp, #12
 800e7b8:	4621      	mov	r1, r4
 800e7ba:	4640      	mov	r0, r8
 800e7bc:	f7ff fee2 	bl	800e584 <_printf_common>
 800e7c0:	3001      	adds	r0, #1
 800e7c2:	d14c      	bne.n	800e85e <_printf_i+0x1fe>
 800e7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7c8:	b004      	add	sp, #16
 800e7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ce:	4835      	ldr	r0, [pc, #212]	; (800e8a4 <_printf_i+0x244>)
 800e7d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e7d4:	6829      	ldr	r1, [r5, #0]
 800e7d6:	6823      	ldr	r3, [r4, #0]
 800e7d8:	f851 6b04 	ldr.w	r6, [r1], #4
 800e7dc:	6029      	str	r1, [r5, #0]
 800e7de:	061d      	lsls	r5, r3, #24
 800e7e0:	d514      	bpl.n	800e80c <_printf_i+0x1ac>
 800e7e2:	07df      	lsls	r7, r3, #31
 800e7e4:	bf44      	itt	mi
 800e7e6:	f043 0320 	orrmi.w	r3, r3, #32
 800e7ea:	6023      	strmi	r3, [r4, #0]
 800e7ec:	b91e      	cbnz	r6, 800e7f6 <_printf_i+0x196>
 800e7ee:	6823      	ldr	r3, [r4, #0]
 800e7f0:	f023 0320 	bic.w	r3, r3, #32
 800e7f4:	6023      	str	r3, [r4, #0]
 800e7f6:	2310      	movs	r3, #16
 800e7f8:	e7b0      	b.n	800e75c <_printf_i+0xfc>
 800e7fa:	6823      	ldr	r3, [r4, #0]
 800e7fc:	f043 0320 	orr.w	r3, r3, #32
 800e800:	6023      	str	r3, [r4, #0]
 800e802:	2378      	movs	r3, #120	; 0x78
 800e804:	4828      	ldr	r0, [pc, #160]	; (800e8a8 <_printf_i+0x248>)
 800e806:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e80a:	e7e3      	b.n	800e7d4 <_printf_i+0x174>
 800e80c:	0659      	lsls	r1, r3, #25
 800e80e:	bf48      	it	mi
 800e810:	b2b6      	uxthmi	r6, r6
 800e812:	e7e6      	b.n	800e7e2 <_printf_i+0x182>
 800e814:	4615      	mov	r5, r2
 800e816:	e7bb      	b.n	800e790 <_printf_i+0x130>
 800e818:	682b      	ldr	r3, [r5, #0]
 800e81a:	6826      	ldr	r6, [r4, #0]
 800e81c:	6961      	ldr	r1, [r4, #20]
 800e81e:	1d18      	adds	r0, r3, #4
 800e820:	6028      	str	r0, [r5, #0]
 800e822:	0635      	lsls	r5, r6, #24
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	d501      	bpl.n	800e82c <_printf_i+0x1cc>
 800e828:	6019      	str	r1, [r3, #0]
 800e82a:	e002      	b.n	800e832 <_printf_i+0x1d2>
 800e82c:	0670      	lsls	r0, r6, #25
 800e82e:	d5fb      	bpl.n	800e828 <_printf_i+0x1c8>
 800e830:	8019      	strh	r1, [r3, #0]
 800e832:	2300      	movs	r3, #0
 800e834:	6123      	str	r3, [r4, #16]
 800e836:	4615      	mov	r5, r2
 800e838:	e7ba      	b.n	800e7b0 <_printf_i+0x150>
 800e83a:	682b      	ldr	r3, [r5, #0]
 800e83c:	1d1a      	adds	r2, r3, #4
 800e83e:	602a      	str	r2, [r5, #0]
 800e840:	681d      	ldr	r5, [r3, #0]
 800e842:	6862      	ldr	r2, [r4, #4]
 800e844:	2100      	movs	r1, #0
 800e846:	4628      	mov	r0, r5
 800e848:	f7f1 fcca 	bl	80001e0 <memchr>
 800e84c:	b108      	cbz	r0, 800e852 <_printf_i+0x1f2>
 800e84e:	1b40      	subs	r0, r0, r5
 800e850:	6060      	str	r0, [r4, #4]
 800e852:	6863      	ldr	r3, [r4, #4]
 800e854:	6123      	str	r3, [r4, #16]
 800e856:	2300      	movs	r3, #0
 800e858:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e85c:	e7a8      	b.n	800e7b0 <_printf_i+0x150>
 800e85e:	6923      	ldr	r3, [r4, #16]
 800e860:	462a      	mov	r2, r5
 800e862:	4649      	mov	r1, r9
 800e864:	4640      	mov	r0, r8
 800e866:	47d0      	blx	sl
 800e868:	3001      	adds	r0, #1
 800e86a:	d0ab      	beq.n	800e7c4 <_printf_i+0x164>
 800e86c:	6823      	ldr	r3, [r4, #0]
 800e86e:	079b      	lsls	r3, r3, #30
 800e870:	d413      	bmi.n	800e89a <_printf_i+0x23a>
 800e872:	68e0      	ldr	r0, [r4, #12]
 800e874:	9b03      	ldr	r3, [sp, #12]
 800e876:	4298      	cmp	r0, r3
 800e878:	bfb8      	it	lt
 800e87a:	4618      	movlt	r0, r3
 800e87c:	e7a4      	b.n	800e7c8 <_printf_i+0x168>
 800e87e:	2301      	movs	r3, #1
 800e880:	4632      	mov	r2, r6
 800e882:	4649      	mov	r1, r9
 800e884:	4640      	mov	r0, r8
 800e886:	47d0      	blx	sl
 800e888:	3001      	adds	r0, #1
 800e88a:	d09b      	beq.n	800e7c4 <_printf_i+0x164>
 800e88c:	3501      	adds	r5, #1
 800e88e:	68e3      	ldr	r3, [r4, #12]
 800e890:	9903      	ldr	r1, [sp, #12]
 800e892:	1a5b      	subs	r3, r3, r1
 800e894:	42ab      	cmp	r3, r5
 800e896:	dcf2      	bgt.n	800e87e <_printf_i+0x21e>
 800e898:	e7eb      	b.n	800e872 <_printf_i+0x212>
 800e89a:	2500      	movs	r5, #0
 800e89c:	f104 0619 	add.w	r6, r4, #25
 800e8a0:	e7f5      	b.n	800e88e <_printf_i+0x22e>
 800e8a2:	bf00      	nop
 800e8a4:	08010f9a 	.word	0x08010f9a
 800e8a8:	08010fab 	.word	0x08010fab

0800e8ac <_puts_r>:
 800e8ac:	b570      	push	{r4, r5, r6, lr}
 800e8ae:	460e      	mov	r6, r1
 800e8b0:	4605      	mov	r5, r0
 800e8b2:	b118      	cbz	r0, 800e8bc <_puts_r+0x10>
 800e8b4:	6983      	ldr	r3, [r0, #24]
 800e8b6:	b90b      	cbnz	r3, 800e8bc <_puts_r+0x10>
 800e8b8:	f001 f8c2 	bl	800fa40 <__sinit>
 800e8bc:	69ab      	ldr	r3, [r5, #24]
 800e8be:	68ac      	ldr	r4, [r5, #8]
 800e8c0:	b913      	cbnz	r3, 800e8c8 <_puts_r+0x1c>
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	f001 f8bc 	bl	800fa40 <__sinit>
 800e8c8:	4b2c      	ldr	r3, [pc, #176]	; (800e97c <_puts_r+0xd0>)
 800e8ca:	429c      	cmp	r4, r3
 800e8cc:	d120      	bne.n	800e910 <_puts_r+0x64>
 800e8ce:	686c      	ldr	r4, [r5, #4]
 800e8d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e8d2:	07db      	lsls	r3, r3, #31
 800e8d4:	d405      	bmi.n	800e8e2 <_puts_r+0x36>
 800e8d6:	89a3      	ldrh	r3, [r4, #12]
 800e8d8:	0598      	lsls	r0, r3, #22
 800e8da:	d402      	bmi.n	800e8e2 <_puts_r+0x36>
 800e8dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8de:	f001 f952 	bl	800fb86 <__retarget_lock_acquire_recursive>
 800e8e2:	89a3      	ldrh	r3, [r4, #12]
 800e8e4:	0719      	lsls	r1, r3, #28
 800e8e6:	d51d      	bpl.n	800e924 <_puts_r+0x78>
 800e8e8:	6923      	ldr	r3, [r4, #16]
 800e8ea:	b1db      	cbz	r3, 800e924 <_puts_r+0x78>
 800e8ec:	3e01      	subs	r6, #1
 800e8ee:	68a3      	ldr	r3, [r4, #8]
 800e8f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e8f4:	3b01      	subs	r3, #1
 800e8f6:	60a3      	str	r3, [r4, #8]
 800e8f8:	bb39      	cbnz	r1, 800e94a <_puts_r+0x9e>
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	da38      	bge.n	800e970 <_puts_r+0xc4>
 800e8fe:	4622      	mov	r2, r4
 800e900:	210a      	movs	r1, #10
 800e902:	4628      	mov	r0, r5
 800e904:	f000 f848 	bl	800e998 <__swbuf_r>
 800e908:	3001      	adds	r0, #1
 800e90a:	d011      	beq.n	800e930 <_puts_r+0x84>
 800e90c:	250a      	movs	r5, #10
 800e90e:	e011      	b.n	800e934 <_puts_r+0x88>
 800e910:	4b1b      	ldr	r3, [pc, #108]	; (800e980 <_puts_r+0xd4>)
 800e912:	429c      	cmp	r4, r3
 800e914:	d101      	bne.n	800e91a <_puts_r+0x6e>
 800e916:	68ac      	ldr	r4, [r5, #8]
 800e918:	e7da      	b.n	800e8d0 <_puts_r+0x24>
 800e91a:	4b1a      	ldr	r3, [pc, #104]	; (800e984 <_puts_r+0xd8>)
 800e91c:	429c      	cmp	r4, r3
 800e91e:	bf08      	it	eq
 800e920:	68ec      	ldreq	r4, [r5, #12]
 800e922:	e7d5      	b.n	800e8d0 <_puts_r+0x24>
 800e924:	4621      	mov	r1, r4
 800e926:	4628      	mov	r0, r5
 800e928:	f000 f888 	bl	800ea3c <__swsetup_r>
 800e92c:	2800      	cmp	r0, #0
 800e92e:	d0dd      	beq.n	800e8ec <_puts_r+0x40>
 800e930:	f04f 35ff 	mov.w	r5, #4294967295
 800e934:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e936:	07da      	lsls	r2, r3, #31
 800e938:	d405      	bmi.n	800e946 <_puts_r+0x9a>
 800e93a:	89a3      	ldrh	r3, [r4, #12]
 800e93c:	059b      	lsls	r3, r3, #22
 800e93e:	d402      	bmi.n	800e946 <_puts_r+0x9a>
 800e940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e942:	f001 f921 	bl	800fb88 <__retarget_lock_release_recursive>
 800e946:	4628      	mov	r0, r5
 800e948:	bd70      	pop	{r4, r5, r6, pc}
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	da04      	bge.n	800e958 <_puts_r+0xac>
 800e94e:	69a2      	ldr	r2, [r4, #24]
 800e950:	429a      	cmp	r2, r3
 800e952:	dc06      	bgt.n	800e962 <_puts_r+0xb6>
 800e954:	290a      	cmp	r1, #10
 800e956:	d004      	beq.n	800e962 <_puts_r+0xb6>
 800e958:	6823      	ldr	r3, [r4, #0]
 800e95a:	1c5a      	adds	r2, r3, #1
 800e95c:	6022      	str	r2, [r4, #0]
 800e95e:	7019      	strb	r1, [r3, #0]
 800e960:	e7c5      	b.n	800e8ee <_puts_r+0x42>
 800e962:	4622      	mov	r2, r4
 800e964:	4628      	mov	r0, r5
 800e966:	f000 f817 	bl	800e998 <__swbuf_r>
 800e96a:	3001      	adds	r0, #1
 800e96c:	d1bf      	bne.n	800e8ee <_puts_r+0x42>
 800e96e:	e7df      	b.n	800e930 <_puts_r+0x84>
 800e970:	6823      	ldr	r3, [r4, #0]
 800e972:	250a      	movs	r5, #10
 800e974:	1c5a      	adds	r2, r3, #1
 800e976:	6022      	str	r2, [r4, #0]
 800e978:	701d      	strb	r5, [r3, #0]
 800e97a:	e7db      	b.n	800e934 <_puts_r+0x88>
 800e97c:	0801106c 	.word	0x0801106c
 800e980:	0801108c 	.word	0x0801108c
 800e984:	0801104c 	.word	0x0801104c

0800e988 <puts>:
 800e988:	4b02      	ldr	r3, [pc, #8]	; (800e994 <puts+0xc>)
 800e98a:	4601      	mov	r1, r0
 800e98c:	6818      	ldr	r0, [r3, #0]
 800e98e:	f7ff bf8d 	b.w	800e8ac <_puts_r>
 800e992:	bf00      	nop
 800e994:	2000016c 	.word	0x2000016c

0800e998 <__swbuf_r>:
 800e998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e99a:	460e      	mov	r6, r1
 800e99c:	4614      	mov	r4, r2
 800e99e:	4605      	mov	r5, r0
 800e9a0:	b118      	cbz	r0, 800e9aa <__swbuf_r+0x12>
 800e9a2:	6983      	ldr	r3, [r0, #24]
 800e9a4:	b90b      	cbnz	r3, 800e9aa <__swbuf_r+0x12>
 800e9a6:	f001 f84b 	bl	800fa40 <__sinit>
 800e9aa:	4b21      	ldr	r3, [pc, #132]	; (800ea30 <__swbuf_r+0x98>)
 800e9ac:	429c      	cmp	r4, r3
 800e9ae:	d12b      	bne.n	800ea08 <__swbuf_r+0x70>
 800e9b0:	686c      	ldr	r4, [r5, #4]
 800e9b2:	69a3      	ldr	r3, [r4, #24]
 800e9b4:	60a3      	str	r3, [r4, #8]
 800e9b6:	89a3      	ldrh	r3, [r4, #12]
 800e9b8:	071a      	lsls	r2, r3, #28
 800e9ba:	d52f      	bpl.n	800ea1c <__swbuf_r+0x84>
 800e9bc:	6923      	ldr	r3, [r4, #16]
 800e9be:	b36b      	cbz	r3, 800ea1c <__swbuf_r+0x84>
 800e9c0:	6923      	ldr	r3, [r4, #16]
 800e9c2:	6820      	ldr	r0, [r4, #0]
 800e9c4:	1ac0      	subs	r0, r0, r3
 800e9c6:	6963      	ldr	r3, [r4, #20]
 800e9c8:	b2f6      	uxtb	r6, r6
 800e9ca:	4283      	cmp	r3, r0
 800e9cc:	4637      	mov	r7, r6
 800e9ce:	dc04      	bgt.n	800e9da <__swbuf_r+0x42>
 800e9d0:	4621      	mov	r1, r4
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	f000 ffa0 	bl	800f918 <_fflush_r>
 800e9d8:	bb30      	cbnz	r0, 800ea28 <__swbuf_r+0x90>
 800e9da:	68a3      	ldr	r3, [r4, #8]
 800e9dc:	3b01      	subs	r3, #1
 800e9de:	60a3      	str	r3, [r4, #8]
 800e9e0:	6823      	ldr	r3, [r4, #0]
 800e9e2:	1c5a      	adds	r2, r3, #1
 800e9e4:	6022      	str	r2, [r4, #0]
 800e9e6:	701e      	strb	r6, [r3, #0]
 800e9e8:	6963      	ldr	r3, [r4, #20]
 800e9ea:	3001      	adds	r0, #1
 800e9ec:	4283      	cmp	r3, r0
 800e9ee:	d004      	beq.n	800e9fa <__swbuf_r+0x62>
 800e9f0:	89a3      	ldrh	r3, [r4, #12]
 800e9f2:	07db      	lsls	r3, r3, #31
 800e9f4:	d506      	bpl.n	800ea04 <__swbuf_r+0x6c>
 800e9f6:	2e0a      	cmp	r6, #10
 800e9f8:	d104      	bne.n	800ea04 <__swbuf_r+0x6c>
 800e9fa:	4621      	mov	r1, r4
 800e9fc:	4628      	mov	r0, r5
 800e9fe:	f000 ff8b 	bl	800f918 <_fflush_r>
 800ea02:	b988      	cbnz	r0, 800ea28 <__swbuf_r+0x90>
 800ea04:	4638      	mov	r0, r7
 800ea06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea08:	4b0a      	ldr	r3, [pc, #40]	; (800ea34 <__swbuf_r+0x9c>)
 800ea0a:	429c      	cmp	r4, r3
 800ea0c:	d101      	bne.n	800ea12 <__swbuf_r+0x7a>
 800ea0e:	68ac      	ldr	r4, [r5, #8]
 800ea10:	e7cf      	b.n	800e9b2 <__swbuf_r+0x1a>
 800ea12:	4b09      	ldr	r3, [pc, #36]	; (800ea38 <__swbuf_r+0xa0>)
 800ea14:	429c      	cmp	r4, r3
 800ea16:	bf08      	it	eq
 800ea18:	68ec      	ldreq	r4, [r5, #12]
 800ea1a:	e7ca      	b.n	800e9b2 <__swbuf_r+0x1a>
 800ea1c:	4621      	mov	r1, r4
 800ea1e:	4628      	mov	r0, r5
 800ea20:	f000 f80c 	bl	800ea3c <__swsetup_r>
 800ea24:	2800      	cmp	r0, #0
 800ea26:	d0cb      	beq.n	800e9c0 <__swbuf_r+0x28>
 800ea28:	f04f 37ff 	mov.w	r7, #4294967295
 800ea2c:	e7ea      	b.n	800ea04 <__swbuf_r+0x6c>
 800ea2e:	bf00      	nop
 800ea30:	0801106c 	.word	0x0801106c
 800ea34:	0801108c 	.word	0x0801108c
 800ea38:	0801104c 	.word	0x0801104c

0800ea3c <__swsetup_r>:
 800ea3c:	4b32      	ldr	r3, [pc, #200]	; (800eb08 <__swsetup_r+0xcc>)
 800ea3e:	b570      	push	{r4, r5, r6, lr}
 800ea40:	681d      	ldr	r5, [r3, #0]
 800ea42:	4606      	mov	r6, r0
 800ea44:	460c      	mov	r4, r1
 800ea46:	b125      	cbz	r5, 800ea52 <__swsetup_r+0x16>
 800ea48:	69ab      	ldr	r3, [r5, #24]
 800ea4a:	b913      	cbnz	r3, 800ea52 <__swsetup_r+0x16>
 800ea4c:	4628      	mov	r0, r5
 800ea4e:	f000 fff7 	bl	800fa40 <__sinit>
 800ea52:	4b2e      	ldr	r3, [pc, #184]	; (800eb0c <__swsetup_r+0xd0>)
 800ea54:	429c      	cmp	r4, r3
 800ea56:	d10f      	bne.n	800ea78 <__swsetup_r+0x3c>
 800ea58:	686c      	ldr	r4, [r5, #4]
 800ea5a:	89a3      	ldrh	r3, [r4, #12]
 800ea5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ea60:	0719      	lsls	r1, r3, #28
 800ea62:	d42c      	bmi.n	800eabe <__swsetup_r+0x82>
 800ea64:	06dd      	lsls	r5, r3, #27
 800ea66:	d411      	bmi.n	800ea8c <__swsetup_r+0x50>
 800ea68:	2309      	movs	r3, #9
 800ea6a:	6033      	str	r3, [r6, #0]
 800ea6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ea70:	81a3      	strh	r3, [r4, #12]
 800ea72:	f04f 30ff 	mov.w	r0, #4294967295
 800ea76:	e03e      	b.n	800eaf6 <__swsetup_r+0xba>
 800ea78:	4b25      	ldr	r3, [pc, #148]	; (800eb10 <__swsetup_r+0xd4>)
 800ea7a:	429c      	cmp	r4, r3
 800ea7c:	d101      	bne.n	800ea82 <__swsetup_r+0x46>
 800ea7e:	68ac      	ldr	r4, [r5, #8]
 800ea80:	e7eb      	b.n	800ea5a <__swsetup_r+0x1e>
 800ea82:	4b24      	ldr	r3, [pc, #144]	; (800eb14 <__swsetup_r+0xd8>)
 800ea84:	429c      	cmp	r4, r3
 800ea86:	bf08      	it	eq
 800ea88:	68ec      	ldreq	r4, [r5, #12]
 800ea8a:	e7e6      	b.n	800ea5a <__swsetup_r+0x1e>
 800ea8c:	0758      	lsls	r0, r3, #29
 800ea8e:	d512      	bpl.n	800eab6 <__swsetup_r+0x7a>
 800ea90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea92:	b141      	cbz	r1, 800eaa6 <__swsetup_r+0x6a>
 800ea94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea98:	4299      	cmp	r1, r3
 800ea9a:	d002      	beq.n	800eaa2 <__swsetup_r+0x66>
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	f001 fc89 	bl	80103b4 <_free_r>
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	6363      	str	r3, [r4, #52]	; 0x34
 800eaa6:	89a3      	ldrh	r3, [r4, #12]
 800eaa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eaac:	81a3      	strh	r3, [r4, #12]
 800eaae:	2300      	movs	r3, #0
 800eab0:	6063      	str	r3, [r4, #4]
 800eab2:	6923      	ldr	r3, [r4, #16]
 800eab4:	6023      	str	r3, [r4, #0]
 800eab6:	89a3      	ldrh	r3, [r4, #12]
 800eab8:	f043 0308 	orr.w	r3, r3, #8
 800eabc:	81a3      	strh	r3, [r4, #12]
 800eabe:	6923      	ldr	r3, [r4, #16]
 800eac0:	b94b      	cbnz	r3, 800ead6 <__swsetup_r+0x9a>
 800eac2:	89a3      	ldrh	r3, [r4, #12]
 800eac4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800eac8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eacc:	d003      	beq.n	800ead6 <__swsetup_r+0x9a>
 800eace:	4621      	mov	r1, r4
 800ead0:	4630      	mov	r0, r6
 800ead2:	f001 f87f 	bl	800fbd4 <__smakebuf_r>
 800ead6:	89a0      	ldrh	r0, [r4, #12]
 800ead8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eadc:	f010 0301 	ands.w	r3, r0, #1
 800eae0:	d00a      	beq.n	800eaf8 <__swsetup_r+0xbc>
 800eae2:	2300      	movs	r3, #0
 800eae4:	60a3      	str	r3, [r4, #8]
 800eae6:	6963      	ldr	r3, [r4, #20]
 800eae8:	425b      	negs	r3, r3
 800eaea:	61a3      	str	r3, [r4, #24]
 800eaec:	6923      	ldr	r3, [r4, #16]
 800eaee:	b943      	cbnz	r3, 800eb02 <__swsetup_r+0xc6>
 800eaf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eaf4:	d1ba      	bne.n	800ea6c <__swsetup_r+0x30>
 800eaf6:	bd70      	pop	{r4, r5, r6, pc}
 800eaf8:	0781      	lsls	r1, r0, #30
 800eafa:	bf58      	it	pl
 800eafc:	6963      	ldrpl	r3, [r4, #20]
 800eafe:	60a3      	str	r3, [r4, #8]
 800eb00:	e7f4      	b.n	800eaec <__swsetup_r+0xb0>
 800eb02:	2000      	movs	r0, #0
 800eb04:	e7f7      	b.n	800eaf6 <__swsetup_r+0xba>
 800eb06:	bf00      	nop
 800eb08:	2000016c 	.word	0x2000016c
 800eb0c:	0801106c 	.word	0x0801106c
 800eb10:	0801108c 	.word	0x0801108c
 800eb14:	0801104c 	.word	0x0801104c

0800eb18 <quorem>:
 800eb18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb1c:	6903      	ldr	r3, [r0, #16]
 800eb1e:	690c      	ldr	r4, [r1, #16]
 800eb20:	42a3      	cmp	r3, r4
 800eb22:	4607      	mov	r7, r0
 800eb24:	f2c0 8081 	blt.w	800ec2a <quorem+0x112>
 800eb28:	3c01      	subs	r4, #1
 800eb2a:	f101 0814 	add.w	r8, r1, #20
 800eb2e:	f100 0514 	add.w	r5, r0, #20
 800eb32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb36:	9301      	str	r3, [sp, #4]
 800eb38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eb3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb40:	3301      	adds	r3, #1
 800eb42:	429a      	cmp	r2, r3
 800eb44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800eb48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eb4c:	fbb2 f6f3 	udiv	r6, r2, r3
 800eb50:	d331      	bcc.n	800ebb6 <quorem+0x9e>
 800eb52:	f04f 0e00 	mov.w	lr, #0
 800eb56:	4640      	mov	r0, r8
 800eb58:	46ac      	mov	ip, r5
 800eb5a:	46f2      	mov	sl, lr
 800eb5c:	f850 2b04 	ldr.w	r2, [r0], #4
 800eb60:	b293      	uxth	r3, r2
 800eb62:	fb06 e303 	mla	r3, r6, r3, lr
 800eb66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800eb6a:	b29b      	uxth	r3, r3
 800eb6c:	ebaa 0303 	sub.w	r3, sl, r3
 800eb70:	f8dc a000 	ldr.w	sl, [ip]
 800eb74:	0c12      	lsrs	r2, r2, #16
 800eb76:	fa13 f38a 	uxtah	r3, r3, sl
 800eb7a:	fb06 e202 	mla	r2, r6, r2, lr
 800eb7e:	9300      	str	r3, [sp, #0]
 800eb80:	9b00      	ldr	r3, [sp, #0]
 800eb82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800eb86:	b292      	uxth	r2, r2
 800eb88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800eb8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eb90:	f8bd 3000 	ldrh.w	r3, [sp]
 800eb94:	4581      	cmp	r9, r0
 800eb96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb9a:	f84c 3b04 	str.w	r3, [ip], #4
 800eb9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800eba2:	d2db      	bcs.n	800eb5c <quorem+0x44>
 800eba4:	f855 300b 	ldr.w	r3, [r5, fp]
 800eba8:	b92b      	cbnz	r3, 800ebb6 <quorem+0x9e>
 800ebaa:	9b01      	ldr	r3, [sp, #4]
 800ebac:	3b04      	subs	r3, #4
 800ebae:	429d      	cmp	r5, r3
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	d32e      	bcc.n	800ec12 <quorem+0xfa>
 800ebb4:	613c      	str	r4, [r7, #16]
 800ebb6:	4638      	mov	r0, r7
 800ebb8:	f001 fae4 	bl	8010184 <__mcmp>
 800ebbc:	2800      	cmp	r0, #0
 800ebbe:	db24      	blt.n	800ec0a <quorem+0xf2>
 800ebc0:	3601      	adds	r6, #1
 800ebc2:	4628      	mov	r0, r5
 800ebc4:	f04f 0c00 	mov.w	ip, #0
 800ebc8:	f858 2b04 	ldr.w	r2, [r8], #4
 800ebcc:	f8d0 e000 	ldr.w	lr, [r0]
 800ebd0:	b293      	uxth	r3, r2
 800ebd2:	ebac 0303 	sub.w	r3, ip, r3
 800ebd6:	0c12      	lsrs	r2, r2, #16
 800ebd8:	fa13 f38e 	uxtah	r3, r3, lr
 800ebdc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ebe0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ebea:	45c1      	cmp	r9, r8
 800ebec:	f840 3b04 	str.w	r3, [r0], #4
 800ebf0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ebf4:	d2e8      	bcs.n	800ebc8 <quorem+0xb0>
 800ebf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ebfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ebfe:	b922      	cbnz	r2, 800ec0a <quorem+0xf2>
 800ec00:	3b04      	subs	r3, #4
 800ec02:	429d      	cmp	r5, r3
 800ec04:	461a      	mov	r2, r3
 800ec06:	d30a      	bcc.n	800ec1e <quorem+0x106>
 800ec08:	613c      	str	r4, [r7, #16]
 800ec0a:	4630      	mov	r0, r6
 800ec0c:	b003      	add	sp, #12
 800ec0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec12:	6812      	ldr	r2, [r2, #0]
 800ec14:	3b04      	subs	r3, #4
 800ec16:	2a00      	cmp	r2, #0
 800ec18:	d1cc      	bne.n	800ebb4 <quorem+0x9c>
 800ec1a:	3c01      	subs	r4, #1
 800ec1c:	e7c7      	b.n	800ebae <quorem+0x96>
 800ec1e:	6812      	ldr	r2, [r2, #0]
 800ec20:	3b04      	subs	r3, #4
 800ec22:	2a00      	cmp	r2, #0
 800ec24:	d1f0      	bne.n	800ec08 <quorem+0xf0>
 800ec26:	3c01      	subs	r4, #1
 800ec28:	e7eb      	b.n	800ec02 <quorem+0xea>
 800ec2a:	2000      	movs	r0, #0
 800ec2c:	e7ee      	b.n	800ec0c <quorem+0xf4>
	...

0800ec30 <_dtoa_r>:
 800ec30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec34:	ed2d 8b04 	vpush	{d8-d9}
 800ec38:	ec57 6b10 	vmov	r6, r7, d0
 800ec3c:	b093      	sub	sp, #76	; 0x4c
 800ec3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ec40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ec44:	9106      	str	r1, [sp, #24]
 800ec46:	ee10 aa10 	vmov	sl, s0
 800ec4a:	4604      	mov	r4, r0
 800ec4c:	9209      	str	r2, [sp, #36]	; 0x24
 800ec4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ec50:	46bb      	mov	fp, r7
 800ec52:	b975      	cbnz	r5, 800ec72 <_dtoa_r+0x42>
 800ec54:	2010      	movs	r0, #16
 800ec56:	f000 fffd 	bl	800fc54 <malloc>
 800ec5a:	4602      	mov	r2, r0
 800ec5c:	6260      	str	r0, [r4, #36]	; 0x24
 800ec5e:	b920      	cbnz	r0, 800ec6a <_dtoa_r+0x3a>
 800ec60:	4ba7      	ldr	r3, [pc, #668]	; (800ef00 <_dtoa_r+0x2d0>)
 800ec62:	21ea      	movs	r1, #234	; 0xea
 800ec64:	48a7      	ldr	r0, [pc, #668]	; (800ef04 <_dtoa_r+0x2d4>)
 800ec66:	f001 fe45 	bl	80108f4 <__assert_func>
 800ec6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ec6e:	6005      	str	r5, [r0, #0]
 800ec70:	60c5      	str	r5, [r0, #12]
 800ec72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec74:	6819      	ldr	r1, [r3, #0]
 800ec76:	b151      	cbz	r1, 800ec8e <_dtoa_r+0x5e>
 800ec78:	685a      	ldr	r2, [r3, #4]
 800ec7a:	604a      	str	r2, [r1, #4]
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	4093      	lsls	r3, r2
 800ec80:	608b      	str	r3, [r1, #8]
 800ec82:	4620      	mov	r0, r4
 800ec84:	f001 f83c 	bl	800fd00 <_Bfree>
 800ec88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	601a      	str	r2, [r3, #0]
 800ec8e:	1e3b      	subs	r3, r7, #0
 800ec90:	bfaa      	itet	ge
 800ec92:	2300      	movge	r3, #0
 800ec94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ec98:	f8c8 3000 	strge.w	r3, [r8]
 800ec9c:	4b9a      	ldr	r3, [pc, #616]	; (800ef08 <_dtoa_r+0x2d8>)
 800ec9e:	bfbc      	itt	lt
 800eca0:	2201      	movlt	r2, #1
 800eca2:	f8c8 2000 	strlt.w	r2, [r8]
 800eca6:	ea33 030b 	bics.w	r3, r3, fp
 800ecaa:	d11b      	bne.n	800ece4 <_dtoa_r+0xb4>
 800ecac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ecae:	f242 730f 	movw	r3, #9999	; 0x270f
 800ecb2:	6013      	str	r3, [r2, #0]
 800ecb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ecb8:	4333      	orrs	r3, r6
 800ecba:	f000 8592 	beq.w	800f7e2 <_dtoa_r+0xbb2>
 800ecbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ecc0:	b963      	cbnz	r3, 800ecdc <_dtoa_r+0xac>
 800ecc2:	4b92      	ldr	r3, [pc, #584]	; (800ef0c <_dtoa_r+0x2dc>)
 800ecc4:	e022      	b.n	800ed0c <_dtoa_r+0xdc>
 800ecc6:	4b92      	ldr	r3, [pc, #584]	; (800ef10 <_dtoa_r+0x2e0>)
 800ecc8:	9301      	str	r3, [sp, #4]
 800ecca:	3308      	adds	r3, #8
 800eccc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ecce:	6013      	str	r3, [r2, #0]
 800ecd0:	9801      	ldr	r0, [sp, #4]
 800ecd2:	b013      	add	sp, #76	; 0x4c
 800ecd4:	ecbd 8b04 	vpop	{d8-d9}
 800ecd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecdc:	4b8b      	ldr	r3, [pc, #556]	; (800ef0c <_dtoa_r+0x2dc>)
 800ecde:	9301      	str	r3, [sp, #4]
 800ece0:	3303      	adds	r3, #3
 800ece2:	e7f3      	b.n	800eccc <_dtoa_r+0x9c>
 800ece4:	2200      	movs	r2, #0
 800ece6:	2300      	movs	r3, #0
 800ece8:	4650      	mov	r0, sl
 800ecea:	4659      	mov	r1, fp
 800ecec:	f7f1 feec 	bl	8000ac8 <__aeabi_dcmpeq>
 800ecf0:	ec4b ab19 	vmov	d9, sl, fp
 800ecf4:	4680      	mov	r8, r0
 800ecf6:	b158      	cbz	r0, 800ed10 <_dtoa_r+0xe0>
 800ecf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	6013      	str	r3, [r2, #0]
 800ecfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	f000 856b 	beq.w	800f7dc <_dtoa_r+0xbac>
 800ed06:	4883      	ldr	r0, [pc, #524]	; (800ef14 <_dtoa_r+0x2e4>)
 800ed08:	6018      	str	r0, [r3, #0]
 800ed0a:	1e43      	subs	r3, r0, #1
 800ed0c:	9301      	str	r3, [sp, #4]
 800ed0e:	e7df      	b.n	800ecd0 <_dtoa_r+0xa0>
 800ed10:	ec4b ab10 	vmov	d0, sl, fp
 800ed14:	aa10      	add	r2, sp, #64	; 0x40
 800ed16:	a911      	add	r1, sp, #68	; 0x44
 800ed18:	4620      	mov	r0, r4
 800ed1a:	f001 fad9 	bl	80102d0 <__d2b>
 800ed1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ed22:	ee08 0a10 	vmov	s16, r0
 800ed26:	2d00      	cmp	r5, #0
 800ed28:	f000 8084 	beq.w	800ee34 <_dtoa_r+0x204>
 800ed2c:	ee19 3a90 	vmov	r3, s19
 800ed30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ed38:	4656      	mov	r6, sl
 800ed3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ed3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ed42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ed46:	4b74      	ldr	r3, [pc, #464]	; (800ef18 <_dtoa_r+0x2e8>)
 800ed48:	2200      	movs	r2, #0
 800ed4a:	4630      	mov	r0, r6
 800ed4c:	4639      	mov	r1, r7
 800ed4e:	f7f1 fa9b 	bl	8000288 <__aeabi_dsub>
 800ed52:	a365      	add	r3, pc, #404	; (adr r3, 800eee8 <_dtoa_r+0x2b8>)
 800ed54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed58:	f7f1 fc4e 	bl	80005f8 <__aeabi_dmul>
 800ed5c:	a364      	add	r3, pc, #400	; (adr r3, 800eef0 <_dtoa_r+0x2c0>)
 800ed5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed62:	f7f1 fa93 	bl	800028c <__adddf3>
 800ed66:	4606      	mov	r6, r0
 800ed68:	4628      	mov	r0, r5
 800ed6a:	460f      	mov	r7, r1
 800ed6c:	f7f1 fbda 	bl	8000524 <__aeabi_i2d>
 800ed70:	a361      	add	r3, pc, #388	; (adr r3, 800eef8 <_dtoa_r+0x2c8>)
 800ed72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed76:	f7f1 fc3f 	bl	80005f8 <__aeabi_dmul>
 800ed7a:	4602      	mov	r2, r0
 800ed7c:	460b      	mov	r3, r1
 800ed7e:	4630      	mov	r0, r6
 800ed80:	4639      	mov	r1, r7
 800ed82:	f7f1 fa83 	bl	800028c <__adddf3>
 800ed86:	4606      	mov	r6, r0
 800ed88:	460f      	mov	r7, r1
 800ed8a:	f7f1 fee5 	bl	8000b58 <__aeabi_d2iz>
 800ed8e:	2200      	movs	r2, #0
 800ed90:	9000      	str	r0, [sp, #0]
 800ed92:	2300      	movs	r3, #0
 800ed94:	4630      	mov	r0, r6
 800ed96:	4639      	mov	r1, r7
 800ed98:	f7f1 fea0 	bl	8000adc <__aeabi_dcmplt>
 800ed9c:	b150      	cbz	r0, 800edb4 <_dtoa_r+0x184>
 800ed9e:	9800      	ldr	r0, [sp, #0]
 800eda0:	f7f1 fbc0 	bl	8000524 <__aeabi_i2d>
 800eda4:	4632      	mov	r2, r6
 800eda6:	463b      	mov	r3, r7
 800eda8:	f7f1 fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800edac:	b910      	cbnz	r0, 800edb4 <_dtoa_r+0x184>
 800edae:	9b00      	ldr	r3, [sp, #0]
 800edb0:	3b01      	subs	r3, #1
 800edb2:	9300      	str	r3, [sp, #0]
 800edb4:	9b00      	ldr	r3, [sp, #0]
 800edb6:	2b16      	cmp	r3, #22
 800edb8:	d85a      	bhi.n	800ee70 <_dtoa_r+0x240>
 800edba:	9a00      	ldr	r2, [sp, #0]
 800edbc:	4b57      	ldr	r3, [pc, #348]	; (800ef1c <_dtoa_r+0x2ec>)
 800edbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edc6:	ec51 0b19 	vmov	r0, r1, d9
 800edca:	f7f1 fe87 	bl	8000adc <__aeabi_dcmplt>
 800edce:	2800      	cmp	r0, #0
 800edd0:	d050      	beq.n	800ee74 <_dtoa_r+0x244>
 800edd2:	9b00      	ldr	r3, [sp, #0]
 800edd4:	3b01      	subs	r3, #1
 800edd6:	9300      	str	r3, [sp, #0]
 800edd8:	2300      	movs	r3, #0
 800edda:	930b      	str	r3, [sp, #44]	; 0x2c
 800eddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800edde:	1b5d      	subs	r5, r3, r5
 800ede0:	1e6b      	subs	r3, r5, #1
 800ede2:	9305      	str	r3, [sp, #20]
 800ede4:	bf45      	ittet	mi
 800ede6:	f1c5 0301 	rsbmi	r3, r5, #1
 800edea:	9304      	strmi	r3, [sp, #16]
 800edec:	2300      	movpl	r3, #0
 800edee:	2300      	movmi	r3, #0
 800edf0:	bf4c      	ite	mi
 800edf2:	9305      	strmi	r3, [sp, #20]
 800edf4:	9304      	strpl	r3, [sp, #16]
 800edf6:	9b00      	ldr	r3, [sp, #0]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	db3d      	blt.n	800ee78 <_dtoa_r+0x248>
 800edfc:	9b05      	ldr	r3, [sp, #20]
 800edfe:	9a00      	ldr	r2, [sp, #0]
 800ee00:	920a      	str	r2, [sp, #40]	; 0x28
 800ee02:	4413      	add	r3, r2
 800ee04:	9305      	str	r3, [sp, #20]
 800ee06:	2300      	movs	r3, #0
 800ee08:	9307      	str	r3, [sp, #28]
 800ee0a:	9b06      	ldr	r3, [sp, #24]
 800ee0c:	2b09      	cmp	r3, #9
 800ee0e:	f200 8089 	bhi.w	800ef24 <_dtoa_r+0x2f4>
 800ee12:	2b05      	cmp	r3, #5
 800ee14:	bfc4      	itt	gt
 800ee16:	3b04      	subgt	r3, #4
 800ee18:	9306      	strgt	r3, [sp, #24]
 800ee1a:	9b06      	ldr	r3, [sp, #24]
 800ee1c:	f1a3 0302 	sub.w	r3, r3, #2
 800ee20:	bfcc      	ite	gt
 800ee22:	2500      	movgt	r5, #0
 800ee24:	2501      	movle	r5, #1
 800ee26:	2b03      	cmp	r3, #3
 800ee28:	f200 8087 	bhi.w	800ef3a <_dtoa_r+0x30a>
 800ee2c:	e8df f003 	tbb	[pc, r3]
 800ee30:	59383a2d 	.word	0x59383a2d
 800ee34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ee38:	441d      	add	r5, r3
 800ee3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ee3e:	2b20      	cmp	r3, #32
 800ee40:	bfc1      	itttt	gt
 800ee42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ee46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ee4a:	fa0b f303 	lslgt.w	r3, fp, r3
 800ee4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ee52:	bfda      	itte	le
 800ee54:	f1c3 0320 	rsble	r3, r3, #32
 800ee58:	fa06 f003 	lslle.w	r0, r6, r3
 800ee5c:	4318      	orrgt	r0, r3
 800ee5e:	f7f1 fb51 	bl	8000504 <__aeabi_ui2d>
 800ee62:	2301      	movs	r3, #1
 800ee64:	4606      	mov	r6, r0
 800ee66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ee6a:	3d01      	subs	r5, #1
 800ee6c:	930e      	str	r3, [sp, #56]	; 0x38
 800ee6e:	e76a      	b.n	800ed46 <_dtoa_r+0x116>
 800ee70:	2301      	movs	r3, #1
 800ee72:	e7b2      	b.n	800edda <_dtoa_r+0x1aa>
 800ee74:	900b      	str	r0, [sp, #44]	; 0x2c
 800ee76:	e7b1      	b.n	800eddc <_dtoa_r+0x1ac>
 800ee78:	9b04      	ldr	r3, [sp, #16]
 800ee7a:	9a00      	ldr	r2, [sp, #0]
 800ee7c:	1a9b      	subs	r3, r3, r2
 800ee7e:	9304      	str	r3, [sp, #16]
 800ee80:	4253      	negs	r3, r2
 800ee82:	9307      	str	r3, [sp, #28]
 800ee84:	2300      	movs	r3, #0
 800ee86:	930a      	str	r3, [sp, #40]	; 0x28
 800ee88:	e7bf      	b.n	800ee0a <_dtoa_r+0x1da>
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	9308      	str	r3, [sp, #32]
 800ee8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	dc55      	bgt.n	800ef40 <_dtoa_r+0x310>
 800ee94:	2301      	movs	r3, #1
 800ee96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ee9a:	461a      	mov	r2, r3
 800ee9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ee9e:	e00c      	b.n	800eeba <_dtoa_r+0x28a>
 800eea0:	2301      	movs	r3, #1
 800eea2:	e7f3      	b.n	800ee8c <_dtoa_r+0x25c>
 800eea4:	2300      	movs	r3, #0
 800eea6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eea8:	9308      	str	r3, [sp, #32]
 800eeaa:	9b00      	ldr	r3, [sp, #0]
 800eeac:	4413      	add	r3, r2
 800eeae:	9302      	str	r3, [sp, #8]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	2b01      	cmp	r3, #1
 800eeb4:	9303      	str	r3, [sp, #12]
 800eeb6:	bfb8      	it	lt
 800eeb8:	2301      	movlt	r3, #1
 800eeba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800eebc:	2200      	movs	r2, #0
 800eebe:	6042      	str	r2, [r0, #4]
 800eec0:	2204      	movs	r2, #4
 800eec2:	f102 0614 	add.w	r6, r2, #20
 800eec6:	429e      	cmp	r6, r3
 800eec8:	6841      	ldr	r1, [r0, #4]
 800eeca:	d93d      	bls.n	800ef48 <_dtoa_r+0x318>
 800eecc:	4620      	mov	r0, r4
 800eece:	f000 fed7 	bl	800fc80 <_Balloc>
 800eed2:	9001      	str	r0, [sp, #4]
 800eed4:	2800      	cmp	r0, #0
 800eed6:	d13b      	bne.n	800ef50 <_dtoa_r+0x320>
 800eed8:	4b11      	ldr	r3, [pc, #68]	; (800ef20 <_dtoa_r+0x2f0>)
 800eeda:	4602      	mov	r2, r0
 800eedc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800eee0:	e6c0      	b.n	800ec64 <_dtoa_r+0x34>
 800eee2:	2301      	movs	r3, #1
 800eee4:	e7df      	b.n	800eea6 <_dtoa_r+0x276>
 800eee6:	bf00      	nop
 800eee8:	636f4361 	.word	0x636f4361
 800eeec:	3fd287a7 	.word	0x3fd287a7
 800eef0:	8b60c8b3 	.word	0x8b60c8b3
 800eef4:	3fc68a28 	.word	0x3fc68a28
 800eef8:	509f79fb 	.word	0x509f79fb
 800eefc:	3fd34413 	.word	0x3fd34413
 800ef00:	08010fc9 	.word	0x08010fc9
 800ef04:	08010fe0 	.word	0x08010fe0
 800ef08:	7ff00000 	.word	0x7ff00000
 800ef0c:	08010fc5 	.word	0x08010fc5
 800ef10:	08010fbc 	.word	0x08010fbc
 800ef14:	08010f99 	.word	0x08010f99
 800ef18:	3ff80000 	.word	0x3ff80000
 800ef1c:	08011130 	.word	0x08011130
 800ef20:	0801103b 	.word	0x0801103b
 800ef24:	2501      	movs	r5, #1
 800ef26:	2300      	movs	r3, #0
 800ef28:	9306      	str	r3, [sp, #24]
 800ef2a:	9508      	str	r5, [sp, #32]
 800ef2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ef34:	2200      	movs	r2, #0
 800ef36:	2312      	movs	r3, #18
 800ef38:	e7b0      	b.n	800ee9c <_dtoa_r+0x26c>
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	9308      	str	r3, [sp, #32]
 800ef3e:	e7f5      	b.n	800ef2c <_dtoa_r+0x2fc>
 800ef40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ef46:	e7b8      	b.n	800eeba <_dtoa_r+0x28a>
 800ef48:	3101      	adds	r1, #1
 800ef4a:	6041      	str	r1, [r0, #4]
 800ef4c:	0052      	lsls	r2, r2, #1
 800ef4e:	e7b8      	b.n	800eec2 <_dtoa_r+0x292>
 800ef50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef52:	9a01      	ldr	r2, [sp, #4]
 800ef54:	601a      	str	r2, [r3, #0]
 800ef56:	9b03      	ldr	r3, [sp, #12]
 800ef58:	2b0e      	cmp	r3, #14
 800ef5a:	f200 809d 	bhi.w	800f098 <_dtoa_r+0x468>
 800ef5e:	2d00      	cmp	r5, #0
 800ef60:	f000 809a 	beq.w	800f098 <_dtoa_r+0x468>
 800ef64:	9b00      	ldr	r3, [sp, #0]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	dd32      	ble.n	800efd0 <_dtoa_r+0x3a0>
 800ef6a:	4ab7      	ldr	r2, [pc, #732]	; (800f248 <_dtoa_r+0x618>)
 800ef6c:	f003 030f 	and.w	r3, r3, #15
 800ef70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ef74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ef78:	9b00      	ldr	r3, [sp, #0]
 800ef7a:	05d8      	lsls	r0, r3, #23
 800ef7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ef80:	d516      	bpl.n	800efb0 <_dtoa_r+0x380>
 800ef82:	4bb2      	ldr	r3, [pc, #712]	; (800f24c <_dtoa_r+0x61c>)
 800ef84:	ec51 0b19 	vmov	r0, r1, d9
 800ef88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ef8c:	f7f1 fc5e 	bl	800084c <__aeabi_ddiv>
 800ef90:	f007 070f 	and.w	r7, r7, #15
 800ef94:	4682      	mov	sl, r0
 800ef96:	468b      	mov	fp, r1
 800ef98:	2503      	movs	r5, #3
 800ef9a:	4eac      	ldr	r6, [pc, #688]	; (800f24c <_dtoa_r+0x61c>)
 800ef9c:	b957      	cbnz	r7, 800efb4 <_dtoa_r+0x384>
 800ef9e:	4642      	mov	r2, r8
 800efa0:	464b      	mov	r3, r9
 800efa2:	4650      	mov	r0, sl
 800efa4:	4659      	mov	r1, fp
 800efa6:	f7f1 fc51 	bl	800084c <__aeabi_ddiv>
 800efaa:	4682      	mov	sl, r0
 800efac:	468b      	mov	fp, r1
 800efae:	e028      	b.n	800f002 <_dtoa_r+0x3d2>
 800efb0:	2502      	movs	r5, #2
 800efb2:	e7f2      	b.n	800ef9a <_dtoa_r+0x36a>
 800efb4:	07f9      	lsls	r1, r7, #31
 800efb6:	d508      	bpl.n	800efca <_dtoa_r+0x39a>
 800efb8:	4640      	mov	r0, r8
 800efba:	4649      	mov	r1, r9
 800efbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800efc0:	f7f1 fb1a 	bl	80005f8 <__aeabi_dmul>
 800efc4:	3501      	adds	r5, #1
 800efc6:	4680      	mov	r8, r0
 800efc8:	4689      	mov	r9, r1
 800efca:	107f      	asrs	r7, r7, #1
 800efcc:	3608      	adds	r6, #8
 800efce:	e7e5      	b.n	800ef9c <_dtoa_r+0x36c>
 800efd0:	f000 809b 	beq.w	800f10a <_dtoa_r+0x4da>
 800efd4:	9b00      	ldr	r3, [sp, #0]
 800efd6:	4f9d      	ldr	r7, [pc, #628]	; (800f24c <_dtoa_r+0x61c>)
 800efd8:	425e      	negs	r6, r3
 800efda:	4b9b      	ldr	r3, [pc, #620]	; (800f248 <_dtoa_r+0x618>)
 800efdc:	f006 020f 	and.w	r2, r6, #15
 800efe0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800efe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe8:	ec51 0b19 	vmov	r0, r1, d9
 800efec:	f7f1 fb04 	bl	80005f8 <__aeabi_dmul>
 800eff0:	1136      	asrs	r6, r6, #4
 800eff2:	4682      	mov	sl, r0
 800eff4:	468b      	mov	fp, r1
 800eff6:	2300      	movs	r3, #0
 800eff8:	2502      	movs	r5, #2
 800effa:	2e00      	cmp	r6, #0
 800effc:	d17a      	bne.n	800f0f4 <_dtoa_r+0x4c4>
 800effe:	2b00      	cmp	r3, #0
 800f000:	d1d3      	bne.n	800efaa <_dtoa_r+0x37a>
 800f002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f004:	2b00      	cmp	r3, #0
 800f006:	f000 8082 	beq.w	800f10e <_dtoa_r+0x4de>
 800f00a:	4b91      	ldr	r3, [pc, #580]	; (800f250 <_dtoa_r+0x620>)
 800f00c:	2200      	movs	r2, #0
 800f00e:	4650      	mov	r0, sl
 800f010:	4659      	mov	r1, fp
 800f012:	f7f1 fd63 	bl	8000adc <__aeabi_dcmplt>
 800f016:	2800      	cmp	r0, #0
 800f018:	d079      	beq.n	800f10e <_dtoa_r+0x4de>
 800f01a:	9b03      	ldr	r3, [sp, #12]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d076      	beq.n	800f10e <_dtoa_r+0x4de>
 800f020:	9b02      	ldr	r3, [sp, #8]
 800f022:	2b00      	cmp	r3, #0
 800f024:	dd36      	ble.n	800f094 <_dtoa_r+0x464>
 800f026:	9b00      	ldr	r3, [sp, #0]
 800f028:	4650      	mov	r0, sl
 800f02a:	4659      	mov	r1, fp
 800f02c:	1e5f      	subs	r7, r3, #1
 800f02e:	2200      	movs	r2, #0
 800f030:	4b88      	ldr	r3, [pc, #544]	; (800f254 <_dtoa_r+0x624>)
 800f032:	f7f1 fae1 	bl	80005f8 <__aeabi_dmul>
 800f036:	9e02      	ldr	r6, [sp, #8]
 800f038:	4682      	mov	sl, r0
 800f03a:	468b      	mov	fp, r1
 800f03c:	3501      	adds	r5, #1
 800f03e:	4628      	mov	r0, r5
 800f040:	f7f1 fa70 	bl	8000524 <__aeabi_i2d>
 800f044:	4652      	mov	r2, sl
 800f046:	465b      	mov	r3, fp
 800f048:	f7f1 fad6 	bl	80005f8 <__aeabi_dmul>
 800f04c:	4b82      	ldr	r3, [pc, #520]	; (800f258 <_dtoa_r+0x628>)
 800f04e:	2200      	movs	r2, #0
 800f050:	f7f1 f91c 	bl	800028c <__adddf3>
 800f054:	46d0      	mov	r8, sl
 800f056:	46d9      	mov	r9, fp
 800f058:	4682      	mov	sl, r0
 800f05a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f05e:	2e00      	cmp	r6, #0
 800f060:	d158      	bne.n	800f114 <_dtoa_r+0x4e4>
 800f062:	4b7e      	ldr	r3, [pc, #504]	; (800f25c <_dtoa_r+0x62c>)
 800f064:	2200      	movs	r2, #0
 800f066:	4640      	mov	r0, r8
 800f068:	4649      	mov	r1, r9
 800f06a:	f7f1 f90d 	bl	8000288 <__aeabi_dsub>
 800f06e:	4652      	mov	r2, sl
 800f070:	465b      	mov	r3, fp
 800f072:	4680      	mov	r8, r0
 800f074:	4689      	mov	r9, r1
 800f076:	f7f1 fd4f 	bl	8000b18 <__aeabi_dcmpgt>
 800f07a:	2800      	cmp	r0, #0
 800f07c:	f040 8295 	bne.w	800f5aa <_dtoa_r+0x97a>
 800f080:	4652      	mov	r2, sl
 800f082:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f086:	4640      	mov	r0, r8
 800f088:	4649      	mov	r1, r9
 800f08a:	f7f1 fd27 	bl	8000adc <__aeabi_dcmplt>
 800f08e:	2800      	cmp	r0, #0
 800f090:	f040 8289 	bne.w	800f5a6 <_dtoa_r+0x976>
 800f094:	ec5b ab19 	vmov	sl, fp, d9
 800f098:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	f2c0 8148 	blt.w	800f330 <_dtoa_r+0x700>
 800f0a0:	9a00      	ldr	r2, [sp, #0]
 800f0a2:	2a0e      	cmp	r2, #14
 800f0a4:	f300 8144 	bgt.w	800f330 <_dtoa_r+0x700>
 800f0a8:	4b67      	ldr	r3, [pc, #412]	; (800f248 <_dtoa_r+0x618>)
 800f0aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f0ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f0b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	f280 80d5 	bge.w	800f264 <_dtoa_r+0x634>
 800f0ba:	9b03      	ldr	r3, [sp, #12]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	f300 80d1 	bgt.w	800f264 <_dtoa_r+0x634>
 800f0c2:	f040 826f 	bne.w	800f5a4 <_dtoa_r+0x974>
 800f0c6:	4b65      	ldr	r3, [pc, #404]	; (800f25c <_dtoa_r+0x62c>)
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	4640      	mov	r0, r8
 800f0cc:	4649      	mov	r1, r9
 800f0ce:	f7f1 fa93 	bl	80005f8 <__aeabi_dmul>
 800f0d2:	4652      	mov	r2, sl
 800f0d4:	465b      	mov	r3, fp
 800f0d6:	f7f1 fd15 	bl	8000b04 <__aeabi_dcmpge>
 800f0da:	9e03      	ldr	r6, [sp, #12]
 800f0dc:	4637      	mov	r7, r6
 800f0de:	2800      	cmp	r0, #0
 800f0e0:	f040 8245 	bne.w	800f56e <_dtoa_r+0x93e>
 800f0e4:	9d01      	ldr	r5, [sp, #4]
 800f0e6:	2331      	movs	r3, #49	; 0x31
 800f0e8:	f805 3b01 	strb.w	r3, [r5], #1
 800f0ec:	9b00      	ldr	r3, [sp, #0]
 800f0ee:	3301      	adds	r3, #1
 800f0f0:	9300      	str	r3, [sp, #0]
 800f0f2:	e240      	b.n	800f576 <_dtoa_r+0x946>
 800f0f4:	07f2      	lsls	r2, r6, #31
 800f0f6:	d505      	bpl.n	800f104 <_dtoa_r+0x4d4>
 800f0f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f0fc:	f7f1 fa7c 	bl	80005f8 <__aeabi_dmul>
 800f100:	3501      	adds	r5, #1
 800f102:	2301      	movs	r3, #1
 800f104:	1076      	asrs	r6, r6, #1
 800f106:	3708      	adds	r7, #8
 800f108:	e777      	b.n	800effa <_dtoa_r+0x3ca>
 800f10a:	2502      	movs	r5, #2
 800f10c:	e779      	b.n	800f002 <_dtoa_r+0x3d2>
 800f10e:	9f00      	ldr	r7, [sp, #0]
 800f110:	9e03      	ldr	r6, [sp, #12]
 800f112:	e794      	b.n	800f03e <_dtoa_r+0x40e>
 800f114:	9901      	ldr	r1, [sp, #4]
 800f116:	4b4c      	ldr	r3, [pc, #304]	; (800f248 <_dtoa_r+0x618>)
 800f118:	4431      	add	r1, r6
 800f11a:	910d      	str	r1, [sp, #52]	; 0x34
 800f11c:	9908      	ldr	r1, [sp, #32]
 800f11e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f122:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f126:	2900      	cmp	r1, #0
 800f128:	d043      	beq.n	800f1b2 <_dtoa_r+0x582>
 800f12a:	494d      	ldr	r1, [pc, #308]	; (800f260 <_dtoa_r+0x630>)
 800f12c:	2000      	movs	r0, #0
 800f12e:	f7f1 fb8d 	bl	800084c <__aeabi_ddiv>
 800f132:	4652      	mov	r2, sl
 800f134:	465b      	mov	r3, fp
 800f136:	f7f1 f8a7 	bl	8000288 <__aeabi_dsub>
 800f13a:	9d01      	ldr	r5, [sp, #4]
 800f13c:	4682      	mov	sl, r0
 800f13e:	468b      	mov	fp, r1
 800f140:	4649      	mov	r1, r9
 800f142:	4640      	mov	r0, r8
 800f144:	f7f1 fd08 	bl	8000b58 <__aeabi_d2iz>
 800f148:	4606      	mov	r6, r0
 800f14a:	f7f1 f9eb 	bl	8000524 <__aeabi_i2d>
 800f14e:	4602      	mov	r2, r0
 800f150:	460b      	mov	r3, r1
 800f152:	4640      	mov	r0, r8
 800f154:	4649      	mov	r1, r9
 800f156:	f7f1 f897 	bl	8000288 <__aeabi_dsub>
 800f15a:	3630      	adds	r6, #48	; 0x30
 800f15c:	f805 6b01 	strb.w	r6, [r5], #1
 800f160:	4652      	mov	r2, sl
 800f162:	465b      	mov	r3, fp
 800f164:	4680      	mov	r8, r0
 800f166:	4689      	mov	r9, r1
 800f168:	f7f1 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800f16c:	2800      	cmp	r0, #0
 800f16e:	d163      	bne.n	800f238 <_dtoa_r+0x608>
 800f170:	4642      	mov	r2, r8
 800f172:	464b      	mov	r3, r9
 800f174:	4936      	ldr	r1, [pc, #216]	; (800f250 <_dtoa_r+0x620>)
 800f176:	2000      	movs	r0, #0
 800f178:	f7f1 f886 	bl	8000288 <__aeabi_dsub>
 800f17c:	4652      	mov	r2, sl
 800f17e:	465b      	mov	r3, fp
 800f180:	f7f1 fcac 	bl	8000adc <__aeabi_dcmplt>
 800f184:	2800      	cmp	r0, #0
 800f186:	f040 80b5 	bne.w	800f2f4 <_dtoa_r+0x6c4>
 800f18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f18c:	429d      	cmp	r5, r3
 800f18e:	d081      	beq.n	800f094 <_dtoa_r+0x464>
 800f190:	4b30      	ldr	r3, [pc, #192]	; (800f254 <_dtoa_r+0x624>)
 800f192:	2200      	movs	r2, #0
 800f194:	4650      	mov	r0, sl
 800f196:	4659      	mov	r1, fp
 800f198:	f7f1 fa2e 	bl	80005f8 <__aeabi_dmul>
 800f19c:	4b2d      	ldr	r3, [pc, #180]	; (800f254 <_dtoa_r+0x624>)
 800f19e:	4682      	mov	sl, r0
 800f1a0:	468b      	mov	fp, r1
 800f1a2:	4640      	mov	r0, r8
 800f1a4:	4649      	mov	r1, r9
 800f1a6:	2200      	movs	r2, #0
 800f1a8:	f7f1 fa26 	bl	80005f8 <__aeabi_dmul>
 800f1ac:	4680      	mov	r8, r0
 800f1ae:	4689      	mov	r9, r1
 800f1b0:	e7c6      	b.n	800f140 <_dtoa_r+0x510>
 800f1b2:	4650      	mov	r0, sl
 800f1b4:	4659      	mov	r1, fp
 800f1b6:	f7f1 fa1f 	bl	80005f8 <__aeabi_dmul>
 800f1ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1bc:	9d01      	ldr	r5, [sp, #4]
 800f1be:	930f      	str	r3, [sp, #60]	; 0x3c
 800f1c0:	4682      	mov	sl, r0
 800f1c2:	468b      	mov	fp, r1
 800f1c4:	4649      	mov	r1, r9
 800f1c6:	4640      	mov	r0, r8
 800f1c8:	f7f1 fcc6 	bl	8000b58 <__aeabi_d2iz>
 800f1cc:	4606      	mov	r6, r0
 800f1ce:	f7f1 f9a9 	bl	8000524 <__aeabi_i2d>
 800f1d2:	3630      	adds	r6, #48	; 0x30
 800f1d4:	4602      	mov	r2, r0
 800f1d6:	460b      	mov	r3, r1
 800f1d8:	4640      	mov	r0, r8
 800f1da:	4649      	mov	r1, r9
 800f1dc:	f7f1 f854 	bl	8000288 <__aeabi_dsub>
 800f1e0:	f805 6b01 	strb.w	r6, [r5], #1
 800f1e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1e6:	429d      	cmp	r5, r3
 800f1e8:	4680      	mov	r8, r0
 800f1ea:	4689      	mov	r9, r1
 800f1ec:	f04f 0200 	mov.w	r2, #0
 800f1f0:	d124      	bne.n	800f23c <_dtoa_r+0x60c>
 800f1f2:	4b1b      	ldr	r3, [pc, #108]	; (800f260 <_dtoa_r+0x630>)
 800f1f4:	4650      	mov	r0, sl
 800f1f6:	4659      	mov	r1, fp
 800f1f8:	f7f1 f848 	bl	800028c <__adddf3>
 800f1fc:	4602      	mov	r2, r0
 800f1fe:	460b      	mov	r3, r1
 800f200:	4640      	mov	r0, r8
 800f202:	4649      	mov	r1, r9
 800f204:	f7f1 fc88 	bl	8000b18 <__aeabi_dcmpgt>
 800f208:	2800      	cmp	r0, #0
 800f20a:	d173      	bne.n	800f2f4 <_dtoa_r+0x6c4>
 800f20c:	4652      	mov	r2, sl
 800f20e:	465b      	mov	r3, fp
 800f210:	4913      	ldr	r1, [pc, #76]	; (800f260 <_dtoa_r+0x630>)
 800f212:	2000      	movs	r0, #0
 800f214:	f7f1 f838 	bl	8000288 <__aeabi_dsub>
 800f218:	4602      	mov	r2, r0
 800f21a:	460b      	mov	r3, r1
 800f21c:	4640      	mov	r0, r8
 800f21e:	4649      	mov	r1, r9
 800f220:	f7f1 fc5c 	bl	8000adc <__aeabi_dcmplt>
 800f224:	2800      	cmp	r0, #0
 800f226:	f43f af35 	beq.w	800f094 <_dtoa_r+0x464>
 800f22a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f22c:	1e6b      	subs	r3, r5, #1
 800f22e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f230:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f234:	2b30      	cmp	r3, #48	; 0x30
 800f236:	d0f8      	beq.n	800f22a <_dtoa_r+0x5fa>
 800f238:	9700      	str	r7, [sp, #0]
 800f23a:	e049      	b.n	800f2d0 <_dtoa_r+0x6a0>
 800f23c:	4b05      	ldr	r3, [pc, #20]	; (800f254 <_dtoa_r+0x624>)
 800f23e:	f7f1 f9db 	bl	80005f8 <__aeabi_dmul>
 800f242:	4680      	mov	r8, r0
 800f244:	4689      	mov	r9, r1
 800f246:	e7bd      	b.n	800f1c4 <_dtoa_r+0x594>
 800f248:	08011130 	.word	0x08011130
 800f24c:	08011108 	.word	0x08011108
 800f250:	3ff00000 	.word	0x3ff00000
 800f254:	40240000 	.word	0x40240000
 800f258:	401c0000 	.word	0x401c0000
 800f25c:	40140000 	.word	0x40140000
 800f260:	3fe00000 	.word	0x3fe00000
 800f264:	9d01      	ldr	r5, [sp, #4]
 800f266:	4656      	mov	r6, sl
 800f268:	465f      	mov	r7, fp
 800f26a:	4642      	mov	r2, r8
 800f26c:	464b      	mov	r3, r9
 800f26e:	4630      	mov	r0, r6
 800f270:	4639      	mov	r1, r7
 800f272:	f7f1 faeb 	bl	800084c <__aeabi_ddiv>
 800f276:	f7f1 fc6f 	bl	8000b58 <__aeabi_d2iz>
 800f27a:	4682      	mov	sl, r0
 800f27c:	f7f1 f952 	bl	8000524 <__aeabi_i2d>
 800f280:	4642      	mov	r2, r8
 800f282:	464b      	mov	r3, r9
 800f284:	f7f1 f9b8 	bl	80005f8 <__aeabi_dmul>
 800f288:	4602      	mov	r2, r0
 800f28a:	460b      	mov	r3, r1
 800f28c:	4630      	mov	r0, r6
 800f28e:	4639      	mov	r1, r7
 800f290:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f294:	f7f0 fff8 	bl	8000288 <__aeabi_dsub>
 800f298:	f805 6b01 	strb.w	r6, [r5], #1
 800f29c:	9e01      	ldr	r6, [sp, #4]
 800f29e:	9f03      	ldr	r7, [sp, #12]
 800f2a0:	1bae      	subs	r6, r5, r6
 800f2a2:	42b7      	cmp	r7, r6
 800f2a4:	4602      	mov	r2, r0
 800f2a6:	460b      	mov	r3, r1
 800f2a8:	d135      	bne.n	800f316 <_dtoa_r+0x6e6>
 800f2aa:	f7f0 ffef 	bl	800028c <__adddf3>
 800f2ae:	4642      	mov	r2, r8
 800f2b0:	464b      	mov	r3, r9
 800f2b2:	4606      	mov	r6, r0
 800f2b4:	460f      	mov	r7, r1
 800f2b6:	f7f1 fc2f 	bl	8000b18 <__aeabi_dcmpgt>
 800f2ba:	b9d0      	cbnz	r0, 800f2f2 <_dtoa_r+0x6c2>
 800f2bc:	4642      	mov	r2, r8
 800f2be:	464b      	mov	r3, r9
 800f2c0:	4630      	mov	r0, r6
 800f2c2:	4639      	mov	r1, r7
 800f2c4:	f7f1 fc00 	bl	8000ac8 <__aeabi_dcmpeq>
 800f2c8:	b110      	cbz	r0, 800f2d0 <_dtoa_r+0x6a0>
 800f2ca:	f01a 0f01 	tst.w	sl, #1
 800f2ce:	d110      	bne.n	800f2f2 <_dtoa_r+0x6c2>
 800f2d0:	4620      	mov	r0, r4
 800f2d2:	ee18 1a10 	vmov	r1, s16
 800f2d6:	f000 fd13 	bl	800fd00 <_Bfree>
 800f2da:	2300      	movs	r3, #0
 800f2dc:	9800      	ldr	r0, [sp, #0]
 800f2de:	702b      	strb	r3, [r5, #0]
 800f2e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f2e2:	3001      	adds	r0, #1
 800f2e4:	6018      	str	r0, [r3, #0]
 800f2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	f43f acf1 	beq.w	800ecd0 <_dtoa_r+0xa0>
 800f2ee:	601d      	str	r5, [r3, #0]
 800f2f0:	e4ee      	b.n	800ecd0 <_dtoa_r+0xa0>
 800f2f2:	9f00      	ldr	r7, [sp, #0]
 800f2f4:	462b      	mov	r3, r5
 800f2f6:	461d      	mov	r5, r3
 800f2f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f2fc:	2a39      	cmp	r2, #57	; 0x39
 800f2fe:	d106      	bne.n	800f30e <_dtoa_r+0x6de>
 800f300:	9a01      	ldr	r2, [sp, #4]
 800f302:	429a      	cmp	r2, r3
 800f304:	d1f7      	bne.n	800f2f6 <_dtoa_r+0x6c6>
 800f306:	9901      	ldr	r1, [sp, #4]
 800f308:	2230      	movs	r2, #48	; 0x30
 800f30a:	3701      	adds	r7, #1
 800f30c:	700a      	strb	r2, [r1, #0]
 800f30e:	781a      	ldrb	r2, [r3, #0]
 800f310:	3201      	adds	r2, #1
 800f312:	701a      	strb	r2, [r3, #0]
 800f314:	e790      	b.n	800f238 <_dtoa_r+0x608>
 800f316:	4ba6      	ldr	r3, [pc, #664]	; (800f5b0 <_dtoa_r+0x980>)
 800f318:	2200      	movs	r2, #0
 800f31a:	f7f1 f96d 	bl	80005f8 <__aeabi_dmul>
 800f31e:	2200      	movs	r2, #0
 800f320:	2300      	movs	r3, #0
 800f322:	4606      	mov	r6, r0
 800f324:	460f      	mov	r7, r1
 800f326:	f7f1 fbcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800f32a:	2800      	cmp	r0, #0
 800f32c:	d09d      	beq.n	800f26a <_dtoa_r+0x63a>
 800f32e:	e7cf      	b.n	800f2d0 <_dtoa_r+0x6a0>
 800f330:	9a08      	ldr	r2, [sp, #32]
 800f332:	2a00      	cmp	r2, #0
 800f334:	f000 80d7 	beq.w	800f4e6 <_dtoa_r+0x8b6>
 800f338:	9a06      	ldr	r2, [sp, #24]
 800f33a:	2a01      	cmp	r2, #1
 800f33c:	f300 80ba 	bgt.w	800f4b4 <_dtoa_r+0x884>
 800f340:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f342:	2a00      	cmp	r2, #0
 800f344:	f000 80b2 	beq.w	800f4ac <_dtoa_r+0x87c>
 800f348:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f34c:	9e07      	ldr	r6, [sp, #28]
 800f34e:	9d04      	ldr	r5, [sp, #16]
 800f350:	9a04      	ldr	r2, [sp, #16]
 800f352:	441a      	add	r2, r3
 800f354:	9204      	str	r2, [sp, #16]
 800f356:	9a05      	ldr	r2, [sp, #20]
 800f358:	2101      	movs	r1, #1
 800f35a:	441a      	add	r2, r3
 800f35c:	4620      	mov	r0, r4
 800f35e:	9205      	str	r2, [sp, #20]
 800f360:	f000 fd86 	bl	800fe70 <__i2b>
 800f364:	4607      	mov	r7, r0
 800f366:	2d00      	cmp	r5, #0
 800f368:	dd0c      	ble.n	800f384 <_dtoa_r+0x754>
 800f36a:	9b05      	ldr	r3, [sp, #20]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	dd09      	ble.n	800f384 <_dtoa_r+0x754>
 800f370:	42ab      	cmp	r3, r5
 800f372:	9a04      	ldr	r2, [sp, #16]
 800f374:	bfa8      	it	ge
 800f376:	462b      	movge	r3, r5
 800f378:	1ad2      	subs	r2, r2, r3
 800f37a:	9204      	str	r2, [sp, #16]
 800f37c:	9a05      	ldr	r2, [sp, #20]
 800f37e:	1aed      	subs	r5, r5, r3
 800f380:	1ad3      	subs	r3, r2, r3
 800f382:	9305      	str	r3, [sp, #20]
 800f384:	9b07      	ldr	r3, [sp, #28]
 800f386:	b31b      	cbz	r3, 800f3d0 <_dtoa_r+0x7a0>
 800f388:	9b08      	ldr	r3, [sp, #32]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	f000 80af 	beq.w	800f4ee <_dtoa_r+0x8be>
 800f390:	2e00      	cmp	r6, #0
 800f392:	dd13      	ble.n	800f3bc <_dtoa_r+0x78c>
 800f394:	4639      	mov	r1, r7
 800f396:	4632      	mov	r2, r6
 800f398:	4620      	mov	r0, r4
 800f39a:	f000 fe29 	bl	800fff0 <__pow5mult>
 800f39e:	ee18 2a10 	vmov	r2, s16
 800f3a2:	4601      	mov	r1, r0
 800f3a4:	4607      	mov	r7, r0
 800f3a6:	4620      	mov	r0, r4
 800f3a8:	f000 fd78 	bl	800fe9c <__multiply>
 800f3ac:	ee18 1a10 	vmov	r1, s16
 800f3b0:	4680      	mov	r8, r0
 800f3b2:	4620      	mov	r0, r4
 800f3b4:	f000 fca4 	bl	800fd00 <_Bfree>
 800f3b8:	ee08 8a10 	vmov	s16, r8
 800f3bc:	9b07      	ldr	r3, [sp, #28]
 800f3be:	1b9a      	subs	r2, r3, r6
 800f3c0:	d006      	beq.n	800f3d0 <_dtoa_r+0x7a0>
 800f3c2:	ee18 1a10 	vmov	r1, s16
 800f3c6:	4620      	mov	r0, r4
 800f3c8:	f000 fe12 	bl	800fff0 <__pow5mult>
 800f3cc:	ee08 0a10 	vmov	s16, r0
 800f3d0:	2101      	movs	r1, #1
 800f3d2:	4620      	mov	r0, r4
 800f3d4:	f000 fd4c 	bl	800fe70 <__i2b>
 800f3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	4606      	mov	r6, r0
 800f3de:	f340 8088 	ble.w	800f4f2 <_dtoa_r+0x8c2>
 800f3e2:	461a      	mov	r2, r3
 800f3e4:	4601      	mov	r1, r0
 800f3e6:	4620      	mov	r0, r4
 800f3e8:	f000 fe02 	bl	800fff0 <__pow5mult>
 800f3ec:	9b06      	ldr	r3, [sp, #24]
 800f3ee:	2b01      	cmp	r3, #1
 800f3f0:	4606      	mov	r6, r0
 800f3f2:	f340 8081 	ble.w	800f4f8 <_dtoa_r+0x8c8>
 800f3f6:	f04f 0800 	mov.w	r8, #0
 800f3fa:	6933      	ldr	r3, [r6, #16]
 800f3fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f400:	6918      	ldr	r0, [r3, #16]
 800f402:	f000 fce5 	bl	800fdd0 <__hi0bits>
 800f406:	f1c0 0020 	rsb	r0, r0, #32
 800f40a:	9b05      	ldr	r3, [sp, #20]
 800f40c:	4418      	add	r0, r3
 800f40e:	f010 001f 	ands.w	r0, r0, #31
 800f412:	f000 8092 	beq.w	800f53a <_dtoa_r+0x90a>
 800f416:	f1c0 0320 	rsb	r3, r0, #32
 800f41a:	2b04      	cmp	r3, #4
 800f41c:	f340 808a 	ble.w	800f534 <_dtoa_r+0x904>
 800f420:	f1c0 001c 	rsb	r0, r0, #28
 800f424:	9b04      	ldr	r3, [sp, #16]
 800f426:	4403      	add	r3, r0
 800f428:	9304      	str	r3, [sp, #16]
 800f42a:	9b05      	ldr	r3, [sp, #20]
 800f42c:	4403      	add	r3, r0
 800f42e:	4405      	add	r5, r0
 800f430:	9305      	str	r3, [sp, #20]
 800f432:	9b04      	ldr	r3, [sp, #16]
 800f434:	2b00      	cmp	r3, #0
 800f436:	dd07      	ble.n	800f448 <_dtoa_r+0x818>
 800f438:	ee18 1a10 	vmov	r1, s16
 800f43c:	461a      	mov	r2, r3
 800f43e:	4620      	mov	r0, r4
 800f440:	f000 fe30 	bl	80100a4 <__lshift>
 800f444:	ee08 0a10 	vmov	s16, r0
 800f448:	9b05      	ldr	r3, [sp, #20]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	dd05      	ble.n	800f45a <_dtoa_r+0x82a>
 800f44e:	4631      	mov	r1, r6
 800f450:	461a      	mov	r2, r3
 800f452:	4620      	mov	r0, r4
 800f454:	f000 fe26 	bl	80100a4 <__lshift>
 800f458:	4606      	mov	r6, r0
 800f45a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d06e      	beq.n	800f53e <_dtoa_r+0x90e>
 800f460:	ee18 0a10 	vmov	r0, s16
 800f464:	4631      	mov	r1, r6
 800f466:	f000 fe8d 	bl	8010184 <__mcmp>
 800f46a:	2800      	cmp	r0, #0
 800f46c:	da67      	bge.n	800f53e <_dtoa_r+0x90e>
 800f46e:	9b00      	ldr	r3, [sp, #0]
 800f470:	3b01      	subs	r3, #1
 800f472:	ee18 1a10 	vmov	r1, s16
 800f476:	9300      	str	r3, [sp, #0]
 800f478:	220a      	movs	r2, #10
 800f47a:	2300      	movs	r3, #0
 800f47c:	4620      	mov	r0, r4
 800f47e:	f000 fc61 	bl	800fd44 <__multadd>
 800f482:	9b08      	ldr	r3, [sp, #32]
 800f484:	ee08 0a10 	vmov	s16, r0
 800f488:	2b00      	cmp	r3, #0
 800f48a:	f000 81b1 	beq.w	800f7f0 <_dtoa_r+0xbc0>
 800f48e:	2300      	movs	r3, #0
 800f490:	4639      	mov	r1, r7
 800f492:	220a      	movs	r2, #10
 800f494:	4620      	mov	r0, r4
 800f496:	f000 fc55 	bl	800fd44 <__multadd>
 800f49a:	9b02      	ldr	r3, [sp, #8]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	4607      	mov	r7, r0
 800f4a0:	f300 808e 	bgt.w	800f5c0 <_dtoa_r+0x990>
 800f4a4:	9b06      	ldr	r3, [sp, #24]
 800f4a6:	2b02      	cmp	r3, #2
 800f4a8:	dc51      	bgt.n	800f54e <_dtoa_r+0x91e>
 800f4aa:	e089      	b.n	800f5c0 <_dtoa_r+0x990>
 800f4ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f4b2:	e74b      	b.n	800f34c <_dtoa_r+0x71c>
 800f4b4:	9b03      	ldr	r3, [sp, #12]
 800f4b6:	1e5e      	subs	r6, r3, #1
 800f4b8:	9b07      	ldr	r3, [sp, #28]
 800f4ba:	42b3      	cmp	r3, r6
 800f4bc:	bfbf      	itttt	lt
 800f4be:	9b07      	ldrlt	r3, [sp, #28]
 800f4c0:	9607      	strlt	r6, [sp, #28]
 800f4c2:	1af2      	sublt	r2, r6, r3
 800f4c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f4c6:	bfb6      	itet	lt
 800f4c8:	189b      	addlt	r3, r3, r2
 800f4ca:	1b9e      	subge	r6, r3, r6
 800f4cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f4ce:	9b03      	ldr	r3, [sp, #12]
 800f4d0:	bfb8      	it	lt
 800f4d2:	2600      	movlt	r6, #0
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	bfb7      	itett	lt
 800f4d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f4dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f4e0:	1a9d      	sublt	r5, r3, r2
 800f4e2:	2300      	movlt	r3, #0
 800f4e4:	e734      	b.n	800f350 <_dtoa_r+0x720>
 800f4e6:	9e07      	ldr	r6, [sp, #28]
 800f4e8:	9d04      	ldr	r5, [sp, #16]
 800f4ea:	9f08      	ldr	r7, [sp, #32]
 800f4ec:	e73b      	b.n	800f366 <_dtoa_r+0x736>
 800f4ee:	9a07      	ldr	r2, [sp, #28]
 800f4f0:	e767      	b.n	800f3c2 <_dtoa_r+0x792>
 800f4f2:	9b06      	ldr	r3, [sp, #24]
 800f4f4:	2b01      	cmp	r3, #1
 800f4f6:	dc18      	bgt.n	800f52a <_dtoa_r+0x8fa>
 800f4f8:	f1ba 0f00 	cmp.w	sl, #0
 800f4fc:	d115      	bne.n	800f52a <_dtoa_r+0x8fa>
 800f4fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f502:	b993      	cbnz	r3, 800f52a <_dtoa_r+0x8fa>
 800f504:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f508:	0d1b      	lsrs	r3, r3, #20
 800f50a:	051b      	lsls	r3, r3, #20
 800f50c:	b183      	cbz	r3, 800f530 <_dtoa_r+0x900>
 800f50e:	9b04      	ldr	r3, [sp, #16]
 800f510:	3301      	adds	r3, #1
 800f512:	9304      	str	r3, [sp, #16]
 800f514:	9b05      	ldr	r3, [sp, #20]
 800f516:	3301      	adds	r3, #1
 800f518:	9305      	str	r3, [sp, #20]
 800f51a:	f04f 0801 	mov.w	r8, #1
 800f51e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f520:	2b00      	cmp	r3, #0
 800f522:	f47f af6a 	bne.w	800f3fa <_dtoa_r+0x7ca>
 800f526:	2001      	movs	r0, #1
 800f528:	e76f      	b.n	800f40a <_dtoa_r+0x7da>
 800f52a:	f04f 0800 	mov.w	r8, #0
 800f52e:	e7f6      	b.n	800f51e <_dtoa_r+0x8ee>
 800f530:	4698      	mov	r8, r3
 800f532:	e7f4      	b.n	800f51e <_dtoa_r+0x8ee>
 800f534:	f43f af7d 	beq.w	800f432 <_dtoa_r+0x802>
 800f538:	4618      	mov	r0, r3
 800f53a:	301c      	adds	r0, #28
 800f53c:	e772      	b.n	800f424 <_dtoa_r+0x7f4>
 800f53e:	9b03      	ldr	r3, [sp, #12]
 800f540:	2b00      	cmp	r3, #0
 800f542:	dc37      	bgt.n	800f5b4 <_dtoa_r+0x984>
 800f544:	9b06      	ldr	r3, [sp, #24]
 800f546:	2b02      	cmp	r3, #2
 800f548:	dd34      	ble.n	800f5b4 <_dtoa_r+0x984>
 800f54a:	9b03      	ldr	r3, [sp, #12]
 800f54c:	9302      	str	r3, [sp, #8]
 800f54e:	9b02      	ldr	r3, [sp, #8]
 800f550:	b96b      	cbnz	r3, 800f56e <_dtoa_r+0x93e>
 800f552:	4631      	mov	r1, r6
 800f554:	2205      	movs	r2, #5
 800f556:	4620      	mov	r0, r4
 800f558:	f000 fbf4 	bl	800fd44 <__multadd>
 800f55c:	4601      	mov	r1, r0
 800f55e:	4606      	mov	r6, r0
 800f560:	ee18 0a10 	vmov	r0, s16
 800f564:	f000 fe0e 	bl	8010184 <__mcmp>
 800f568:	2800      	cmp	r0, #0
 800f56a:	f73f adbb 	bgt.w	800f0e4 <_dtoa_r+0x4b4>
 800f56e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f570:	9d01      	ldr	r5, [sp, #4]
 800f572:	43db      	mvns	r3, r3
 800f574:	9300      	str	r3, [sp, #0]
 800f576:	f04f 0800 	mov.w	r8, #0
 800f57a:	4631      	mov	r1, r6
 800f57c:	4620      	mov	r0, r4
 800f57e:	f000 fbbf 	bl	800fd00 <_Bfree>
 800f582:	2f00      	cmp	r7, #0
 800f584:	f43f aea4 	beq.w	800f2d0 <_dtoa_r+0x6a0>
 800f588:	f1b8 0f00 	cmp.w	r8, #0
 800f58c:	d005      	beq.n	800f59a <_dtoa_r+0x96a>
 800f58e:	45b8      	cmp	r8, r7
 800f590:	d003      	beq.n	800f59a <_dtoa_r+0x96a>
 800f592:	4641      	mov	r1, r8
 800f594:	4620      	mov	r0, r4
 800f596:	f000 fbb3 	bl	800fd00 <_Bfree>
 800f59a:	4639      	mov	r1, r7
 800f59c:	4620      	mov	r0, r4
 800f59e:	f000 fbaf 	bl	800fd00 <_Bfree>
 800f5a2:	e695      	b.n	800f2d0 <_dtoa_r+0x6a0>
 800f5a4:	2600      	movs	r6, #0
 800f5a6:	4637      	mov	r7, r6
 800f5a8:	e7e1      	b.n	800f56e <_dtoa_r+0x93e>
 800f5aa:	9700      	str	r7, [sp, #0]
 800f5ac:	4637      	mov	r7, r6
 800f5ae:	e599      	b.n	800f0e4 <_dtoa_r+0x4b4>
 800f5b0:	40240000 	.word	0x40240000
 800f5b4:	9b08      	ldr	r3, [sp, #32]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	f000 80ca 	beq.w	800f750 <_dtoa_r+0xb20>
 800f5bc:	9b03      	ldr	r3, [sp, #12]
 800f5be:	9302      	str	r3, [sp, #8]
 800f5c0:	2d00      	cmp	r5, #0
 800f5c2:	dd05      	ble.n	800f5d0 <_dtoa_r+0x9a0>
 800f5c4:	4639      	mov	r1, r7
 800f5c6:	462a      	mov	r2, r5
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	f000 fd6b 	bl	80100a4 <__lshift>
 800f5ce:	4607      	mov	r7, r0
 800f5d0:	f1b8 0f00 	cmp.w	r8, #0
 800f5d4:	d05b      	beq.n	800f68e <_dtoa_r+0xa5e>
 800f5d6:	6879      	ldr	r1, [r7, #4]
 800f5d8:	4620      	mov	r0, r4
 800f5da:	f000 fb51 	bl	800fc80 <_Balloc>
 800f5de:	4605      	mov	r5, r0
 800f5e0:	b928      	cbnz	r0, 800f5ee <_dtoa_r+0x9be>
 800f5e2:	4b87      	ldr	r3, [pc, #540]	; (800f800 <_dtoa_r+0xbd0>)
 800f5e4:	4602      	mov	r2, r0
 800f5e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f5ea:	f7ff bb3b 	b.w	800ec64 <_dtoa_r+0x34>
 800f5ee:	693a      	ldr	r2, [r7, #16]
 800f5f0:	3202      	adds	r2, #2
 800f5f2:	0092      	lsls	r2, r2, #2
 800f5f4:	f107 010c 	add.w	r1, r7, #12
 800f5f8:	300c      	adds	r0, #12
 800f5fa:	f000 fb33 	bl	800fc64 <memcpy>
 800f5fe:	2201      	movs	r2, #1
 800f600:	4629      	mov	r1, r5
 800f602:	4620      	mov	r0, r4
 800f604:	f000 fd4e 	bl	80100a4 <__lshift>
 800f608:	9b01      	ldr	r3, [sp, #4]
 800f60a:	f103 0901 	add.w	r9, r3, #1
 800f60e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f612:	4413      	add	r3, r2
 800f614:	9305      	str	r3, [sp, #20]
 800f616:	f00a 0301 	and.w	r3, sl, #1
 800f61a:	46b8      	mov	r8, r7
 800f61c:	9304      	str	r3, [sp, #16]
 800f61e:	4607      	mov	r7, r0
 800f620:	4631      	mov	r1, r6
 800f622:	ee18 0a10 	vmov	r0, s16
 800f626:	f7ff fa77 	bl	800eb18 <quorem>
 800f62a:	4641      	mov	r1, r8
 800f62c:	9002      	str	r0, [sp, #8]
 800f62e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f632:	ee18 0a10 	vmov	r0, s16
 800f636:	f000 fda5 	bl	8010184 <__mcmp>
 800f63a:	463a      	mov	r2, r7
 800f63c:	9003      	str	r0, [sp, #12]
 800f63e:	4631      	mov	r1, r6
 800f640:	4620      	mov	r0, r4
 800f642:	f000 fdbb 	bl	80101bc <__mdiff>
 800f646:	68c2      	ldr	r2, [r0, #12]
 800f648:	f109 3bff 	add.w	fp, r9, #4294967295
 800f64c:	4605      	mov	r5, r0
 800f64e:	bb02      	cbnz	r2, 800f692 <_dtoa_r+0xa62>
 800f650:	4601      	mov	r1, r0
 800f652:	ee18 0a10 	vmov	r0, s16
 800f656:	f000 fd95 	bl	8010184 <__mcmp>
 800f65a:	4602      	mov	r2, r0
 800f65c:	4629      	mov	r1, r5
 800f65e:	4620      	mov	r0, r4
 800f660:	9207      	str	r2, [sp, #28]
 800f662:	f000 fb4d 	bl	800fd00 <_Bfree>
 800f666:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f66a:	ea43 0102 	orr.w	r1, r3, r2
 800f66e:	9b04      	ldr	r3, [sp, #16]
 800f670:	430b      	orrs	r3, r1
 800f672:	464d      	mov	r5, r9
 800f674:	d10f      	bne.n	800f696 <_dtoa_r+0xa66>
 800f676:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f67a:	d02a      	beq.n	800f6d2 <_dtoa_r+0xaa2>
 800f67c:	9b03      	ldr	r3, [sp, #12]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	dd02      	ble.n	800f688 <_dtoa_r+0xa58>
 800f682:	9b02      	ldr	r3, [sp, #8]
 800f684:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f688:	f88b a000 	strb.w	sl, [fp]
 800f68c:	e775      	b.n	800f57a <_dtoa_r+0x94a>
 800f68e:	4638      	mov	r0, r7
 800f690:	e7ba      	b.n	800f608 <_dtoa_r+0x9d8>
 800f692:	2201      	movs	r2, #1
 800f694:	e7e2      	b.n	800f65c <_dtoa_r+0xa2c>
 800f696:	9b03      	ldr	r3, [sp, #12]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	db04      	blt.n	800f6a6 <_dtoa_r+0xa76>
 800f69c:	9906      	ldr	r1, [sp, #24]
 800f69e:	430b      	orrs	r3, r1
 800f6a0:	9904      	ldr	r1, [sp, #16]
 800f6a2:	430b      	orrs	r3, r1
 800f6a4:	d122      	bne.n	800f6ec <_dtoa_r+0xabc>
 800f6a6:	2a00      	cmp	r2, #0
 800f6a8:	ddee      	ble.n	800f688 <_dtoa_r+0xa58>
 800f6aa:	ee18 1a10 	vmov	r1, s16
 800f6ae:	2201      	movs	r2, #1
 800f6b0:	4620      	mov	r0, r4
 800f6b2:	f000 fcf7 	bl	80100a4 <__lshift>
 800f6b6:	4631      	mov	r1, r6
 800f6b8:	ee08 0a10 	vmov	s16, r0
 800f6bc:	f000 fd62 	bl	8010184 <__mcmp>
 800f6c0:	2800      	cmp	r0, #0
 800f6c2:	dc03      	bgt.n	800f6cc <_dtoa_r+0xa9c>
 800f6c4:	d1e0      	bne.n	800f688 <_dtoa_r+0xa58>
 800f6c6:	f01a 0f01 	tst.w	sl, #1
 800f6ca:	d0dd      	beq.n	800f688 <_dtoa_r+0xa58>
 800f6cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f6d0:	d1d7      	bne.n	800f682 <_dtoa_r+0xa52>
 800f6d2:	2339      	movs	r3, #57	; 0x39
 800f6d4:	f88b 3000 	strb.w	r3, [fp]
 800f6d8:	462b      	mov	r3, r5
 800f6da:	461d      	mov	r5, r3
 800f6dc:	3b01      	subs	r3, #1
 800f6de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f6e2:	2a39      	cmp	r2, #57	; 0x39
 800f6e4:	d071      	beq.n	800f7ca <_dtoa_r+0xb9a>
 800f6e6:	3201      	adds	r2, #1
 800f6e8:	701a      	strb	r2, [r3, #0]
 800f6ea:	e746      	b.n	800f57a <_dtoa_r+0x94a>
 800f6ec:	2a00      	cmp	r2, #0
 800f6ee:	dd07      	ble.n	800f700 <_dtoa_r+0xad0>
 800f6f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f6f4:	d0ed      	beq.n	800f6d2 <_dtoa_r+0xaa2>
 800f6f6:	f10a 0301 	add.w	r3, sl, #1
 800f6fa:	f88b 3000 	strb.w	r3, [fp]
 800f6fe:	e73c      	b.n	800f57a <_dtoa_r+0x94a>
 800f700:	9b05      	ldr	r3, [sp, #20]
 800f702:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f706:	4599      	cmp	r9, r3
 800f708:	d047      	beq.n	800f79a <_dtoa_r+0xb6a>
 800f70a:	ee18 1a10 	vmov	r1, s16
 800f70e:	2300      	movs	r3, #0
 800f710:	220a      	movs	r2, #10
 800f712:	4620      	mov	r0, r4
 800f714:	f000 fb16 	bl	800fd44 <__multadd>
 800f718:	45b8      	cmp	r8, r7
 800f71a:	ee08 0a10 	vmov	s16, r0
 800f71e:	f04f 0300 	mov.w	r3, #0
 800f722:	f04f 020a 	mov.w	r2, #10
 800f726:	4641      	mov	r1, r8
 800f728:	4620      	mov	r0, r4
 800f72a:	d106      	bne.n	800f73a <_dtoa_r+0xb0a>
 800f72c:	f000 fb0a 	bl	800fd44 <__multadd>
 800f730:	4680      	mov	r8, r0
 800f732:	4607      	mov	r7, r0
 800f734:	f109 0901 	add.w	r9, r9, #1
 800f738:	e772      	b.n	800f620 <_dtoa_r+0x9f0>
 800f73a:	f000 fb03 	bl	800fd44 <__multadd>
 800f73e:	4639      	mov	r1, r7
 800f740:	4680      	mov	r8, r0
 800f742:	2300      	movs	r3, #0
 800f744:	220a      	movs	r2, #10
 800f746:	4620      	mov	r0, r4
 800f748:	f000 fafc 	bl	800fd44 <__multadd>
 800f74c:	4607      	mov	r7, r0
 800f74e:	e7f1      	b.n	800f734 <_dtoa_r+0xb04>
 800f750:	9b03      	ldr	r3, [sp, #12]
 800f752:	9302      	str	r3, [sp, #8]
 800f754:	9d01      	ldr	r5, [sp, #4]
 800f756:	ee18 0a10 	vmov	r0, s16
 800f75a:	4631      	mov	r1, r6
 800f75c:	f7ff f9dc 	bl	800eb18 <quorem>
 800f760:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f764:	9b01      	ldr	r3, [sp, #4]
 800f766:	f805 ab01 	strb.w	sl, [r5], #1
 800f76a:	1aea      	subs	r2, r5, r3
 800f76c:	9b02      	ldr	r3, [sp, #8]
 800f76e:	4293      	cmp	r3, r2
 800f770:	dd09      	ble.n	800f786 <_dtoa_r+0xb56>
 800f772:	ee18 1a10 	vmov	r1, s16
 800f776:	2300      	movs	r3, #0
 800f778:	220a      	movs	r2, #10
 800f77a:	4620      	mov	r0, r4
 800f77c:	f000 fae2 	bl	800fd44 <__multadd>
 800f780:	ee08 0a10 	vmov	s16, r0
 800f784:	e7e7      	b.n	800f756 <_dtoa_r+0xb26>
 800f786:	9b02      	ldr	r3, [sp, #8]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	bfc8      	it	gt
 800f78c:	461d      	movgt	r5, r3
 800f78e:	9b01      	ldr	r3, [sp, #4]
 800f790:	bfd8      	it	le
 800f792:	2501      	movle	r5, #1
 800f794:	441d      	add	r5, r3
 800f796:	f04f 0800 	mov.w	r8, #0
 800f79a:	ee18 1a10 	vmov	r1, s16
 800f79e:	2201      	movs	r2, #1
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	f000 fc7f 	bl	80100a4 <__lshift>
 800f7a6:	4631      	mov	r1, r6
 800f7a8:	ee08 0a10 	vmov	s16, r0
 800f7ac:	f000 fcea 	bl	8010184 <__mcmp>
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	dc91      	bgt.n	800f6d8 <_dtoa_r+0xaa8>
 800f7b4:	d102      	bne.n	800f7bc <_dtoa_r+0xb8c>
 800f7b6:	f01a 0f01 	tst.w	sl, #1
 800f7ba:	d18d      	bne.n	800f6d8 <_dtoa_r+0xaa8>
 800f7bc:	462b      	mov	r3, r5
 800f7be:	461d      	mov	r5, r3
 800f7c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f7c4:	2a30      	cmp	r2, #48	; 0x30
 800f7c6:	d0fa      	beq.n	800f7be <_dtoa_r+0xb8e>
 800f7c8:	e6d7      	b.n	800f57a <_dtoa_r+0x94a>
 800f7ca:	9a01      	ldr	r2, [sp, #4]
 800f7cc:	429a      	cmp	r2, r3
 800f7ce:	d184      	bne.n	800f6da <_dtoa_r+0xaaa>
 800f7d0:	9b00      	ldr	r3, [sp, #0]
 800f7d2:	3301      	adds	r3, #1
 800f7d4:	9300      	str	r3, [sp, #0]
 800f7d6:	2331      	movs	r3, #49	; 0x31
 800f7d8:	7013      	strb	r3, [r2, #0]
 800f7da:	e6ce      	b.n	800f57a <_dtoa_r+0x94a>
 800f7dc:	4b09      	ldr	r3, [pc, #36]	; (800f804 <_dtoa_r+0xbd4>)
 800f7de:	f7ff ba95 	b.w	800ed0c <_dtoa_r+0xdc>
 800f7e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	f47f aa6e 	bne.w	800ecc6 <_dtoa_r+0x96>
 800f7ea:	4b07      	ldr	r3, [pc, #28]	; (800f808 <_dtoa_r+0xbd8>)
 800f7ec:	f7ff ba8e 	b.w	800ed0c <_dtoa_r+0xdc>
 800f7f0:	9b02      	ldr	r3, [sp, #8]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	dcae      	bgt.n	800f754 <_dtoa_r+0xb24>
 800f7f6:	9b06      	ldr	r3, [sp, #24]
 800f7f8:	2b02      	cmp	r3, #2
 800f7fa:	f73f aea8 	bgt.w	800f54e <_dtoa_r+0x91e>
 800f7fe:	e7a9      	b.n	800f754 <_dtoa_r+0xb24>
 800f800:	0801103b 	.word	0x0801103b
 800f804:	08010f98 	.word	0x08010f98
 800f808:	08010fbc 	.word	0x08010fbc

0800f80c <__sflush_r>:
 800f80c:	898a      	ldrh	r2, [r1, #12]
 800f80e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f812:	4605      	mov	r5, r0
 800f814:	0710      	lsls	r0, r2, #28
 800f816:	460c      	mov	r4, r1
 800f818:	d458      	bmi.n	800f8cc <__sflush_r+0xc0>
 800f81a:	684b      	ldr	r3, [r1, #4]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	dc05      	bgt.n	800f82c <__sflush_r+0x20>
 800f820:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f822:	2b00      	cmp	r3, #0
 800f824:	dc02      	bgt.n	800f82c <__sflush_r+0x20>
 800f826:	2000      	movs	r0, #0
 800f828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f82c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f82e:	2e00      	cmp	r6, #0
 800f830:	d0f9      	beq.n	800f826 <__sflush_r+0x1a>
 800f832:	2300      	movs	r3, #0
 800f834:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f838:	682f      	ldr	r7, [r5, #0]
 800f83a:	602b      	str	r3, [r5, #0]
 800f83c:	d032      	beq.n	800f8a4 <__sflush_r+0x98>
 800f83e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f840:	89a3      	ldrh	r3, [r4, #12]
 800f842:	075a      	lsls	r2, r3, #29
 800f844:	d505      	bpl.n	800f852 <__sflush_r+0x46>
 800f846:	6863      	ldr	r3, [r4, #4]
 800f848:	1ac0      	subs	r0, r0, r3
 800f84a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f84c:	b10b      	cbz	r3, 800f852 <__sflush_r+0x46>
 800f84e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f850:	1ac0      	subs	r0, r0, r3
 800f852:	2300      	movs	r3, #0
 800f854:	4602      	mov	r2, r0
 800f856:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f858:	6a21      	ldr	r1, [r4, #32]
 800f85a:	4628      	mov	r0, r5
 800f85c:	47b0      	blx	r6
 800f85e:	1c43      	adds	r3, r0, #1
 800f860:	89a3      	ldrh	r3, [r4, #12]
 800f862:	d106      	bne.n	800f872 <__sflush_r+0x66>
 800f864:	6829      	ldr	r1, [r5, #0]
 800f866:	291d      	cmp	r1, #29
 800f868:	d82c      	bhi.n	800f8c4 <__sflush_r+0xb8>
 800f86a:	4a2a      	ldr	r2, [pc, #168]	; (800f914 <__sflush_r+0x108>)
 800f86c:	40ca      	lsrs	r2, r1
 800f86e:	07d6      	lsls	r6, r2, #31
 800f870:	d528      	bpl.n	800f8c4 <__sflush_r+0xb8>
 800f872:	2200      	movs	r2, #0
 800f874:	6062      	str	r2, [r4, #4]
 800f876:	04d9      	lsls	r1, r3, #19
 800f878:	6922      	ldr	r2, [r4, #16]
 800f87a:	6022      	str	r2, [r4, #0]
 800f87c:	d504      	bpl.n	800f888 <__sflush_r+0x7c>
 800f87e:	1c42      	adds	r2, r0, #1
 800f880:	d101      	bne.n	800f886 <__sflush_r+0x7a>
 800f882:	682b      	ldr	r3, [r5, #0]
 800f884:	b903      	cbnz	r3, 800f888 <__sflush_r+0x7c>
 800f886:	6560      	str	r0, [r4, #84]	; 0x54
 800f888:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f88a:	602f      	str	r7, [r5, #0]
 800f88c:	2900      	cmp	r1, #0
 800f88e:	d0ca      	beq.n	800f826 <__sflush_r+0x1a>
 800f890:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f894:	4299      	cmp	r1, r3
 800f896:	d002      	beq.n	800f89e <__sflush_r+0x92>
 800f898:	4628      	mov	r0, r5
 800f89a:	f000 fd8b 	bl	80103b4 <_free_r>
 800f89e:	2000      	movs	r0, #0
 800f8a0:	6360      	str	r0, [r4, #52]	; 0x34
 800f8a2:	e7c1      	b.n	800f828 <__sflush_r+0x1c>
 800f8a4:	6a21      	ldr	r1, [r4, #32]
 800f8a6:	2301      	movs	r3, #1
 800f8a8:	4628      	mov	r0, r5
 800f8aa:	47b0      	blx	r6
 800f8ac:	1c41      	adds	r1, r0, #1
 800f8ae:	d1c7      	bne.n	800f840 <__sflush_r+0x34>
 800f8b0:	682b      	ldr	r3, [r5, #0]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d0c4      	beq.n	800f840 <__sflush_r+0x34>
 800f8b6:	2b1d      	cmp	r3, #29
 800f8b8:	d001      	beq.n	800f8be <__sflush_r+0xb2>
 800f8ba:	2b16      	cmp	r3, #22
 800f8bc:	d101      	bne.n	800f8c2 <__sflush_r+0xb6>
 800f8be:	602f      	str	r7, [r5, #0]
 800f8c0:	e7b1      	b.n	800f826 <__sflush_r+0x1a>
 800f8c2:	89a3      	ldrh	r3, [r4, #12]
 800f8c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8c8:	81a3      	strh	r3, [r4, #12]
 800f8ca:	e7ad      	b.n	800f828 <__sflush_r+0x1c>
 800f8cc:	690f      	ldr	r7, [r1, #16]
 800f8ce:	2f00      	cmp	r7, #0
 800f8d0:	d0a9      	beq.n	800f826 <__sflush_r+0x1a>
 800f8d2:	0793      	lsls	r3, r2, #30
 800f8d4:	680e      	ldr	r6, [r1, #0]
 800f8d6:	bf08      	it	eq
 800f8d8:	694b      	ldreq	r3, [r1, #20]
 800f8da:	600f      	str	r7, [r1, #0]
 800f8dc:	bf18      	it	ne
 800f8de:	2300      	movne	r3, #0
 800f8e0:	eba6 0807 	sub.w	r8, r6, r7
 800f8e4:	608b      	str	r3, [r1, #8]
 800f8e6:	f1b8 0f00 	cmp.w	r8, #0
 800f8ea:	dd9c      	ble.n	800f826 <__sflush_r+0x1a>
 800f8ec:	6a21      	ldr	r1, [r4, #32]
 800f8ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f8f0:	4643      	mov	r3, r8
 800f8f2:	463a      	mov	r2, r7
 800f8f4:	4628      	mov	r0, r5
 800f8f6:	47b0      	blx	r6
 800f8f8:	2800      	cmp	r0, #0
 800f8fa:	dc06      	bgt.n	800f90a <__sflush_r+0xfe>
 800f8fc:	89a3      	ldrh	r3, [r4, #12]
 800f8fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f902:	81a3      	strh	r3, [r4, #12]
 800f904:	f04f 30ff 	mov.w	r0, #4294967295
 800f908:	e78e      	b.n	800f828 <__sflush_r+0x1c>
 800f90a:	4407      	add	r7, r0
 800f90c:	eba8 0800 	sub.w	r8, r8, r0
 800f910:	e7e9      	b.n	800f8e6 <__sflush_r+0xda>
 800f912:	bf00      	nop
 800f914:	20400001 	.word	0x20400001

0800f918 <_fflush_r>:
 800f918:	b538      	push	{r3, r4, r5, lr}
 800f91a:	690b      	ldr	r3, [r1, #16]
 800f91c:	4605      	mov	r5, r0
 800f91e:	460c      	mov	r4, r1
 800f920:	b913      	cbnz	r3, 800f928 <_fflush_r+0x10>
 800f922:	2500      	movs	r5, #0
 800f924:	4628      	mov	r0, r5
 800f926:	bd38      	pop	{r3, r4, r5, pc}
 800f928:	b118      	cbz	r0, 800f932 <_fflush_r+0x1a>
 800f92a:	6983      	ldr	r3, [r0, #24]
 800f92c:	b90b      	cbnz	r3, 800f932 <_fflush_r+0x1a>
 800f92e:	f000 f887 	bl	800fa40 <__sinit>
 800f932:	4b14      	ldr	r3, [pc, #80]	; (800f984 <_fflush_r+0x6c>)
 800f934:	429c      	cmp	r4, r3
 800f936:	d11b      	bne.n	800f970 <_fflush_r+0x58>
 800f938:	686c      	ldr	r4, [r5, #4]
 800f93a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d0ef      	beq.n	800f922 <_fflush_r+0xa>
 800f942:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f944:	07d0      	lsls	r0, r2, #31
 800f946:	d404      	bmi.n	800f952 <_fflush_r+0x3a>
 800f948:	0599      	lsls	r1, r3, #22
 800f94a:	d402      	bmi.n	800f952 <_fflush_r+0x3a>
 800f94c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f94e:	f000 f91a 	bl	800fb86 <__retarget_lock_acquire_recursive>
 800f952:	4628      	mov	r0, r5
 800f954:	4621      	mov	r1, r4
 800f956:	f7ff ff59 	bl	800f80c <__sflush_r>
 800f95a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f95c:	07da      	lsls	r2, r3, #31
 800f95e:	4605      	mov	r5, r0
 800f960:	d4e0      	bmi.n	800f924 <_fflush_r+0xc>
 800f962:	89a3      	ldrh	r3, [r4, #12]
 800f964:	059b      	lsls	r3, r3, #22
 800f966:	d4dd      	bmi.n	800f924 <_fflush_r+0xc>
 800f968:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f96a:	f000 f90d 	bl	800fb88 <__retarget_lock_release_recursive>
 800f96e:	e7d9      	b.n	800f924 <_fflush_r+0xc>
 800f970:	4b05      	ldr	r3, [pc, #20]	; (800f988 <_fflush_r+0x70>)
 800f972:	429c      	cmp	r4, r3
 800f974:	d101      	bne.n	800f97a <_fflush_r+0x62>
 800f976:	68ac      	ldr	r4, [r5, #8]
 800f978:	e7df      	b.n	800f93a <_fflush_r+0x22>
 800f97a:	4b04      	ldr	r3, [pc, #16]	; (800f98c <_fflush_r+0x74>)
 800f97c:	429c      	cmp	r4, r3
 800f97e:	bf08      	it	eq
 800f980:	68ec      	ldreq	r4, [r5, #12]
 800f982:	e7da      	b.n	800f93a <_fflush_r+0x22>
 800f984:	0801106c 	.word	0x0801106c
 800f988:	0801108c 	.word	0x0801108c
 800f98c:	0801104c 	.word	0x0801104c

0800f990 <std>:
 800f990:	2300      	movs	r3, #0
 800f992:	b510      	push	{r4, lr}
 800f994:	4604      	mov	r4, r0
 800f996:	e9c0 3300 	strd	r3, r3, [r0]
 800f99a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f99e:	6083      	str	r3, [r0, #8]
 800f9a0:	8181      	strh	r1, [r0, #12]
 800f9a2:	6643      	str	r3, [r0, #100]	; 0x64
 800f9a4:	81c2      	strh	r2, [r0, #14]
 800f9a6:	6183      	str	r3, [r0, #24]
 800f9a8:	4619      	mov	r1, r3
 800f9aa:	2208      	movs	r2, #8
 800f9ac:	305c      	adds	r0, #92	; 0x5c
 800f9ae:	f7fe fb0b 	bl	800dfc8 <memset>
 800f9b2:	4b05      	ldr	r3, [pc, #20]	; (800f9c8 <std+0x38>)
 800f9b4:	6263      	str	r3, [r4, #36]	; 0x24
 800f9b6:	4b05      	ldr	r3, [pc, #20]	; (800f9cc <std+0x3c>)
 800f9b8:	62a3      	str	r3, [r4, #40]	; 0x28
 800f9ba:	4b05      	ldr	r3, [pc, #20]	; (800f9d0 <std+0x40>)
 800f9bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f9be:	4b05      	ldr	r3, [pc, #20]	; (800f9d4 <std+0x44>)
 800f9c0:	6224      	str	r4, [r4, #32]
 800f9c2:	6323      	str	r3, [r4, #48]	; 0x30
 800f9c4:	bd10      	pop	{r4, pc}
 800f9c6:	bf00      	nop
 800f9c8:	08010849 	.word	0x08010849
 800f9cc:	0801086b 	.word	0x0801086b
 800f9d0:	080108a3 	.word	0x080108a3
 800f9d4:	080108c7 	.word	0x080108c7

0800f9d8 <_cleanup_r>:
 800f9d8:	4901      	ldr	r1, [pc, #4]	; (800f9e0 <_cleanup_r+0x8>)
 800f9da:	f000 b8af 	b.w	800fb3c <_fwalk_reent>
 800f9de:	bf00      	nop
 800f9e0:	0800f919 	.word	0x0800f919

0800f9e4 <__sfmoreglue>:
 800f9e4:	b570      	push	{r4, r5, r6, lr}
 800f9e6:	2268      	movs	r2, #104	; 0x68
 800f9e8:	1e4d      	subs	r5, r1, #1
 800f9ea:	4355      	muls	r5, r2
 800f9ec:	460e      	mov	r6, r1
 800f9ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f9f2:	f000 fd4b 	bl	801048c <_malloc_r>
 800f9f6:	4604      	mov	r4, r0
 800f9f8:	b140      	cbz	r0, 800fa0c <__sfmoreglue+0x28>
 800f9fa:	2100      	movs	r1, #0
 800f9fc:	e9c0 1600 	strd	r1, r6, [r0]
 800fa00:	300c      	adds	r0, #12
 800fa02:	60a0      	str	r0, [r4, #8]
 800fa04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fa08:	f7fe fade 	bl	800dfc8 <memset>
 800fa0c:	4620      	mov	r0, r4
 800fa0e:	bd70      	pop	{r4, r5, r6, pc}

0800fa10 <__sfp_lock_acquire>:
 800fa10:	4801      	ldr	r0, [pc, #4]	; (800fa18 <__sfp_lock_acquire+0x8>)
 800fa12:	f000 b8b8 	b.w	800fb86 <__retarget_lock_acquire_recursive>
 800fa16:	bf00      	nop
 800fa18:	20000f35 	.word	0x20000f35

0800fa1c <__sfp_lock_release>:
 800fa1c:	4801      	ldr	r0, [pc, #4]	; (800fa24 <__sfp_lock_release+0x8>)
 800fa1e:	f000 b8b3 	b.w	800fb88 <__retarget_lock_release_recursive>
 800fa22:	bf00      	nop
 800fa24:	20000f35 	.word	0x20000f35

0800fa28 <__sinit_lock_acquire>:
 800fa28:	4801      	ldr	r0, [pc, #4]	; (800fa30 <__sinit_lock_acquire+0x8>)
 800fa2a:	f000 b8ac 	b.w	800fb86 <__retarget_lock_acquire_recursive>
 800fa2e:	bf00      	nop
 800fa30:	20000f36 	.word	0x20000f36

0800fa34 <__sinit_lock_release>:
 800fa34:	4801      	ldr	r0, [pc, #4]	; (800fa3c <__sinit_lock_release+0x8>)
 800fa36:	f000 b8a7 	b.w	800fb88 <__retarget_lock_release_recursive>
 800fa3a:	bf00      	nop
 800fa3c:	20000f36 	.word	0x20000f36

0800fa40 <__sinit>:
 800fa40:	b510      	push	{r4, lr}
 800fa42:	4604      	mov	r4, r0
 800fa44:	f7ff fff0 	bl	800fa28 <__sinit_lock_acquire>
 800fa48:	69a3      	ldr	r3, [r4, #24]
 800fa4a:	b11b      	cbz	r3, 800fa54 <__sinit+0x14>
 800fa4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa50:	f7ff bff0 	b.w	800fa34 <__sinit_lock_release>
 800fa54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fa58:	6523      	str	r3, [r4, #80]	; 0x50
 800fa5a:	4b13      	ldr	r3, [pc, #76]	; (800faa8 <__sinit+0x68>)
 800fa5c:	4a13      	ldr	r2, [pc, #76]	; (800faac <__sinit+0x6c>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	62a2      	str	r2, [r4, #40]	; 0x28
 800fa62:	42a3      	cmp	r3, r4
 800fa64:	bf04      	itt	eq
 800fa66:	2301      	moveq	r3, #1
 800fa68:	61a3      	streq	r3, [r4, #24]
 800fa6a:	4620      	mov	r0, r4
 800fa6c:	f000 f820 	bl	800fab0 <__sfp>
 800fa70:	6060      	str	r0, [r4, #4]
 800fa72:	4620      	mov	r0, r4
 800fa74:	f000 f81c 	bl	800fab0 <__sfp>
 800fa78:	60a0      	str	r0, [r4, #8]
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	f000 f818 	bl	800fab0 <__sfp>
 800fa80:	2200      	movs	r2, #0
 800fa82:	60e0      	str	r0, [r4, #12]
 800fa84:	2104      	movs	r1, #4
 800fa86:	6860      	ldr	r0, [r4, #4]
 800fa88:	f7ff ff82 	bl	800f990 <std>
 800fa8c:	68a0      	ldr	r0, [r4, #8]
 800fa8e:	2201      	movs	r2, #1
 800fa90:	2109      	movs	r1, #9
 800fa92:	f7ff ff7d 	bl	800f990 <std>
 800fa96:	68e0      	ldr	r0, [r4, #12]
 800fa98:	2202      	movs	r2, #2
 800fa9a:	2112      	movs	r1, #18
 800fa9c:	f7ff ff78 	bl	800f990 <std>
 800faa0:	2301      	movs	r3, #1
 800faa2:	61a3      	str	r3, [r4, #24]
 800faa4:	e7d2      	b.n	800fa4c <__sinit+0xc>
 800faa6:	bf00      	nop
 800faa8:	08010f84 	.word	0x08010f84
 800faac:	0800f9d9 	.word	0x0800f9d9

0800fab0 <__sfp>:
 800fab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fab2:	4607      	mov	r7, r0
 800fab4:	f7ff ffac 	bl	800fa10 <__sfp_lock_acquire>
 800fab8:	4b1e      	ldr	r3, [pc, #120]	; (800fb34 <__sfp+0x84>)
 800faba:	681e      	ldr	r6, [r3, #0]
 800fabc:	69b3      	ldr	r3, [r6, #24]
 800fabe:	b913      	cbnz	r3, 800fac6 <__sfp+0x16>
 800fac0:	4630      	mov	r0, r6
 800fac2:	f7ff ffbd 	bl	800fa40 <__sinit>
 800fac6:	3648      	adds	r6, #72	; 0x48
 800fac8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800facc:	3b01      	subs	r3, #1
 800face:	d503      	bpl.n	800fad8 <__sfp+0x28>
 800fad0:	6833      	ldr	r3, [r6, #0]
 800fad2:	b30b      	cbz	r3, 800fb18 <__sfp+0x68>
 800fad4:	6836      	ldr	r6, [r6, #0]
 800fad6:	e7f7      	b.n	800fac8 <__sfp+0x18>
 800fad8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fadc:	b9d5      	cbnz	r5, 800fb14 <__sfp+0x64>
 800fade:	4b16      	ldr	r3, [pc, #88]	; (800fb38 <__sfp+0x88>)
 800fae0:	60e3      	str	r3, [r4, #12]
 800fae2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fae6:	6665      	str	r5, [r4, #100]	; 0x64
 800fae8:	f000 f84c 	bl	800fb84 <__retarget_lock_init_recursive>
 800faec:	f7ff ff96 	bl	800fa1c <__sfp_lock_release>
 800faf0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800faf4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800faf8:	6025      	str	r5, [r4, #0]
 800fafa:	61a5      	str	r5, [r4, #24]
 800fafc:	2208      	movs	r2, #8
 800fafe:	4629      	mov	r1, r5
 800fb00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fb04:	f7fe fa60 	bl	800dfc8 <memset>
 800fb08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fb0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fb10:	4620      	mov	r0, r4
 800fb12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb14:	3468      	adds	r4, #104	; 0x68
 800fb16:	e7d9      	b.n	800facc <__sfp+0x1c>
 800fb18:	2104      	movs	r1, #4
 800fb1a:	4638      	mov	r0, r7
 800fb1c:	f7ff ff62 	bl	800f9e4 <__sfmoreglue>
 800fb20:	4604      	mov	r4, r0
 800fb22:	6030      	str	r0, [r6, #0]
 800fb24:	2800      	cmp	r0, #0
 800fb26:	d1d5      	bne.n	800fad4 <__sfp+0x24>
 800fb28:	f7ff ff78 	bl	800fa1c <__sfp_lock_release>
 800fb2c:	230c      	movs	r3, #12
 800fb2e:	603b      	str	r3, [r7, #0]
 800fb30:	e7ee      	b.n	800fb10 <__sfp+0x60>
 800fb32:	bf00      	nop
 800fb34:	08010f84 	.word	0x08010f84
 800fb38:	ffff0001 	.word	0xffff0001

0800fb3c <_fwalk_reent>:
 800fb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb40:	4606      	mov	r6, r0
 800fb42:	4688      	mov	r8, r1
 800fb44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fb48:	2700      	movs	r7, #0
 800fb4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb4e:	f1b9 0901 	subs.w	r9, r9, #1
 800fb52:	d505      	bpl.n	800fb60 <_fwalk_reent+0x24>
 800fb54:	6824      	ldr	r4, [r4, #0]
 800fb56:	2c00      	cmp	r4, #0
 800fb58:	d1f7      	bne.n	800fb4a <_fwalk_reent+0xe>
 800fb5a:	4638      	mov	r0, r7
 800fb5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb60:	89ab      	ldrh	r3, [r5, #12]
 800fb62:	2b01      	cmp	r3, #1
 800fb64:	d907      	bls.n	800fb76 <_fwalk_reent+0x3a>
 800fb66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb6a:	3301      	adds	r3, #1
 800fb6c:	d003      	beq.n	800fb76 <_fwalk_reent+0x3a>
 800fb6e:	4629      	mov	r1, r5
 800fb70:	4630      	mov	r0, r6
 800fb72:	47c0      	blx	r8
 800fb74:	4307      	orrs	r7, r0
 800fb76:	3568      	adds	r5, #104	; 0x68
 800fb78:	e7e9      	b.n	800fb4e <_fwalk_reent+0x12>
	...

0800fb7c <_localeconv_r>:
 800fb7c:	4800      	ldr	r0, [pc, #0]	; (800fb80 <_localeconv_r+0x4>)
 800fb7e:	4770      	bx	lr
 800fb80:	200002c0 	.word	0x200002c0

0800fb84 <__retarget_lock_init_recursive>:
 800fb84:	4770      	bx	lr

0800fb86 <__retarget_lock_acquire_recursive>:
 800fb86:	4770      	bx	lr

0800fb88 <__retarget_lock_release_recursive>:
 800fb88:	4770      	bx	lr

0800fb8a <__swhatbuf_r>:
 800fb8a:	b570      	push	{r4, r5, r6, lr}
 800fb8c:	460e      	mov	r6, r1
 800fb8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb92:	2900      	cmp	r1, #0
 800fb94:	b096      	sub	sp, #88	; 0x58
 800fb96:	4614      	mov	r4, r2
 800fb98:	461d      	mov	r5, r3
 800fb9a:	da08      	bge.n	800fbae <__swhatbuf_r+0x24>
 800fb9c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fba0:	2200      	movs	r2, #0
 800fba2:	602a      	str	r2, [r5, #0]
 800fba4:	061a      	lsls	r2, r3, #24
 800fba6:	d410      	bmi.n	800fbca <__swhatbuf_r+0x40>
 800fba8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fbac:	e00e      	b.n	800fbcc <__swhatbuf_r+0x42>
 800fbae:	466a      	mov	r2, sp
 800fbb0:	f000 fee0 	bl	8010974 <_fstat_r>
 800fbb4:	2800      	cmp	r0, #0
 800fbb6:	dbf1      	blt.n	800fb9c <__swhatbuf_r+0x12>
 800fbb8:	9a01      	ldr	r2, [sp, #4]
 800fbba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fbbe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fbc2:	425a      	negs	r2, r3
 800fbc4:	415a      	adcs	r2, r3
 800fbc6:	602a      	str	r2, [r5, #0]
 800fbc8:	e7ee      	b.n	800fba8 <__swhatbuf_r+0x1e>
 800fbca:	2340      	movs	r3, #64	; 0x40
 800fbcc:	2000      	movs	r0, #0
 800fbce:	6023      	str	r3, [r4, #0]
 800fbd0:	b016      	add	sp, #88	; 0x58
 800fbd2:	bd70      	pop	{r4, r5, r6, pc}

0800fbd4 <__smakebuf_r>:
 800fbd4:	898b      	ldrh	r3, [r1, #12]
 800fbd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fbd8:	079d      	lsls	r5, r3, #30
 800fbda:	4606      	mov	r6, r0
 800fbdc:	460c      	mov	r4, r1
 800fbde:	d507      	bpl.n	800fbf0 <__smakebuf_r+0x1c>
 800fbe0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fbe4:	6023      	str	r3, [r4, #0]
 800fbe6:	6123      	str	r3, [r4, #16]
 800fbe8:	2301      	movs	r3, #1
 800fbea:	6163      	str	r3, [r4, #20]
 800fbec:	b002      	add	sp, #8
 800fbee:	bd70      	pop	{r4, r5, r6, pc}
 800fbf0:	ab01      	add	r3, sp, #4
 800fbf2:	466a      	mov	r2, sp
 800fbf4:	f7ff ffc9 	bl	800fb8a <__swhatbuf_r>
 800fbf8:	9900      	ldr	r1, [sp, #0]
 800fbfa:	4605      	mov	r5, r0
 800fbfc:	4630      	mov	r0, r6
 800fbfe:	f000 fc45 	bl	801048c <_malloc_r>
 800fc02:	b948      	cbnz	r0, 800fc18 <__smakebuf_r+0x44>
 800fc04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc08:	059a      	lsls	r2, r3, #22
 800fc0a:	d4ef      	bmi.n	800fbec <__smakebuf_r+0x18>
 800fc0c:	f023 0303 	bic.w	r3, r3, #3
 800fc10:	f043 0302 	orr.w	r3, r3, #2
 800fc14:	81a3      	strh	r3, [r4, #12]
 800fc16:	e7e3      	b.n	800fbe0 <__smakebuf_r+0xc>
 800fc18:	4b0d      	ldr	r3, [pc, #52]	; (800fc50 <__smakebuf_r+0x7c>)
 800fc1a:	62b3      	str	r3, [r6, #40]	; 0x28
 800fc1c:	89a3      	ldrh	r3, [r4, #12]
 800fc1e:	6020      	str	r0, [r4, #0]
 800fc20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc24:	81a3      	strh	r3, [r4, #12]
 800fc26:	9b00      	ldr	r3, [sp, #0]
 800fc28:	6163      	str	r3, [r4, #20]
 800fc2a:	9b01      	ldr	r3, [sp, #4]
 800fc2c:	6120      	str	r0, [r4, #16]
 800fc2e:	b15b      	cbz	r3, 800fc48 <__smakebuf_r+0x74>
 800fc30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc34:	4630      	mov	r0, r6
 800fc36:	f000 feaf 	bl	8010998 <_isatty_r>
 800fc3a:	b128      	cbz	r0, 800fc48 <__smakebuf_r+0x74>
 800fc3c:	89a3      	ldrh	r3, [r4, #12]
 800fc3e:	f023 0303 	bic.w	r3, r3, #3
 800fc42:	f043 0301 	orr.w	r3, r3, #1
 800fc46:	81a3      	strh	r3, [r4, #12]
 800fc48:	89a0      	ldrh	r0, [r4, #12]
 800fc4a:	4305      	orrs	r5, r0
 800fc4c:	81a5      	strh	r5, [r4, #12]
 800fc4e:	e7cd      	b.n	800fbec <__smakebuf_r+0x18>
 800fc50:	0800f9d9 	.word	0x0800f9d9

0800fc54 <malloc>:
 800fc54:	4b02      	ldr	r3, [pc, #8]	; (800fc60 <malloc+0xc>)
 800fc56:	4601      	mov	r1, r0
 800fc58:	6818      	ldr	r0, [r3, #0]
 800fc5a:	f000 bc17 	b.w	801048c <_malloc_r>
 800fc5e:	bf00      	nop
 800fc60:	2000016c 	.word	0x2000016c

0800fc64 <memcpy>:
 800fc64:	440a      	add	r2, r1
 800fc66:	4291      	cmp	r1, r2
 800fc68:	f100 33ff 	add.w	r3, r0, #4294967295
 800fc6c:	d100      	bne.n	800fc70 <memcpy+0xc>
 800fc6e:	4770      	bx	lr
 800fc70:	b510      	push	{r4, lr}
 800fc72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fc7a:	4291      	cmp	r1, r2
 800fc7c:	d1f9      	bne.n	800fc72 <memcpy+0xe>
 800fc7e:	bd10      	pop	{r4, pc}

0800fc80 <_Balloc>:
 800fc80:	b570      	push	{r4, r5, r6, lr}
 800fc82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fc84:	4604      	mov	r4, r0
 800fc86:	460d      	mov	r5, r1
 800fc88:	b976      	cbnz	r6, 800fca8 <_Balloc+0x28>
 800fc8a:	2010      	movs	r0, #16
 800fc8c:	f7ff ffe2 	bl	800fc54 <malloc>
 800fc90:	4602      	mov	r2, r0
 800fc92:	6260      	str	r0, [r4, #36]	; 0x24
 800fc94:	b920      	cbnz	r0, 800fca0 <_Balloc+0x20>
 800fc96:	4b18      	ldr	r3, [pc, #96]	; (800fcf8 <_Balloc+0x78>)
 800fc98:	4818      	ldr	r0, [pc, #96]	; (800fcfc <_Balloc+0x7c>)
 800fc9a:	2166      	movs	r1, #102	; 0x66
 800fc9c:	f000 fe2a 	bl	80108f4 <__assert_func>
 800fca0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fca4:	6006      	str	r6, [r0, #0]
 800fca6:	60c6      	str	r6, [r0, #12]
 800fca8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fcaa:	68f3      	ldr	r3, [r6, #12]
 800fcac:	b183      	cbz	r3, 800fcd0 <_Balloc+0x50>
 800fcae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcb0:	68db      	ldr	r3, [r3, #12]
 800fcb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fcb6:	b9b8      	cbnz	r0, 800fce8 <_Balloc+0x68>
 800fcb8:	2101      	movs	r1, #1
 800fcba:	fa01 f605 	lsl.w	r6, r1, r5
 800fcbe:	1d72      	adds	r2, r6, #5
 800fcc0:	0092      	lsls	r2, r2, #2
 800fcc2:	4620      	mov	r0, r4
 800fcc4:	f000 fb60 	bl	8010388 <_calloc_r>
 800fcc8:	b160      	cbz	r0, 800fce4 <_Balloc+0x64>
 800fcca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fcce:	e00e      	b.n	800fcee <_Balloc+0x6e>
 800fcd0:	2221      	movs	r2, #33	; 0x21
 800fcd2:	2104      	movs	r1, #4
 800fcd4:	4620      	mov	r0, r4
 800fcd6:	f000 fb57 	bl	8010388 <_calloc_r>
 800fcda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcdc:	60f0      	str	r0, [r6, #12]
 800fcde:	68db      	ldr	r3, [r3, #12]
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d1e4      	bne.n	800fcae <_Balloc+0x2e>
 800fce4:	2000      	movs	r0, #0
 800fce6:	bd70      	pop	{r4, r5, r6, pc}
 800fce8:	6802      	ldr	r2, [r0, #0]
 800fcea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fcee:	2300      	movs	r3, #0
 800fcf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fcf4:	e7f7      	b.n	800fce6 <_Balloc+0x66>
 800fcf6:	bf00      	nop
 800fcf8:	08010fc9 	.word	0x08010fc9
 800fcfc:	080110ac 	.word	0x080110ac

0800fd00 <_Bfree>:
 800fd00:	b570      	push	{r4, r5, r6, lr}
 800fd02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fd04:	4605      	mov	r5, r0
 800fd06:	460c      	mov	r4, r1
 800fd08:	b976      	cbnz	r6, 800fd28 <_Bfree+0x28>
 800fd0a:	2010      	movs	r0, #16
 800fd0c:	f7ff ffa2 	bl	800fc54 <malloc>
 800fd10:	4602      	mov	r2, r0
 800fd12:	6268      	str	r0, [r5, #36]	; 0x24
 800fd14:	b920      	cbnz	r0, 800fd20 <_Bfree+0x20>
 800fd16:	4b09      	ldr	r3, [pc, #36]	; (800fd3c <_Bfree+0x3c>)
 800fd18:	4809      	ldr	r0, [pc, #36]	; (800fd40 <_Bfree+0x40>)
 800fd1a:	218a      	movs	r1, #138	; 0x8a
 800fd1c:	f000 fdea 	bl	80108f4 <__assert_func>
 800fd20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd24:	6006      	str	r6, [r0, #0]
 800fd26:	60c6      	str	r6, [r0, #12]
 800fd28:	b13c      	cbz	r4, 800fd3a <_Bfree+0x3a>
 800fd2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fd2c:	6862      	ldr	r2, [r4, #4]
 800fd2e:	68db      	ldr	r3, [r3, #12]
 800fd30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd34:	6021      	str	r1, [r4, #0]
 800fd36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fd3a:	bd70      	pop	{r4, r5, r6, pc}
 800fd3c:	08010fc9 	.word	0x08010fc9
 800fd40:	080110ac 	.word	0x080110ac

0800fd44 <__multadd>:
 800fd44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd48:	690d      	ldr	r5, [r1, #16]
 800fd4a:	4607      	mov	r7, r0
 800fd4c:	460c      	mov	r4, r1
 800fd4e:	461e      	mov	r6, r3
 800fd50:	f101 0c14 	add.w	ip, r1, #20
 800fd54:	2000      	movs	r0, #0
 800fd56:	f8dc 3000 	ldr.w	r3, [ip]
 800fd5a:	b299      	uxth	r1, r3
 800fd5c:	fb02 6101 	mla	r1, r2, r1, r6
 800fd60:	0c1e      	lsrs	r6, r3, #16
 800fd62:	0c0b      	lsrs	r3, r1, #16
 800fd64:	fb02 3306 	mla	r3, r2, r6, r3
 800fd68:	b289      	uxth	r1, r1
 800fd6a:	3001      	adds	r0, #1
 800fd6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fd70:	4285      	cmp	r5, r0
 800fd72:	f84c 1b04 	str.w	r1, [ip], #4
 800fd76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fd7a:	dcec      	bgt.n	800fd56 <__multadd+0x12>
 800fd7c:	b30e      	cbz	r6, 800fdc2 <__multadd+0x7e>
 800fd7e:	68a3      	ldr	r3, [r4, #8]
 800fd80:	42ab      	cmp	r3, r5
 800fd82:	dc19      	bgt.n	800fdb8 <__multadd+0x74>
 800fd84:	6861      	ldr	r1, [r4, #4]
 800fd86:	4638      	mov	r0, r7
 800fd88:	3101      	adds	r1, #1
 800fd8a:	f7ff ff79 	bl	800fc80 <_Balloc>
 800fd8e:	4680      	mov	r8, r0
 800fd90:	b928      	cbnz	r0, 800fd9e <__multadd+0x5a>
 800fd92:	4602      	mov	r2, r0
 800fd94:	4b0c      	ldr	r3, [pc, #48]	; (800fdc8 <__multadd+0x84>)
 800fd96:	480d      	ldr	r0, [pc, #52]	; (800fdcc <__multadd+0x88>)
 800fd98:	21b5      	movs	r1, #181	; 0xb5
 800fd9a:	f000 fdab 	bl	80108f4 <__assert_func>
 800fd9e:	6922      	ldr	r2, [r4, #16]
 800fda0:	3202      	adds	r2, #2
 800fda2:	f104 010c 	add.w	r1, r4, #12
 800fda6:	0092      	lsls	r2, r2, #2
 800fda8:	300c      	adds	r0, #12
 800fdaa:	f7ff ff5b 	bl	800fc64 <memcpy>
 800fdae:	4621      	mov	r1, r4
 800fdb0:	4638      	mov	r0, r7
 800fdb2:	f7ff ffa5 	bl	800fd00 <_Bfree>
 800fdb6:	4644      	mov	r4, r8
 800fdb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fdbc:	3501      	adds	r5, #1
 800fdbe:	615e      	str	r6, [r3, #20]
 800fdc0:	6125      	str	r5, [r4, #16]
 800fdc2:	4620      	mov	r0, r4
 800fdc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdc8:	0801103b 	.word	0x0801103b
 800fdcc:	080110ac 	.word	0x080110ac

0800fdd0 <__hi0bits>:
 800fdd0:	0c03      	lsrs	r3, r0, #16
 800fdd2:	041b      	lsls	r3, r3, #16
 800fdd4:	b9d3      	cbnz	r3, 800fe0c <__hi0bits+0x3c>
 800fdd6:	0400      	lsls	r0, r0, #16
 800fdd8:	2310      	movs	r3, #16
 800fdda:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fdde:	bf04      	itt	eq
 800fde0:	0200      	lsleq	r0, r0, #8
 800fde2:	3308      	addeq	r3, #8
 800fde4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fde8:	bf04      	itt	eq
 800fdea:	0100      	lsleq	r0, r0, #4
 800fdec:	3304      	addeq	r3, #4
 800fdee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fdf2:	bf04      	itt	eq
 800fdf4:	0080      	lsleq	r0, r0, #2
 800fdf6:	3302      	addeq	r3, #2
 800fdf8:	2800      	cmp	r0, #0
 800fdfa:	db05      	blt.n	800fe08 <__hi0bits+0x38>
 800fdfc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fe00:	f103 0301 	add.w	r3, r3, #1
 800fe04:	bf08      	it	eq
 800fe06:	2320      	moveq	r3, #32
 800fe08:	4618      	mov	r0, r3
 800fe0a:	4770      	bx	lr
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	e7e4      	b.n	800fdda <__hi0bits+0xa>

0800fe10 <__lo0bits>:
 800fe10:	6803      	ldr	r3, [r0, #0]
 800fe12:	f013 0207 	ands.w	r2, r3, #7
 800fe16:	4601      	mov	r1, r0
 800fe18:	d00b      	beq.n	800fe32 <__lo0bits+0x22>
 800fe1a:	07da      	lsls	r2, r3, #31
 800fe1c:	d423      	bmi.n	800fe66 <__lo0bits+0x56>
 800fe1e:	0798      	lsls	r0, r3, #30
 800fe20:	bf49      	itett	mi
 800fe22:	085b      	lsrmi	r3, r3, #1
 800fe24:	089b      	lsrpl	r3, r3, #2
 800fe26:	2001      	movmi	r0, #1
 800fe28:	600b      	strmi	r3, [r1, #0]
 800fe2a:	bf5c      	itt	pl
 800fe2c:	600b      	strpl	r3, [r1, #0]
 800fe2e:	2002      	movpl	r0, #2
 800fe30:	4770      	bx	lr
 800fe32:	b298      	uxth	r0, r3
 800fe34:	b9a8      	cbnz	r0, 800fe62 <__lo0bits+0x52>
 800fe36:	0c1b      	lsrs	r3, r3, #16
 800fe38:	2010      	movs	r0, #16
 800fe3a:	b2da      	uxtb	r2, r3
 800fe3c:	b90a      	cbnz	r2, 800fe42 <__lo0bits+0x32>
 800fe3e:	3008      	adds	r0, #8
 800fe40:	0a1b      	lsrs	r3, r3, #8
 800fe42:	071a      	lsls	r2, r3, #28
 800fe44:	bf04      	itt	eq
 800fe46:	091b      	lsreq	r3, r3, #4
 800fe48:	3004      	addeq	r0, #4
 800fe4a:	079a      	lsls	r2, r3, #30
 800fe4c:	bf04      	itt	eq
 800fe4e:	089b      	lsreq	r3, r3, #2
 800fe50:	3002      	addeq	r0, #2
 800fe52:	07da      	lsls	r2, r3, #31
 800fe54:	d403      	bmi.n	800fe5e <__lo0bits+0x4e>
 800fe56:	085b      	lsrs	r3, r3, #1
 800fe58:	f100 0001 	add.w	r0, r0, #1
 800fe5c:	d005      	beq.n	800fe6a <__lo0bits+0x5a>
 800fe5e:	600b      	str	r3, [r1, #0]
 800fe60:	4770      	bx	lr
 800fe62:	4610      	mov	r0, r2
 800fe64:	e7e9      	b.n	800fe3a <__lo0bits+0x2a>
 800fe66:	2000      	movs	r0, #0
 800fe68:	4770      	bx	lr
 800fe6a:	2020      	movs	r0, #32
 800fe6c:	4770      	bx	lr
	...

0800fe70 <__i2b>:
 800fe70:	b510      	push	{r4, lr}
 800fe72:	460c      	mov	r4, r1
 800fe74:	2101      	movs	r1, #1
 800fe76:	f7ff ff03 	bl	800fc80 <_Balloc>
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	b928      	cbnz	r0, 800fe8a <__i2b+0x1a>
 800fe7e:	4b05      	ldr	r3, [pc, #20]	; (800fe94 <__i2b+0x24>)
 800fe80:	4805      	ldr	r0, [pc, #20]	; (800fe98 <__i2b+0x28>)
 800fe82:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800fe86:	f000 fd35 	bl	80108f4 <__assert_func>
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	6144      	str	r4, [r0, #20]
 800fe8e:	6103      	str	r3, [r0, #16]
 800fe90:	bd10      	pop	{r4, pc}
 800fe92:	bf00      	nop
 800fe94:	0801103b 	.word	0x0801103b
 800fe98:	080110ac 	.word	0x080110ac

0800fe9c <__multiply>:
 800fe9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fea0:	4691      	mov	r9, r2
 800fea2:	690a      	ldr	r2, [r1, #16]
 800fea4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fea8:	429a      	cmp	r2, r3
 800feaa:	bfb8      	it	lt
 800feac:	460b      	movlt	r3, r1
 800feae:	460c      	mov	r4, r1
 800feb0:	bfbc      	itt	lt
 800feb2:	464c      	movlt	r4, r9
 800feb4:	4699      	movlt	r9, r3
 800feb6:	6927      	ldr	r7, [r4, #16]
 800feb8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800febc:	68a3      	ldr	r3, [r4, #8]
 800febe:	6861      	ldr	r1, [r4, #4]
 800fec0:	eb07 060a 	add.w	r6, r7, sl
 800fec4:	42b3      	cmp	r3, r6
 800fec6:	b085      	sub	sp, #20
 800fec8:	bfb8      	it	lt
 800feca:	3101      	addlt	r1, #1
 800fecc:	f7ff fed8 	bl	800fc80 <_Balloc>
 800fed0:	b930      	cbnz	r0, 800fee0 <__multiply+0x44>
 800fed2:	4602      	mov	r2, r0
 800fed4:	4b44      	ldr	r3, [pc, #272]	; (800ffe8 <__multiply+0x14c>)
 800fed6:	4845      	ldr	r0, [pc, #276]	; (800ffec <__multiply+0x150>)
 800fed8:	f240 115d 	movw	r1, #349	; 0x15d
 800fedc:	f000 fd0a 	bl	80108f4 <__assert_func>
 800fee0:	f100 0514 	add.w	r5, r0, #20
 800fee4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fee8:	462b      	mov	r3, r5
 800feea:	2200      	movs	r2, #0
 800feec:	4543      	cmp	r3, r8
 800feee:	d321      	bcc.n	800ff34 <__multiply+0x98>
 800fef0:	f104 0314 	add.w	r3, r4, #20
 800fef4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800fef8:	f109 0314 	add.w	r3, r9, #20
 800fefc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ff00:	9202      	str	r2, [sp, #8]
 800ff02:	1b3a      	subs	r2, r7, r4
 800ff04:	3a15      	subs	r2, #21
 800ff06:	f022 0203 	bic.w	r2, r2, #3
 800ff0a:	3204      	adds	r2, #4
 800ff0c:	f104 0115 	add.w	r1, r4, #21
 800ff10:	428f      	cmp	r7, r1
 800ff12:	bf38      	it	cc
 800ff14:	2204      	movcc	r2, #4
 800ff16:	9201      	str	r2, [sp, #4]
 800ff18:	9a02      	ldr	r2, [sp, #8]
 800ff1a:	9303      	str	r3, [sp, #12]
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d80c      	bhi.n	800ff3a <__multiply+0x9e>
 800ff20:	2e00      	cmp	r6, #0
 800ff22:	dd03      	ble.n	800ff2c <__multiply+0x90>
 800ff24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d05a      	beq.n	800ffe2 <__multiply+0x146>
 800ff2c:	6106      	str	r6, [r0, #16]
 800ff2e:	b005      	add	sp, #20
 800ff30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff34:	f843 2b04 	str.w	r2, [r3], #4
 800ff38:	e7d8      	b.n	800feec <__multiply+0x50>
 800ff3a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ff3e:	f1ba 0f00 	cmp.w	sl, #0
 800ff42:	d024      	beq.n	800ff8e <__multiply+0xf2>
 800ff44:	f104 0e14 	add.w	lr, r4, #20
 800ff48:	46a9      	mov	r9, r5
 800ff4a:	f04f 0c00 	mov.w	ip, #0
 800ff4e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ff52:	f8d9 1000 	ldr.w	r1, [r9]
 800ff56:	fa1f fb82 	uxth.w	fp, r2
 800ff5a:	b289      	uxth	r1, r1
 800ff5c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ff60:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ff64:	f8d9 2000 	ldr.w	r2, [r9]
 800ff68:	4461      	add	r1, ip
 800ff6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ff6e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ff72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ff76:	b289      	uxth	r1, r1
 800ff78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ff7c:	4577      	cmp	r7, lr
 800ff7e:	f849 1b04 	str.w	r1, [r9], #4
 800ff82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ff86:	d8e2      	bhi.n	800ff4e <__multiply+0xb2>
 800ff88:	9a01      	ldr	r2, [sp, #4]
 800ff8a:	f845 c002 	str.w	ip, [r5, r2]
 800ff8e:	9a03      	ldr	r2, [sp, #12]
 800ff90:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ff94:	3304      	adds	r3, #4
 800ff96:	f1b9 0f00 	cmp.w	r9, #0
 800ff9a:	d020      	beq.n	800ffde <__multiply+0x142>
 800ff9c:	6829      	ldr	r1, [r5, #0]
 800ff9e:	f104 0c14 	add.w	ip, r4, #20
 800ffa2:	46ae      	mov	lr, r5
 800ffa4:	f04f 0a00 	mov.w	sl, #0
 800ffa8:	f8bc b000 	ldrh.w	fp, [ip]
 800ffac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ffb0:	fb09 220b 	mla	r2, r9, fp, r2
 800ffb4:	4492      	add	sl, r2
 800ffb6:	b289      	uxth	r1, r1
 800ffb8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ffbc:	f84e 1b04 	str.w	r1, [lr], #4
 800ffc0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ffc4:	f8be 1000 	ldrh.w	r1, [lr]
 800ffc8:	0c12      	lsrs	r2, r2, #16
 800ffca:	fb09 1102 	mla	r1, r9, r2, r1
 800ffce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ffd2:	4567      	cmp	r7, ip
 800ffd4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ffd8:	d8e6      	bhi.n	800ffa8 <__multiply+0x10c>
 800ffda:	9a01      	ldr	r2, [sp, #4]
 800ffdc:	50a9      	str	r1, [r5, r2]
 800ffde:	3504      	adds	r5, #4
 800ffe0:	e79a      	b.n	800ff18 <__multiply+0x7c>
 800ffe2:	3e01      	subs	r6, #1
 800ffe4:	e79c      	b.n	800ff20 <__multiply+0x84>
 800ffe6:	bf00      	nop
 800ffe8:	0801103b 	.word	0x0801103b
 800ffec:	080110ac 	.word	0x080110ac

0800fff0 <__pow5mult>:
 800fff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fff4:	4615      	mov	r5, r2
 800fff6:	f012 0203 	ands.w	r2, r2, #3
 800fffa:	4606      	mov	r6, r0
 800fffc:	460f      	mov	r7, r1
 800fffe:	d007      	beq.n	8010010 <__pow5mult+0x20>
 8010000:	4c25      	ldr	r4, [pc, #148]	; (8010098 <__pow5mult+0xa8>)
 8010002:	3a01      	subs	r2, #1
 8010004:	2300      	movs	r3, #0
 8010006:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801000a:	f7ff fe9b 	bl	800fd44 <__multadd>
 801000e:	4607      	mov	r7, r0
 8010010:	10ad      	asrs	r5, r5, #2
 8010012:	d03d      	beq.n	8010090 <__pow5mult+0xa0>
 8010014:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010016:	b97c      	cbnz	r4, 8010038 <__pow5mult+0x48>
 8010018:	2010      	movs	r0, #16
 801001a:	f7ff fe1b 	bl	800fc54 <malloc>
 801001e:	4602      	mov	r2, r0
 8010020:	6270      	str	r0, [r6, #36]	; 0x24
 8010022:	b928      	cbnz	r0, 8010030 <__pow5mult+0x40>
 8010024:	4b1d      	ldr	r3, [pc, #116]	; (801009c <__pow5mult+0xac>)
 8010026:	481e      	ldr	r0, [pc, #120]	; (80100a0 <__pow5mult+0xb0>)
 8010028:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801002c:	f000 fc62 	bl	80108f4 <__assert_func>
 8010030:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010034:	6004      	str	r4, [r0, #0]
 8010036:	60c4      	str	r4, [r0, #12]
 8010038:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801003c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010040:	b94c      	cbnz	r4, 8010056 <__pow5mult+0x66>
 8010042:	f240 2171 	movw	r1, #625	; 0x271
 8010046:	4630      	mov	r0, r6
 8010048:	f7ff ff12 	bl	800fe70 <__i2b>
 801004c:	2300      	movs	r3, #0
 801004e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010052:	4604      	mov	r4, r0
 8010054:	6003      	str	r3, [r0, #0]
 8010056:	f04f 0900 	mov.w	r9, #0
 801005a:	07eb      	lsls	r3, r5, #31
 801005c:	d50a      	bpl.n	8010074 <__pow5mult+0x84>
 801005e:	4639      	mov	r1, r7
 8010060:	4622      	mov	r2, r4
 8010062:	4630      	mov	r0, r6
 8010064:	f7ff ff1a 	bl	800fe9c <__multiply>
 8010068:	4639      	mov	r1, r7
 801006a:	4680      	mov	r8, r0
 801006c:	4630      	mov	r0, r6
 801006e:	f7ff fe47 	bl	800fd00 <_Bfree>
 8010072:	4647      	mov	r7, r8
 8010074:	106d      	asrs	r5, r5, #1
 8010076:	d00b      	beq.n	8010090 <__pow5mult+0xa0>
 8010078:	6820      	ldr	r0, [r4, #0]
 801007a:	b938      	cbnz	r0, 801008c <__pow5mult+0x9c>
 801007c:	4622      	mov	r2, r4
 801007e:	4621      	mov	r1, r4
 8010080:	4630      	mov	r0, r6
 8010082:	f7ff ff0b 	bl	800fe9c <__multiply>
 8010086:	6020      	str	r0, [r4, #0]
 8010088:	f8c0 9000 	str.w	r9, [r0]
 801008c:	4604      	mov	r4, r0
 801008e:	e7e4      	b.n	801005a <__pow5mult+0x6a>
 8010090:	4638      	mov	r0, r7
 8010092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010096:	bf00      	nop
 8010098:	080111f8 	.word	0x080111f8
 801009c:	08010fc9 	.word	0x08010fc9
 80100a0:	080110ac 	.word	0x080110ac

080100a4 <__lshift>:
 80100a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100a8:	460c      	mov	r4, r1
 80100aa:	6849      	ldr	r1, [r1, #4]
 80100ac:	6923      	ldr	r3, [r4, #16]
 80100ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80100b2:	68a3      	ldr	r3, [r4, #8]
 80100b4:	4607      	mov	r7, r0
 80100b6:	4691      	mov	r9, r2
 80100b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80100bc:	f108 0601 	add.w	r6, r8, #1
 80100c0:	42b3      	cmp	r3, r6
 80100c2:	db0b      	blt.n	80100dc <__lshift+0x38>
 80100c4:	4638      	mov	r0, r7
 80100c6:	f7ff fddb 	bl	800fc80 <_Balloc>
 80100ca:	4605      	mov	r5, r0
 80100cc:	b948      	cbnz	r0, 80100e2 <__lshift+0x3e>
 80100ce:	4602      	mov	r2, r0
 80100d0:	4b2a      	ldr	r3, [pc, #168]	; (801017c <__lshift+0xd8>)
 80100d2:	482b      	ldr	r0, [pc, #172]	; (8010180 <__lshift+0xdc>)
 80100d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80100d8:	f000 fc0c 	bl	80108f4 <__assert_func>
 80100dc:	3101      	adds	r1, #1
 80100de:	005b      	lsls	r3, r3, #1
 80100e0:	e7ee      	b.n	80100c0 <__lshift+0x1c>
 80100e2:	2300      	movs	r3, #0
 80100e4:	f100 0114 	add.w	r1, r0, #20
 80100e8:	f100 0210 	add.w	r2, r0, #16
 80100ec:	4618      	mov	r0, r3
 80100ee:	4553      	cmp	r3, sl
 80100f0:	db37      	blt.n	8010162 <__lshift+0xbe>
 80100f2:	6920      	ldr	r0, [r4, #16]
 80100f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80100f8:	f104 0314 	add.w	r3, r4, #20
 80100fc:	f019 091f 	ands.w	r9, r9, #31
 8010100:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010104:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010108:	d02f      	beq.n	801016a <__lshift+0xc6>
 801010a:	f1c9 0e20 	rsb	lr, r9, #32
 801010e:	468a      	mov	sl, r1
 8010110:	f04f 0c00 	mov.w	ip, #0
 8010114:	681a      	ldr	r2, [r3, #0]
 8010116:	fa02 f209 	lsl.w	r2, r2, r9
 801011a:	ea42 020c 	orr.w	r2, r2, ip
 801011e:	f84a 2b04 	str.w	r2, [sl], #4
 8010122:	f853 2b04 	ldr.w	r2, [r3], #4
 8010126:	4298      	cmp	r0, r3
 8010128:	fa22 fc0e 	lsr.w	ip, r2, lr
 801012c:	d8f2      	bhi.n	8010114 <__lshift+0x70>
 801012e:	1b03      	subs	r3, r0, r4
 8010130:	3b15      	subs	r3, #21
 8010132:	f023 0303 	bic.w	r3, r3, #3
 8010136:	3304      	adds	r3, #4
 8010138:	f104 0215 	add.w	r2, r4, #21
 801013c:	4290      	cmp	r0, r2
 801013e:	bf38      	it	cc
 8010140:	2304      	movcc	r3, #4
 8010142:	f841 c003 	str.w	ip, [r1, r3]
 8010146:	f1bc 0f00 	cmp.w	ip, #0
 801014a:	d001      	beq.n	8010150 <__lshift+0xac>
 801014c:	f108 0602 	add.w	r6, r8, #2
 8010150:	3e01      	subs	r6, #1
 8010152:	4638      	mov	r0, r7
 8010154:	612e      	str	r6, [r5, #16]
 8010156:	4621      	mov	r1, r4
 8010158:	f7ff fdd2 	bl	800fd00 <_Bfree>
 801015c:	4628      	mov	r0, r5
 801015e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010162:	f842 0f04 	str.w	r0, [r2, #4]!
 8010166:	3301      	adds	r3, #1
 8010168:	e7c1      	b.n	80100ee <__lshift+0x4a>
 801016a:	3904      	subs	r1, #4
 801016c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010170:	f841 2f04 	str.w	r2, [r1, #4]!
 8010174:	4298      	cmp	r0, r3
 8010176:	d8f9      	bhi.n	801016c <__lshift+0xc8>
 8010178:	e7ea      	b.n	8010150 <__lshift+0xac>
 801017a:	bf00      	nop
 801017c:	0801103b 	.word	0x0801103b
 8010180:	080110ac 	.word	0x080110ac

08010184 <__mcmp>:
 8010184:	b530      	push	{r4, r5, lr}
 8010186:	6902      	ldr	r2, [r0, #16]
 8010188:	690c      	ldr	r4, [r1, #16]
 801018a:	1b12      	subs	r2, r2, r4
 801018c:	d10e      	bne.n	80101ac <__mcmp+0x28>
 801018e:	f100 0314 	add.w	r3, r0, #20
 8010192:	3114      	adds	r1, #20
 8010194:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010198:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801019c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80101a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80101a4:	42a5      	cmp	r5, r4
 80101a6:	d003      	beq.n	80101b0 <__mcmp+0x2c>
 80101a8:	d305      	bcc.n	80101b6 <__mcmp+0x32>
 80101aa:	2201      	movs	r2, #1
 80101ac:	4610      	mov	r0, r2
 80101ae:	bd30      	pop	{r4, r5, pc}
 80101b0:	4283      	cmp	r3, r0
 80101b2:	d3f3      	bcc.n	801019c <__mcmp+0x18>
 80101b4:	e7fa      	b.n	80101ac <__mcmp+0x28>
 80101b6:	f04f 32ff 	mov.w	r2, #4294967295
 80101ba:	e7f7      	b.n	80101ac <__mcmp+0x28>

080101bc <__mdiff>:
 80101bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101c0:	460c      	mov	r4, r1
 80101c2:	4606      	mov	r6, r0
 80101c4:	4611      	mov	r1, r2
 80101c6:	4620      	mov	r0, r4
 80101c8:	4690      	mov	r8, r2
 80101ca:	f7ff ffdb 	bl	8010184 <__mcmp>
 80101ce:	1e05      	subs	r5, r0, #0
 80101d0:	d110      	bne.n	80101f4 <__mdiff+0x38>
 80101d2:	4629      	mov	r1, r5
 80101d4:	4630      	mov	r0, r6
 80101d6:	f7ff fd53 	bl	800fc80 <_Balloc>
 80101da:	b930      	cbnz	r0, 80101ea <__mdiff+0x2e>
 80101dc:	4b3a      	ldr	r3, [pc, #232]	; (80102c8 <__mdiff+0x10c>)
 80101de:	4602      	mov	r2, r0
 80101e0:	f240 2132 	movw	r1, #562	; 0x232
 80101e4:	4839      	ldr	r0, [pc, #228]	; (80102cc <__mdiff+0x110>)
 80101e6:	f000 fb85 	bl	80108f4 <__assert_func>
 80101ea:	2301      	movs	r3, #1
 80101ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80101f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101f4:	bfa4      	itt	ge
 80101f6:	4643      	movge	r3, r8
 80101f8:	46a0      	movge	r8, r4
 80101fa:	4630      	mov	r0, r6
 80101fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010200:	bfa6      	itte	ge
 8010202:	461c      	movge	r4, r3
 8010204:	2500      	movge	r5, #0
 8010206:	2501      	movlt	r5, #1
 8010208:	f7ff fd3a 	bl	800fc80 <_Balloc>
 801020c:	b920      	cbnz	r0, 8010218 <__mdiff+0x5c>
 801020e:	4b2e      	ldr	r3, [pc, #184]	; (80102c8 <__mdiff+0x10c>)
 8010210:	4602      	mov	r2, r0
 8010212:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010216:	e7e5      	b.n	80101e4 <__mdiff+0x28>
 8010218:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801021c:	6926      	ldr	r6, [r4, #16]
 801021e:	60c5      	str	r5, [r0, #12]
 8010220:	f104 0914 	add.w	r9, r4, #20
 8010224:	f108 0514 	add.w	r5, r8, #20
 8010228:	f100 0e14 	add.w	lr, r0, #20
 801022c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010230:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010234:	f108 0210 	add.w	r2, r8, #16
 8010238:	46f2      	mov	sl, lr
 801023a:	2100      	movs	r1, #0
 801023c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010240:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010244:	fa1f f883 	uxth.w	r8, r3
 8010248:	fa11 f18b 	uxtah	r1, r1, fp
 801024c:	0c1b      	lsrs	r3, r3, #16
 801024e:	eba1 0808 	sub.w	r8, r1, r8
 8010252:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010256:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801025a:	fa1f f888 	uxth.w	r8, r8
 801025e:	1419      	asrs	r1, r3, #16
 8010260:	454e      	cmp	r6, r9
 8010262:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010266:	f84a 3b04 	str.w	r3, [sl], #4
 801026a:	d8e7      	bhi.n	801023c <__mdiff+0x80>
 801026c:	1b33      	subs	r3, r6, r4
 801026e:	3b15      	subs	r3, #21
 8010270:	f023 0303 	bic.w	r3, r3, #3
 8010274:	3304      	adds	r3, #4
 8010276:	3415      	adds	r4, #21
 8010278:	42a6      	cmp	r6, r4
 801027a:	bf38      	it	cc
 801027c:	2304      	movcc	r3, #4
 801027e:	441d      	add	r5, r3
 8010280:	4473      	add	r3, lr
 8010282:	469e      	mov	lr, r3
 8010284:	462e      	mov	r6, r5
 8010286:	4566      	cmp	r6, ip
 8010288:	d30e      	bcc.n	80102a8 <__mdiff+0xec>
 801028a:	f10c 0203 	add.w	r2, ip, #3
 801028e:	1b52      	subs	r2, r2, r5
 8010290:	f022 0203 	bic.w	r2, r2, #3
 8010294:	3d03      	subs	r5, #3
 8010296:	45ac      	cmp	ip, r5
 8010298:	bf38      	it	cc
 801029a:	2200      	movcc	r2, #0
 801029c:	441a      	add	r2, r3
 801029e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80102a2:	b17b      	cbz	r3, 80102c4 <__mdiff+0x108>
 80102a4:	6107      	str	r7, [r0, #16]
 80102a6:	e7a3      	b.n	80101f0 <__mdiff+0x34>
 80102a8:	f856 8b04 	ldr.w	r8, [r6], #4
 80102ac:	fa11 f288 	uxtah	r2, r1, r8
 80102b0:	1414      	asrs	r4, r2, #16
 80102b2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80102b6:	b292      	uxth	r2, r2
 80102b8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80102bc:	f84e 2b04 	str.w	r2, [lr], #4
 80102c0:	1421      	asrs	r1, r4, #16
 80102c2:	e7e0      	b.n	8010286 <__mdiff+0xca>
 80102c4:	3f01      	subs	r7, #1
 80102c6:	e7ea      	b.n	801029e <__mdiff+0xe2>
 80102c8:	0801103b 	.word	0x0801103b
 80102cc:	080110ac 	.word	0x080110ac

080102d0 <__d2b>:
 80102d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80102d4:	4689      	mov	r9, r1
 80102d6:	2101      	movs	r1, #1
 80102d8:	ec57 6b10 	vmov	r6, r7, d0
 80102dc:	4690      	mov	r8, r2
 80102de:	f7ff fccf 	bl	800fc80 <_Balloc>
 80102e2:	4604      	mov	r4, r0
 80102e4:	b930      	cbnz	r0, 80102f4 <__d2b+0x24>
 80102e6:	4602      	mov	r2, r0
 80102e8:	4b25      	ldr	r3, [pc, #148]	; (8010380 <__d2b+0xb0>)
 80102ea:	4826      	ldr	r0, [pc, #152]	; (8010384 <__d2b+0xb4>)
 80102ec:	f240 310a 	movw	r1, #778	; 0x30a
 80102f0:	f000 fb00 	bl	80108f4 <__assert_func>
 80102f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80102f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80102fc:	bb35      	cbnz	r5, 801034c <__d2b+0x7c>
 80102fe:	2e00      	cmp	r6, #0
 8010300:	9301      	str	r3, [sp, #4]
 8010302:	d028      	beq.n	8010356 <__d2b+0x86>
 8010304:	4668      	mov	r0, sp
 8010306:	9600      	str	r6, [sp, #0]
 8010308:	f7ff fd82 	bl	800fe10 <__lo0bits>
 801030c:	9900      	ldr	r1, [sp, #0]
 801030e:	b300      	cbz	r0, 8010352 <__d2b+0x82>
 8010310:	9a01      	ldr	r2, [sp, #4]
 8010312:	f1c0 0320 	rsb	r3, r0, #32
 8010316:	fa02 f303 	lsl.w	r3, r2, r3
 801031a:	430b      	orrs	r3, r1
 801031c:	40c2      	lsrs	r2, r0
 801031e:	6163      	str	r3, [r4, #20]
 8010320:	9201      	str	r2, [sp, #4]
 8010322:	9b01      	ldr	r3, [sp, #4]
 8010324:	61a3      	str	r3, [r4, #24]
 8010326:	2b00      	cmp	r3, #0
 8010328:	bf14      	ite	ne
 801032a:	2202      	movne	r2, #2
 801032c:	2201      	moveq	r2, #1
 801032e:	6122      	str	r2, [r4, #16]
 8010330:	b1d5      	cbz	r5, 8010368 <__d2b+0x98>
 8010332:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010336:	4405      	add	r5, r0
 8010338:	f8c9 5000 	str.w	r5, [r9]
 801033c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010340:	f8c8 0000 	str.w	r0, [r8]
 8010344:	4620      	mov	r0, r4
 8010346:	b003      	add	sp, #12
 8010348:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801034c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010350:	e7d5      	b.n	80102fe <__d2b+0x2e>
 8010352:	6161      	str	r1, [r4, #20]
 8010354:	e7e5      	b.n	8010322 <__d2b+0x52>
 8010356:	a801      	add	r0, sp, #4
 8010358:	f7ff fd5a 	bl	800fe10 <__lo0bits>
 801035c:	9b01      	ldr	r3, [sp, #4]
 801035e:	6163      	str	r3, [r4, #20]
 8010360:	2201      	movs	r2, #1
 8010362:	6122      	str	r2, [r4, #16]
 8010364:	3020      	adds	r0, #32
 8010366:	e7e3      	b.n	8010330 <__d2b+0x60>
 8010368:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801036c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010370:	f8c9 0000 	str.w	r0, [r9]
 8010374:	6918      	ldr	r0, [r3, #16]
 8010376:	f7ff fd2b 	bl	800fdd0 <__hi0bits>
 801037a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801037e:	e7df      	b.n	8010340 <__d2b+0x70>
 8010380:	0801103b 	.word	0x0801103b
 8010384:	080110ac 	.word	0x080110ac

08010388 <_calloc_r>:
 8010388:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801038a:	fba1 2402 	umull	r2, r4, r1, r2
 801038e:	b94c      	cbnz	r4, 80103a4 <_calloc_r+0x1c>
 8010390:	4611      	mov	r1, r2
 8010392:	9201      	str	r2, [sp, #4]
 8010394:	f000 f87a 	bl	801048c <_malloc_r>
 8010398:	9a01      	ldr	r2, [sp, #4]
 801039a:	4605      	mov	r5, r0
 801039c:	b930      	cbnz	r0, 80103ac <_calloc_r+0x24>
 801039e:	4628      	mov	r0, r5
 80103a0:	b003      	add	sp, #12
 80103a2:	bd30      	pop	{r4, r5, pc}
 80103a4:	220c      	movs	r2, #12
 80103a6:	6002      	str	r2, [r0, #0]
 80103a8:	2500      	movs	r5, #0
 80103aa:	e7f8      	b.n	801039e <_calloc_r+0x16>
 80103ac:	4621      	mov	r1, r4
 80103ae:	f7fd fe0b 	bl	800dfc8 <memset>
 80103b2:	e7f4      	b.n	801039e <_calloc_r+0x16>

080103b4 <_free_r>:
 80103b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80103b6:	2900      	cmp	r1, #0
 80103b8:	d044      	beq.n	8010444 <_free_r+0x90>
 80103ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80103be:	9001      	str	r0, [sp, #4]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	f1a1 0404 	sub.w	r4, r1, #4
 80103c6:	bfb8      	it	lt
 80103c8:	18e4      	addlt	r4, r4, r3
 80103ca:	f000 fb19 	bl	8010a00 <__malloc_lock>
 80103ce:	4a1e      	ldr	r2, [pc, #120]	; (8010448 <_free_r+0x94>)
 80103d0:	9801      	ldr	r0, [sp, #4]
 80103d2:	6813      	ldr	r3, [r2, #0]
 80103d4:	b933      	cbnz	r3, 80103e4 <_free_r+0x30>
 80103d6:	6063      	str	r3, [r4, #4]
 80103d8:	6014      	str	r4, [r2, #0]
 80103da:	b003      	add	sp, #12
 80103dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80103e0:	f000 bb14 	b.w	8010a0c <__malloc_unlock>
 80103e4:	42a3      	cmp	r3, r4
 80103e6:	d908      	bls.n	80103fa <_free_r+0x46>
 80103e8:	6825      	ldr	r5, [r4, #0]
 80103ea:	1961      	adds	r1, r4, r5
 80103ec:	428b      	cmp	r3, r1
 80103ee:	bf01      	itttt	eq
 80103f0:	6819      	ldreq	r1, [r3, #0]
 80103f2:	685b      	ldreq	r3, [r3, #4]
 80103f4:	1949      	addeq	r1, r1, r5
 80103f6:	6021      	streq	r1, [r4, #0]
 80103f8:	e7ed      	b.n	80103d6 <_free_r+0x22>
 80103fa:	461a      	mov	r2, r3
 80103fc:	685b      	ldr	r3, [r3, #4]
 80103fe:	b10b      	cbz	r3, 8010404 <_free_r+0x50>
 8010400:	42a3      	cmp	r3, r4
 8010402:	d9fa      	bls.n	80103fa <_free_r+0x46>
 8010404:	6811      	ldr	r1, [r2, #0]
 8010406:	1855      	adds	r5, r2, r1
 8010408:	42a5      	cmp	r5, r4
 801040a:	d10b      	bne.n	8010424 <_free_r+0x70>
 801040c:	6824      	ldr	r4, [r4, #0]
 801040e:	4421      	add	r1, r4
 8010410:	1854      	adds	r4, r2, r1
 8010412:	42a3      	cmp	r3, r4
 8010414:	6011      	str	r1, [r2, #0]
 8010416:	d1e0      	bne.n	80103da <_free_r+0x26>
 8010418:	681c      	ldr	r4, [r3, #0]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	6053      	str	r3, [r2, #4]
 801041e:	4421      	add	r1, r4
 8010420:	6011      	str	r1, [r2, #0]
 8010422:	e7da      	b.n	80103da <_free_r+0x26>
 8010424:	d902      	bls.n	801042c <_free_r+0x78>
 8010426:	230c      	movs	r3, #12
 8010428:	6003      	str	r3, [r0, #0]
 801042a:	e7d6      	b.n	80103da <_free_r+0x26>
 801042c:	6825      	ldr	r5, [r4, #0]
 801042e:	1961      	adds	r1, r4, r5
 8010430:	428b      	cmp	r3, r1
 8010432:	bf04      	itt	eq
 8010434:	6819      	ldreq	r1, [r3, #0]
 8010436:	685b      	ldreq	r3, [r3, #4]
 8010438:	6063      	str	r3, [r4, #4]
 801043a:	bf04      	itt	eq
 801043c:	1949      	addeq	r1, r1, r5
 801043e:	6021      	streq	r1, [r4, #0]
 8010440:	6054      	str	r4, [r2, #4]
 8010442:	e7ca      	b.n	80103da <_free_r+0x26>
 8010444:	b003      	add	sp, #12
 8010446:	bd30      	pop	{r4, r5, pc}
 8010448:	20000f38 	.word	0x20000f38

0801044c <sbrk_aligned>:
 801044c:	b570      	push	{r4, r5, r6, lr}
 801044e:	4e0e      	ldr	r6, [pc, #56]	; (8010488 <sbrk_aligned+0x3c>)
 8010450:	460c      	mov	r4, r1
 8010452:	6831      	ldr	r1, [r6, #0]
 8010454:	4605      	mov	r5, r0
 8010456:	b911      	cbnz	r1, 801045e <sbrk_aligned+0x12>
 8010458:	f000 f9e6 	bl	8010828 <_sbrk_r>
 801045c:	6030      	str	r0, [r6, #0]
 801045e:	4621      	mov	r1, r4
 8010460:	4628      	mov	r0, r5
 8010462:	f000 f9e1 	bl	8010828 <_sbrk_r>
 8010466:	1c43      	adds	r3, r0, #1
 8010468:	d00a      	beq.n	8010480 <sbrk_aligned+0x34>
 801046a:	1cc4      	adds	r4, r0, #3
 801046c:	f024 0403 	bic.w	r4, r4, #3
 8010470:	42a0      	cmp	r0, r4
 8010472:	d007      	beq.n	8010484 <sbrk_aligned+0x38>
 8010474:	1a21      	subs	r1, r4, r0
 8010476:	4628      	mov	r0, r5
 8010478:	f000 f9d6 	bl	8010828 <_sbrk_r>
 801047c:	3001      	adds	r0, #1
 801047e:	d101      	bne.n	8010484 <sbrk_aligned+0x38>
 8010480:	f04f 34ff 	mov.w	r4, #4294967295
 8010484:	4620      	mov	r0, r4
 8010486:	bd70      	pop	{r4, r5, r6, pc}
 8010488:	20000f3c 	.word	0x20000f3c

0801048c <_malloc_r>:
 801048c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010490:	1ccd      	adds	r5, r1, #3
 8010492:	f025 0503 	bic.w	r5, r5, #3
 8010496:	3508      	adds	r5, #8
 8010498:	2d0c      	cmp	r5, #12
 801049a:	bf38      	it	cc
 801049c:	250c      	movcc	r5, #12
 801049e:	2d00      	cmp	r5, #0
 80104a0:	4607      	mov	r7, r0
 80104a2:	db01      	blt.n	80104a8 <_malloc_r+0x1c>
 80104a4:	42a9      	cmp	r1, r5
 80104a6:	d905      	bls.n	80104b4 <_malloc_r+0x28>
 80104a8:	230c      	movs	r3, #12
 80104aa:	603b      	str	r3, [r7, #0]
 80104ac:	2600      	movs	r6, #0
 80104ae:	4630      	mov	r0, r6
 80104b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104b4:	4e2e      	ldr	r6, [pc, #184]	; (8010570 <_malloc_r+0xe4>)
 80104b6:	f000 faa3 	bl	8010a00 <__malloc_lock>
 80104ba:	6833      	ldr	r3, [r6, #0]
 80104bc:	461c      	mov	r4, r3
 80104be:	bb34      	cbnz	r4, 801050e <_malloc_r+0x82>
 80104c0:	4629      	mov	r1, r5
 80104c2:	4638      	mov	r0, r7
 80104c4:	f7ff ffc2 	bl	801044c <sbrk_aligned>
 80104c8:	1c43      	adds	r3, r0, #1
 80104ca:	4604      	mov	r4, r0
 80104cc:	d14d      	bne.n	801056a <_malloc_r+0xde>
 80104ce:	6834      	ldr	r4, [r6, #0]
 80104d0:	4626      	mov	r6, r4
 80104d2:	2e00      	cmp	r6, #0
 80104d4:	d140      	bne.n	8010558 <_malloc_r+0xcc>
 80104d6:	6823      	ldr	r3, [r4, #0]
 80104d8:	4631      	mov	r1, r6
 80104da:	4638      	mov	r0, r7
 80104dc:	eb04 0803 	add.w	r8, r4, r3
 80104e0:	f000 f9a2 	bl	8010828 <_sbrk_r>
 80104e4:	4580      	cmp	r8, r0
 80104e6:	d13a      	bne.n	801055e <_malloc_r+0xd2>
 80104e8:	6821      	ldr	r1, [r4, #0]
 80104ea:	3503      	adds	r5, #3
 80104ec:	1a6d      	subs	r5, r5, r1
 80104ee:	f025 0503 	bic.w	r5, r5, #3
 80104f2:	3508      	adds	r5, #8
 80104f4:	2d0c      	cmp	r5, #12
 80104f6:	bf38      	it	cc
 80104f8:	250c      	movcc	r5, #12
 80104fa:	4629      	mov	r1, r5
 80104fc:	4638      	mov	r0, r7
 80104fe:	f7ff ffa5 	bl	801044c <sbrk_aligned>
 8010502:	3001      	adds	r0, #1
 8010504:	d02b      	beq.n	801055e <_malloc_r+0xd2>
 8010506:	6823      	ldr	r3, [r4, #0]
 8010508:	442b      	add	r3, r5
 801050a:	6023      	str	r3, [r4, #0]
 801050c:	e00e      	b.n	801052c <_malloc_r+0xa0>
 801050e:	6822      	ldr	r2, [r4, #0]
 8010510:	1b52      	subs	r2, r2, r5
 8010512:	d41e      	bmi.n	8010552 <_malloc_r+0xc6>
 8010514:	2a0b      	cmp	r2, #11
 8010516:	d916      	bls.n	8010546 <_malloc_r+0xba>
 8010518:	1961      	adds	r1, r4, r5
 801051a:	42a3      	cmp	r3, r4
 801051c:	6025      	str	r5, [r4, #0]
 801051e:	bf18      	it	ne
 8010520:	6059      	strne	r1, [r3, #4]
 8010522:	6863      	ldr	r3, [r4, #4]
 8010524:	bf08      	it	eq
 8010526:	6031      	streq	r1, [r6, #0]
 8010528:	5162      	str	r2, [r4, r5]
 801052a:	604b      	str	r3, [r1, #4]
 801052c:	4638      	mov	r0, r7
 801052e:	f104 060b 	add.w	r6, r4, #11
 8010532:	f000 fa6b 	bl	8010a0c <__malloc_unlock>
 8010536:	f026 0607 	bic.w	r6, r6, #7
 801053a:	1d23      	adds	r3, r4, #4
 801053c:	1af2      	subs	r2, r6, r3
 801053e:	d0b6      	beq.n	80104ae <_malloc_r+0x22>
 8010540:	1b9b      	subs	r3, r3, r6
 8010542:	50a3      	str	r3, [r4, r2]
 8010544:	e7b3      	b.n	80104ae <_malloc_r+0x22>
 8010546:	6862      	ldr	r2, [r4, #4]
 8010548:	42a3      	cmp	r3, r4
 801054a:	bf0c      	ite	eq
 801054c:	6032      	streq	r2, [r6, #0]
 801054e:	605a      	strne	r2, [r3, #4]
 8010550:	e7ec      	b.n	801052c <_malloc_r+0xa0>
 8010552:	4623      	mov	r3, r4
 8010554:	6864      	ldr	r4, [r4, #4]
 8010556:	e7b2      	b.n	80104be <_malloc_r+0x32>
 8010558:	4634      	mov	r4, r6
 801055a:	6876      	ldr	r6, [r6, #4]
 801055c:	e7b9      	b.n	80104d2 <_malloc_r+0x46>
 801055e:	230c      	movs	r3, #12
 8010560:	603b      	str	r3, [r7, #0]
 8010562:	4638      	mov	r0, r7
 8010564:	f000 fa52 	bl	8010a0c <__malloc_unlock>
 8010568:	e7a1      	b.n	80104ae <_malloc_r+0x22>
 801056a:	6025      	str	r5, [r4, #0]
 801056c:	e7de      	b.n	801052c <_malloc_r+0xa0>
 801056e:	bf00      	nop
 8010570:	20000f38 	.word	0x20000f38

08010574 <__sfputc_r>:
 8010574:	6893      	ldr	r3, [r2, #8]
 8010576:	3b01      	subs	r3, #1
 8010578:	2b00      	cmp	r3, #0
 801057a:	b410      	push	{r4}
 801057c:	6093      	str	r3, [r2, #8]
 801057e:	da08      	bge.n	8010592 <__sfputc_r+0x1e>
 8010580:	6994      	ldr	r4, [r2, #24]
 8010582:	42a3      	cmp	r3, r4
 8010584:	db01      	blt.n	801058a <__sfputc_r+0x16>
 8010586:	290a      	cmp	r1, #10
 8010588:	d103      	bne.n	8010592 <__sfputc_r+0x1e>
 801058a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801058e:	f7fe ba03 	b.w	800e998 <__swbuf_r>
 8010592:	6813      	ldr	r3, [r2, #0]
 8010594:	1c58      	adds	r0, r3, #1
 8010596:	6010      	str	r0, [r2, #0]
 8010598:	7019      	strb	r1, [r3, #0]
 801059a:	4608      	mov	r0, r1
 801059c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105a0:	4770      	bx	lr

080105a2 <__sfputs_r>:
 80105a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105a4:	4606      	mov	r6, r0
 80105a6:	460f      	mov	r7, r1
 80105a8:	4614      	mov	r4, r2
 80105aa:	18d5      	adds	r5, r2, r3
 80105ac:	42ac      	cmp	r4, r5
 80105ae:	d101      	bne.n	80105b4 <__sfputs_r+0x12>
 80105b0:	2000      	movs	r0, #0
 80105b2:	e007      	b.n	80105c4 <__sfputs_r+0x22>
 80105b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105b8:	463a      	mov	r2, r7
 80105ba:	4630      	mov	r0, r6
 80105bc:	f7ff ffda 	bl	8010574 <__sfputc_r>
 80105c0:	1c43      	adds	r3, r0, #1
 80105c2:	d1f3      	bne.n	80105ac <__sfputs_r+0xa>
 80105c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080105c8 <_vfiprintf_r>:
 80105c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105cc:	460d      	mov	r5, r1
 80105ce:	b09d      	sub	sp, #116	; 0x74
 80105d0:	4614      	mov	r4, r2
 80105d2:	4698      	mov	r8, r3
 80105d4:	4606      	mov	r6, r0
 80105d6:	b118      	cbz	r0, 80105e0 <_vfiprintf_r+0x18>
 80105d8:	6983      	ldr	r3, [r0, #24]
 80105da:	b90b      	cbnz	r3, 80105e0 <_vfiprintf_r+0x18>
 80105dc:	f7ff fa30 	bl	800fa40 <__sinit>
 80105e0:	4b89      	ldr	r3, [pc, #548]	; (8010808 <_vfiprintf_r+0x240>)
 80105e2:	429d      	cmp	r5, r3
 80105e4:	d11b      	bne.n	801061e <_vfiprintf_r+0x56>
 80105e6:	6875      	ldr	r5, [r6, #4]
 80105e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80105ea:	07d9      	lsls	r1, r3, #31
 80105ec:	d405      	bmi.n	80105fa <_vfiprintf_r+0x32>
 80105ee:	89ab      	ldrh	r3, [r5, #12]
 80105f0:	059a      	lsls	r2, r3, #22
 80105f2:	d402      	bmi.n	80105fa <_vfiprintf_r+0x32>
 80105f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80105f6:	f7ff fac6 	bl	800fb86 <__retarget_lock_acquire_recursive>
 80105fa:	89ab      	ldrh	r3, [r5, #12]
 80105fc:	071b      	lsls	r3, r3, #28
 80105fe:	d501      	bpl.n	8010604 <_vfiprintf_r+0x3c>
 8010600:	692b      	ldr	r3, [r5, #16]
 8010602:	b9eb      	cbnz	r3, 8010640 <_vfiprintf_r+0x78>
 8010604:	4629      	mov	r1, r5
 8010606:	4630      	mov	r0, r6
 8010608:	f7fe fa18 	bl	800ea3c <__swsetup_r>
 801060c:	b1c0      	cbz	r0, 8010640 <_vfiprintf_r+0x78>
 801060e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010610:	07dc      	lsls	r4, r3, #31
 8010612:	d50e      	bpl.n	8010632 <_vfiprintf_r+0x6a>
 8010614:	f04f 30ff 	mov.w	r0, #4294967295
 8010618:	b01d      	add	sp, #116	; 0x74
 801061a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801061e:	4b7b      	ldr	r3, [pc, #492]	; (801080c <_vfiprintf_r+0x244>)
 8010620:	429d      	cmp	r5, r3
 8010622:	d101      	bne.n	8010628 <_vfiprintf_r+0x60>
 8010624:	68b5      	ldr	r5, [r6, #8]
 8010626:	e7df      	b.n	80105e8 <_vfiprintf_r+0x20>
 8010628:	4b79      	ldr	r3, [pc, #484]	; (8010810 <_vfiprintf_r+0x248>)
 801062a:	429d      	cmp	r5, r3
 801062c:	bf08      	it	eq
 801062e:	68f5      	ldreq	r5, [r6, #12]
 8010630:	e7da      	b.n	80105e8 <_vfiprintf_r+0x20>
 8010632:	89ab      	ldrh	r3, [r5, #12]
 8010634:	0598      	lsls	r0, r3, #22
 8010636:	d4ed      	bmi.n	8010614 <_vfiprintf_r+0x4c>
 8010638:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801063a:	f7ff faa5 	bl	800fb88 <__retarget_lock_release_recursive>
 801063e:	e7e9      	b.n	8010614 <_vfiprintf_r+0x4c>
 8010640:	2300      	movs	r3, #0
 8010642:	9309      	str	r3, [sp, #36]	; 0x24
 8010644:	2320      	movs	r3, #32
 8010646:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801064a:	f8cd 800c 	str.w	r8, [sp, #12]
 801064e:	2330      	movs	r3, #48	; 0x30
 8010650:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010814 <_vfiprintf_r+0x24c>
 8010654:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010658:	f04f 0901 	mov.w	r9, #1
 801065c:	4623      	mov	r3, r4
 801065e:	469a      	mov	sl, r3
 8010660:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010664:	b10a      	cbz	r2, 801066a <_vfiprintf_r+0xa2>
 8010666:	2a25      	cmp	r2, #37	; 0x25
 8010668:	d1f9      	bne.n	801065e <_vfiprintf_r+0x96>
 801066a:	ebba 0b04 	subs.w	fp, sl, r4
 801066e:	d00b      	beq.n	8010688 <_vfiprintf_r+0xc0>
 8010670:	465b      	mov	r3, fp
 8010672:	4622      	mov	r2, r4
 8010674:	4629      	mov	r1, r5
 8010676:	4630      	mov	r0, r6
 8010678:	f7ff ff93 	bl	80105a2 <__sfputs_r>
 801067c:	3001      	adds	r0, #1
 801067e:	f000 80aa 	beq.w	80107d6 <_vfiprintf_r+0x20e>
 8010682:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010684:	445a      	add	r2, fp
 8010686:	9209      	str	r2, [sp, #36]	; 0x24
 8010688:	f89a 3000 	ldrb.w	r3, [sl]
 801068c:	2b00      	cmp	r3, #0
 801068e:	f000 80a2 	beq.w	80107d6 <_vfiprintf_r+0x20e>
 8010692:	2300      	movs	r3, #0
 8010694:	f04f 32ff 	mov.w	r2, #4294967295
 8010698:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801069c:	f10a 0a01 	add.w	sl, sl, #1
 80106a0:	9304      	str	r3, [sp, #16]
 80106a2:	9307      	str	r3, [sp, #28]
 80106a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80106a8:	931a      	str	r3, [sp, #104]	; 0x68
 80106aa:	4654      	mov	r4, sl
 80106ac:	2205      	movs	r2, #5
 80106ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106b2:	4858      	ldr	r0, [pc, #352]	; (8010814 <_vfiprintf_r+0x24c>)
 80106b4:	f7ef fd94 	bl	80001e0 <memchr>
 80106b8:	9a04      	ldr	r2, [sp, #16]
 80106ba:	b9d8      	cbnz	r0, 80106f4 <_vfiprintf_r+0x12c>
 80106bc:	06d1      	lsls	r1, r2, #27
 80106be:	bf44      	itt	mi
 80106c0:	2320      	movmi	r3, #32
 80106c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80106c6:	0713      	lsls	r3, r2, #28
 80106c8:	bf44      	itt	mi
 80106ca:	232b      	movmi	r3, #43	; 0x2b
 80106cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80106d0:	f89a 3000 	ldrb.w	r3, [sl]
 80106d4:	2b2a      	cmp	r3, #42	; 0x2a
 80106d6:	d015      	beq.n	8010704 <_vfiprintf_r+0x13c>
 80106d8:	9a07      	ldr	r2, [sp, #28]
 80106da:	4654      	mov	r4, sl
 80106dc:	2000      	movs	r0, #0
 80106de:	f04f 0c0a 	mov.w	ip, #10
 80106e2:	4621      	mov	r1, r4
 80106e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106e8:	3b30      	subs	r3, #48	; 0x30
 80106ea:	2b09      	cmp	r3, #9
 80106ec:	d94e      	bls.n	801078c <_vfiprintf_r+0x1c4>
 80106ee:	b1b0      	cbz	r0, 801071e <_vfiprintf_r+0x156>
 80106f0:	9207      	str	r2, [sp, #28]
 80106f2:	e014      	b.n	801071e <_vfiprintf_r+0x156>
 80106f4:	eba0 0308 	sub.w	r3, r0, r8
 80106f8:	fa09 f303 	lsl.w	r3, r9, r3
 80106fc:	4313      	orrs	r3, r2
 80106fe:	9304      	str	r3, [sp, #16]
 8010700:	46a2      	mov	sl, r4
 8010702:	e7d2      	b.n	80106aa <_vfiprintf_r+0xe2>
 8010704:	9b03      	ldr	r3, [sp, #12]
 8010706:	1d19      	adds	r1, r3, #4
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	9103      	str	r1, [sp, #12]
 801070c:	2b00      	cmp	r3, #0
 801070e:	bfbb      	ittet	lt
 8010710:	425b      	neglt	r3, r3
 8010712:	f042 0202 	orrlt.w	r2, r2, #2
 8010716:	9307      	strge	r3, [sp, #28]
 8010718:	9307      	strlt	r3, [sp, #28]
 801071a:	bfb8      	it	lt
 801071c:	9204      	strlt	r2, [sp, #16]
 801071e:	7823      	ldrb	r3, [r4, #0]
 8010720:	2b2e      	cmp	r3, #46	; 0x2e
 8010722:	d10c      	bne.n	801073e <_vfiprintf_r+0x176>
 8010724:	7863      	ldrb	r3, [r4, #1]
 8010726:	2b2a      	cmp	r3, #42	; 0x2a
 8010728:	d135      	bne.n	8010796 <_vfiprintf_r+0x1ce>
 801072a:	9b03      	ldr	r3, [sp, #12]
 801072c:	1d1a      	adds	r2, r3, #4
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	9203      	str	r2, [sp, #12]
 8010732:	2b00      	cmp	r3, #0
 8010734:	bfb8      	it	lt
 8010736:	f04f 33ff 	movlt.w	r3, #4294967295
 801073a:	3402      	adds	r4, #2
 801073c:	9305      	str	r3, [sp, #20]
 801073e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010824 <_vfiprintf_r+0x25c>
 8010742:	7821      	ldrb	r1, [r4, #0]
 8010744:	2203      	movs	r2, #3
 8010746:	4650      	mov	r0, sl
 8010748:	f7ef fd4a 	bl	80001e0 <memchr>
 801074c:	b140      	cbz	r0, 8010760 <_vfiprintf_r+0x198>
 801074e:	2340      	movs	r3, #64	; 0x40
 8010750:	eba0 000a 	sub.w	r0, r0, sl
 8010754:	fa03 f000 	lsl.w	r0, r3, r0
 8010758:	9b04      	ldr	r3, [sp, #16]
 801075a:	4303      	orrs	r3, r0
 801075c:	3401      	adds	r4, #1
 801075e:	9304      	str	r3, [sp, #16]
 8010760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010764:	482c      	ldr	r0, [pc, #176]	; (8010818 <_vfiprintf_r+0x250>)
 8010766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801076a:	2206      	movs	r2, #6
 801076c:	f7ef fd38 	bl	80001e0 <memchr>
 8010770:	2800      	cmp	r0, #0
 8010772:	d03f      	beq.n	80107f4 <_vfiprintf_r+0x22c>
 8010774:	4b29      	ldr	r3, [pc, #164]	; (801081c <_vfiprintf_r+0x254>)
 8010776:	bb1b      	cbnz	r3, 80107c0 <_vfiprintf_r+0x1f8>
 8010778:	9b03      	ldr	r3, [sp, #12]
 801077a:	3307      	adds	r3, #7
 801077c:	f023 0307 	bic.w	r3, r3, #7
 8010780:	3308      	adds	r3, #8
 8010782:	9303      	str	r3, [sp, #12]
 8010784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010786:	443b      	add	r3, r7
 8010788:	9309      	str	r3, [sp, #36]	; 0x24
 801078a:	e767      	b.n	801065c <_vfiprintf_r+0x94>
 801078c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010790:	460c      	mov	r4, r1
 8010792:	2001      	movs	r0, #1
 8010794:	e7a5      	b.n	80106e2 <_vfiprintf_r+0x11a>
 8010796:	2300      	movs	r3, #0
 8010798:	3401      	adds	r4, #1
 801079a:	9305      	str	r3, [sp, #20]
 801079c:	4619      	mov	r1, r3
 801079e:	f04f 0c0a 	mov.w	ip, #10
 80107a2:	4620      	mov	r0, r4
 80107a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107a8:	3a30      	subs	r2, #48	; 0x30
 80107aa:	2a09      	cmp	r2, #9
 80107ac:	d903      	bls.n	80107b6 <_vfiprintf_r+0x1ee>
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d0c5      	beq.n	801073e <_vfiprintf_r+0x176>
 80107b2:	9105      	str	r1, [sp, #20]
 80107b4:	e7c3      	b.n	801073e <_vfiprintf_r+0x176>
 80107b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80107ba:	4604      	mov	r4, r0
 80107bc:	2301      	movs	r3, #1
 80107be:	e7f0      	b.n	80107a2 <_vfiprintf_r+0x1da>
 80107c0:	ab03      	add	r3, sp, #12
 80107c2:	9300      	str	r3, [sp, #0]
 80107c4:	462a      	mov	r2, r5
 80107c6:	4b16      	ldr	r3, [pc, #88]	; (8010820 <_vfiprintf_r+0x258>)
 80107c8:	a904      	add	r1, sp, #16
 80107ca:	4630      	mov	r0, r6
 80107cc:	f7fd fca4 	bl	800e118 <_printf_float>
 80107d0:	4607      	mov	r7, r0
 80107d2:	1c78      	adds	r0, r7, #1
 80107d4:	d1d6      	bne.n	8010784 <_vfiprintf_r+0x1bc>
 80107d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80107d8:	07d9      	lsls	r1, r3, #31
 80107da:	d405      	bmi.n	80107e8 <_vfiprintf_r+0x220>
 80107dc:	89ab      	ldrh	r3, [r5, #12]
 80107de:	059a      	lsls	r2, r3, #22
 80107e0:	d402      	bmi.n	80107e8 <_vfiprintf_r+0x220>
 80107e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80107e4:	f7ff f9d0 	bl	800fb88 <__retarget_lock_release_recursive>
 80107e8:	89ab      	ldrh	r3, [r5, #12]
 80107ea:	065b      	lsls	r3, r3, #25
 80107ec:	f53f af12 	bmi.w	8010614 <_vfiprintf_r+0x4c>
 80107f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80107f2:	e711      	b.n	8010618 <_vfiprintf_r+0x50>
 80107f4:	ab03      	add	r3, sp, #12
 80107f6:	9300      	str	r3, [sp, #0]
 80107f8:	462a      	mov	r2, r5
 80107fa:	4b09      	ldr	r3, [pc, #36]	; (8010820 <_vfiprintf_r+0x258>)
 80107fc:	a904      	add	r1, sp, #16
 80107fe:	4630      	mov	r0, r6
 8010800:	f7fd ff2e 	bl	800e660 <_printf_i>
 8010804:	e7e4      	b.n	80107d0 <_vfiprintf_r+0x208>
 8010806:	bf00      	nop
 8010808:	0801106c 	.word	0x0801106c
 801080c:	0801108c 	.word	0x0801108c
 8010810:	0801104c 	.word	0x0801104c
 8010814:	08011204 	.word	0x08011204
 8010818:	0801120e 	.word	0x0801120e
 801081c:	0800e119 	.word	0x0800e119
 8010820:	080105a3 	.word	0x080105a3
 8010824:	0801120a 	.word	0x0801120a

08010828 <_sbrk_r>:
 8010828:	b538      	push	{r3, r4, r5, lr}
 801082a:	4d06      	ldr	r5, [pc, #24]	; (8010844 <_sbrk_r+0x1c>)
 801082c:	2300      	movs	r3, #0
 801082e:	4604      	mov	r4, r0
 8010830:	4608      	mov	r0, r1
 8010832:	602b      	str	r3, [r5, #0]
 8010834:	f7f1 fef4 	bl	8002620 <_sbrk>
 8010838:	1c43      	adds	r3, r0, #1
 801083a:	d102      	bne.n	8010842 <_sbrk_r+0x1a>
 801083c:	682b      	ldr	r3, [r5, #0]
 801083e:	b103      	cbz	r3, 8010842 <_sbrk_r+0x1a>
 8010840:	6023      	str	r3, [r4, #0]
 8010842:	bd38      	pop	{r3, r4, r5, pc}
 8010844:	20000f40 	.word	0x20000f40

08010848 <__sread>:
 8010848:	b510      	push	{r4, lr}
 801084a:	460c      	mov	r4, r1
 801084c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010850:	f000 f8e2 	bl	8010a18 <_read_r>
 8010854:	2800      	cmp	r0, #0
 8010856:	bfab      	itete	ge
 8010858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801085a:	89a3      	ldrhlt	r3, [r4, #12]
 801085c:	181b      	addge	r3, r3, r0
 801085e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010862:	bfac      	ite	ge
 8010864:	6563      	strge	r3, [r4, #84]	; 0x54
 8010866:	81a3      	strhlt	r3, [r4, #12]
 8010868:	bd10      	pop	{r4, pc}

0801086a <__swrite>:
 801086a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801086e:	461f      	mov	r7, r3
 8010870:	898b      	ldrh	r3, [r1, #12]
 8010872:	05db      	lsls	r3, r3, #23
 8010874:	4605      	mov	r5, r0
 8010876:	460c      	mov	r4, r1
 8010878:	4616      	mov	r6, r2
 801087a:	d505      	bpl.n	8010888 <__swrite+0x1e>
 801087c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010880:	2302      	movs	r3, #2
 8010882:	2200      	movs	r2, #0
 8010884:	f000 f898 	bl	80109b8 <_lseek_r>
 8010888:	89a3      	ldrh	r3, [r4, #12]
 801088a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801088e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010892:	81a3      	strh	r3, [r4, #12]
 8010894:	4632      	mov	r2, r6
 8010896:	463b      	mov	r3, r7
 8010898:	4628      	mov	r0, r5
 801089a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801089e:	f000 b817 	b.w	80108d0 <_write_r>

080108a2 <__sseek>:
 80108a2:	b510      	push	{r4, lr}
 80108a4:	460c      	mov	r4, r1
 80108a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108aa:	f000 f885 	bl	80109b8 <_lseek_r>
 80108ae:	1c43      	adds	r3, r0, #1
 80108b0:	89a3      	ldrh	r3, [r4, #12]
 80108b2:	bf15      	itete	ne
 80108b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80108b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80108ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80108be:	81a3      	strheq	r3, [r4, #12]
 80108c0:	bf18      	it	ne
 80108c2:	81a3      	strhne	r3, [r4, #12]
 80108c4:	bd10      	pop	{r4, pc}

080108c6 <__sclose>:
 80108c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108ca:	f000 b831 	b.w	8010930 <_close_r>
	...

080108d0 <_write_r>:
 80108d0:	b538      	push	{r3, r4, r5, lr}
 80108d2:	4d07      	ldr	r5, [pc, #28]	; (80108f0 <_write_r+0x20>)
 80108d4:	4604      	mov	r4, r0
 80108d6:	4608      	mov	r0, r1
 80108d8:	4611      	mov	r1, r2
 80108da:	2200      	movs	r2, #0
 80108dc:	602a      	str	r2, [r5, #0]
 80108de:	461a      	mov	r2, r3
 80108e0:	f7f1 fe4d 	bl	800257e <_write>
 80108e4:	1c43      	adds	r3, r0, #1
 80108e6:	d102      	bne.n	80108ee <_write_r+0x1e>
 80108e8:	682b      	ldr	r3, [r5, #0]
 80108ea:	b103      	cbz	r3, 80108ee <_write_r+0x1e>
 80108ec:	6023      	str	r3, [r4, #0]
 80108ee:	bd38      	pop	{r3, r4, r5, pc}
 80108f0:	20000f40 	.word	0x20000f40

080108f4 <__assert_func>:
 80108f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80108f6:	4614      	mov	r4, r2
 80108f8:	461a      	mov	r2, r3
 80108fa:	4b09      	ldr	r3, [pc, #36]	; (8010920 <__assert_func+0x2c>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	4605      	mov	r5, r0
 8010900:	68d8      	ldr	r0, [r3, #12]
 8010902:	b14c      	cbz	r4, 8010918 <__assert_func+0x24>
 8010904:	4b07      	ldr	r3, [pc, #28]	; (8010924 <__assert_func+0x30>)
 8010906:	9100      	str	r1, [sp, #0]
 8010908:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801090c:	4906      	ldr	r1, [pc, #24]	; (8010928 <__assert_func+0x34>)
 801090e:	462b      	mov	r3, r5
 8010910:	f000 f81e 	bl	8010950 <fiprintf>
 8010914:	f000 f89f 	bl	8010a56 <abort>
 8010918:	4b04      	ldr	r3, [pc, #16]	; (801092c <__assert_func+0x38>)
 801091a:	461c      	mov	r4, r3
 801091c:	e7f3      	b.n	8010906 <__assert_func+0x12>
 801091e:	bf00      	nop
 8010920:	2000016c 	.word	0x2000016c
 8010924:	08011215 	.word	0x08011215
 8010928:	08011222 	.word	0x08011222
 801092c:	08011250 	.word	0x08011250

08010930 <_close_r>:
 8010930:	b538      	push	{r3, r4, r5, lr}
 8010932:	4d06      	ldr	r5, [pc, #24]	; (801094c <_close_r+0x1c>)
 8010934:	2300      	movs	r3, #0
 8010936:	4604      	mov	r4, r0
 8010938:	4608      	mov	r0, r1
 801093a:	602b      	str	r3, [r5, #0]
 801093c:	f7f1 fe3b 	bl	80025b6 <_close>
 8010940:	1c43      	adds	r3, r0, #1
 8010942:	d102      	bne.n	801094a <_close_r+0x1a>
 8010944:	682b      	ldr	r3, [r5, #0]
 8010946:	b103      	cbz	r3, 801094a <_close_r+0x1a>
 8010948:	6023      	str	r3, [r4, #0]
 801094a:	bd38      	pop	{r3, r4, r5, pc}
 801094c:	20000f40 	.word	0x20000f40

08010950 <fiprintf>:
 8010950:	b40e      	push	{r1, r2, r3}
 8010952:	b503      	push	{r0, r1, lr}
 8010954:	4601      	mov	r1, r0
 8010956:	ab03      	add	r3, sp, #12
 8010958:	4805      	ldr	r0, [pc, #20]	; (8010970 <fiprintf+0x20>)
 801095a:	f853 2b04 	ldr.w	r2, [r3], #4
 801095e:	6800      	ldr	r0, [r0, #0]
 8010960:	9301      	str	r3, [sp, #4]
 8010962:	f7ff fe31 	bl	80105c8 <_vfiprintf_r>
 8010966:	b002      	add	sp, #8
 8010968:	f85d eb04 	ldr.w	lr, [sp], #4
 801096c:	b003      	add	sp, #12
 801096e:	4770      	bx	lr
 8010970:	2000016c 	.word	0x2000016c

08010974 <_fstat_r>:
 8010974:	b538      	push	{r3, r4, r5, lr}
 8010976:	4d07      	ldr	r5, [pc, #28]	; (8010994 <_fstat_r+0x20>)
 8010978:	2300      	movs	r3, #0
 801097a:	4604      	mov	r4, r0
 801097c:	4608      	mov	r0, r1
 801097e:	4611      	mov	r1, r2
 8010980:	602b      	str	r3, [r5, #0]
 8010982:	f7f1 fe24 	bl	80025ce <_fstat>
 8010986:	1c43      	adds	r3, r0, #1
 8010988:	d102      	bne.n	8010990 <_fstat_r+0x1c>
 801098a:	682b      	ldr	r3, [r5, #0]
 801098c:	b103      	cbz	r3, 8010990 <_fstat_r+0x1c>
 801098e:	6023      	str	r3, [r4, #0]
 8010990:	bd38      	pop	{r3, r4, r5, pc}
 8010992:	bf00      	nop
 8010994:	20000f40 	.word	0x20000f40

08010998 <_isatty_r>:
 8010998:	b538      	push	{r3, r4, r5, lr}
 801099a:	4d06      	ldr	r5, [pc, #24]	; (80109b4 <_isatty_r+0x1c>)
 801099c:	2300      	movs	r3, #0
 801099e:	4604      	mov	r4, r0
 80109a0:	4608      	mov	r0, r1
 80109a2:	602b      	str	r3, [r5, #0]
 80109a4:	f7f1 fe23 	bl	80025ee <_isatty>
 80109a8:	1c43      	adds	r3, r0, #1
 80109aa:	d102      	bne.n	80109b2 <_isatty_r+0x1a>
 80109ac:	682b      	ldr	r3, [r5, #0]
 80109ae:	b103      	cbz	r3, 80109b2 <_isatty_r+0x1a>
 80109b0:	6023      	str	r3, [r4, #0]
 80109b2:	bd38      	pop	{r3, r4, r5, pc}
 80109b4:	20000f40 	.word	0x20000f40

080109b8 <_lseek_r>:
 80109b8:	b538      	push	{r3, r4, r5, lr}
 80109ba:	4d07      	ldr	r5, [pc, #28]	; (80109d8 <_lseek_r+0x20>)
 80109bc:	4604      	mov	r4, r0
 80109be:	4608      	mov	r0, r1
 80109c0:	4611      	mov	r1, r2
 80109c2:	2200      	movs	r2, #0
 80109c4:	602a      	str	r2, [r5, #0]
 80109c6:	461a      	mov	r2, r3
 80109c8:	f7f1 fe1c 	bl	8002604 <_lseek>
 80109cc:	1c43      	adds	r3, r0, #1
 80109ce:	d102      	bne.n	80109d6 <_lseek_r+0x1e>
 80109d0:	682b      	ldr	r3, [r5, #0]
 80109d2:	b103      	cbz	r3, 80109d6 <_lseek_r+0x1e>
 80109d4:	6023      	str	r3, [r4, #0]
 80109d6:	bd38      	pop	{r3, r4, r5, pc}
 80109d8:	20000f40 	.word	0x20000f40

080109dc <__ascii_mbtowc>:
 80109dc:	b082      	sub	sp, #8
 80109de:	b901      	cbnz	r1, 80109e2 <__ascii_mbtowc+0x6>
 80109e0:	a901      	add	r1, sp, #4
 80109e2:	b142      	cbz	r2, 80109f6 <__ascii_mbtowc+0x1a>
 80109e4:	b14b      	cbz	r3, 80109fa <__ascii_mbtowc+0x1e>
 80109e6:	7813      	ldrb	r3, [r2, #0]
 80109e8:	600b      	str	r3, [r1, #0]
 80109ea:	7812      	ldrb	r2, [r2, #0]
 80109ec:	1e10      	subs	r0, r2, #0
 80109ee:	bf18      	it	ne
 80109f0:	2001      	movne	r0, #1
 80109f2:	b002      	add	sp, #8
 80109f4:	4770      	bx	lr
 80109f6:	4610      	mov	r0, r2
 80109f8:	e7fb      	b.n	80109f2 <__ascii_mbtowc+0x16>
 80109fa:	f06f 0001 	mvn.w	r0, #1
 80109fe:	e7f8      	b.n	80109f2 <__ascii_mbtowc+0x16>

08010a00 <__malloc_lock>:
 8010a00:	4801      	ldr	r0, [pc, #4]	; (8010a08 <__malloc_lock+0x8>)
 8010a02:	f7ff b8c0 	b.w	800fb86 <__retarget_lock_acquire_recursive>
 8010a06:	bf00      	nop
 8010a08:	20000f34 	.word	0x20000f34

08010a0c <__malloc_unlock>:
 8010a0c:	4801      	ldr	r0, [pc, #4]	; (8010a14 <__malloc_unlock+0x8>)
 8010a0e:	f7ff b8bb 	b.w	800fb88 <__retarget_lock_release_recursive>
 8010a12:	bf00      	nop
 8010a14:	20000f34 	.word	0x20000f34

08010a18 <_read_r>:
 8010a18:	b538      	push	{r3, r4, r5, lr}
 8010a1a:	4d07      	ldr	r5, [pc, #28]	; (8010a38 <_read_r+0x20>)
 8010a1c:	4604      	mov	r4, r0
 8010a1e:	4608      	mov	r0, r1
 8010a20:	4611      	mov	r1, r2
 8010a22:	2200      	movs	r2, #0
 8010a24:	602a      	str	r2, [r5, #0]
 8010a26:	461a      	mov	r2, r3
 8010a28:	f7f1 fd8c 	bl	8002544 <_read>
 8010a2c:	1c43      	adds	r3, r0, #1
 8010a2e:	d102      	bne.n	8010a36 <_read_r+0x1e>
 8010a30:	682b      	ldr	r3, [r5, #0]
 8010a32:	b103      	cbz	r3, 8010a36 <_read_r+0x1e>
 8010a34:	6023      	str	r3, [r4, #0]
 8010a36:	bd38      	pop	{r3, r4, r5, pc}
 8010a38:	20000f40 	.word	0x20000f40

08010a3c <__ascii_wctomb>:
 8010a3c:	b149      	cbz	r1, 8010a52 <__ascii_wctomb+0x16>
 8010a3e:	2aff      	cmp	r2, #255	; 0xff
 8010a40:	bf85      	ittet	hi
 8010a42:	238a      	movhi	r3, #138	; 0x8a
 8010a44:	6003      	strhi	r3, [r0, #0]
 8010a46:	700a      	strbls	r2, [r1, #0]
 8010a48:	f04f 30ff 	movhi.w	r0, #4294967295
 8010a4c:	bf98      	it	ls
 8010a4e:	2001      	movls	r0, #1
 8010a50:	4770      	bx	lr
 8010a52:	4608      	mov	r0, r1
 8010a54:	4770      	bx	lr

08010a56 <abort>:
 8010a56:	b508      	push	{r3, lr}
 8010a58:	2006      	movs	r0, #6
 8010a5a:	f000 f82b 	bl	8010ab4 <raise>
 8010a5e:	2001      	movs	r0, #1
 8010a60:	f7f1 fd66 	bl	8002530 <_exit>

08010a64 <_raise_r>:
 8010a64:	291f      	cmp	r1, #31
 8010a66:	b538      	push	{r3, r4, r5, lr}
 8010a68:	4604      	mov	r4, r0
 8010a6a:	460d      	mov	r5, r1
 8010a6c:	d904      	bls.n	8010a78 <_raise_r+0x14>
 8010a6e:	2316      	movs	r3, #22
 8010a70:	6003      	str	r3, [r0, #0]
 8010a72:	f04f 30ff 	mov.w	r0, #4294967295
 8010a76:	bd38      	pop	{r3, r4, r5, pc}
 8010a78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010a7a:	b112      	cbz	r2, 8010a82 <_raise_r+0x1e>
 8010a7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010a80:	b94b      	cbnz	r3, 8010a96 <_raise_r+0x32>
 8010a82:	4620      	mov	r0, r4
 8010a84:	f000 f830 	bl	8010ae8 <_getpid_r>
 8010a88:	462a      	mov	r2, r5
 8010a8a:	4601      	mov	r1, r0
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a92:	f000 b817 	b.w	8010ac4 <_kill_r>
 8010a96:	2b01      	cmp	r3, #1
 8010a98:	d00a      	beq.n	8010ab0 <_raise_r+0x4c>
 8010a9a:	1c59      	adds	r1, r3, #1
 8010a9c:	d103      	bne.n	8010aa6 <_raise_r+0x42>
 8010a9e:	2316      	movs	r3, #22
 8010aa0:	6003      	str	r3, [r0, #0]
 8010aa2:	2001      	movs	r0, #1
 8010aa4:	e7e7      	b.n	8010a76 <_raise_r+0x12>
 8010aa6:	2400      	movs	r4, #0
 8010aa8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010aac:	4628      	mov	r0, r5
 8010aae:	4798      	blx	r3
 8010ab0:	2000      	movs	r0, #0
 8010ab2:	e7e0      	b.n	8010a76 <_raise_r+0x12>

08010ab4 <raise>:
 8010ab4:	4b02      	ldr	r3, [pc, #8]	; (8010ac0 <raise+0xc>)
 8010ab6:	4601      	mov	r1, r0
 8010ab8:	6818      	ldr	r0, [r3, #0]
 8010aba:	f7ff bfd3 	b.w	8010a64 <_raise_r>
 8010abe:	bf00      	nop
 8010ac0:	2000016c 	.word	0x2000016c

08010ac4 <_kill_r>:
 8010ac4:	b538      	push	{r3, r4, r5, lr}
 8010ac6:	4d07      	ldr	r5, [pc, #28]	; (8010ae4 <_kill_r+0x20>)
 8010ac8:	2300      	movs	r3, #0
 8010aca:	4604      	mov	r4, r0
 8010acc:	4608      	mov	r0, r1
 8010ace:	4611      	mov	r1, r2
 8010ad0:	602b      	str	r3, [r5, #0]
 8010ad2:	f7f1 fd1d 	bl	8002510 <_kill>
 8010ad6:	1c43      	adds	r3, r0, #1
 8010ad8:	d102      	bne.n	8010ae0 <_kill_r+0x1c>
 8010ada:	682b      	ldr	r3, [r5, #0]
 8010adc:	b103      	cbz	r3, 8010ae0 <_kill_r+0x1c>
 8010ade:	6023      	str	r3, [r4, #0]
 8010ae0:	bd38      	pop	{r3, r4, r5, pc}
 8010ae2:	bf00      	nop
 8010ae4:	20000f40 	.word	0x20000f40

08010ae8 <_getpid_r>:
 8010ae8:	f7f1 bd0a 	b.w	8002500 <_getpid>

08010aec <_init>:
 8010aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010aee:	bf00      	nop
 8010af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010af2:	bc08      	pop	{r3}
 8010af4:	469e      	mov	lr, r3
 8010af6:	4770      	bx	lr

08010af8 <_fini>:
 8010af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010afa:	bf00      	nop
 8010afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010afe:	bc08      	pop	{r3}
 8010b00:	469e      	mov	lr, r3
 8010b02:	4770      	bx	lr
