{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671193576846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671193576861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 12:26:16 2022 " "Processing started: Fri Dec 16 12:26:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671193576861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193576861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193576861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671193577242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671193577242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leone/downloads/lsd_2223i_lab5_rev_24_11/int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leone/downloads/lsd_2223i_lab5_rev_24_11/int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/int7seg.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/int7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586027 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/int7seg.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/int7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leone/downloads/lsd_2223i_lab5_rev_24_11/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leone/downloads/lsd_2223i_lab5_rev_24_11/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFuntion " "Found design unit 1: decoderHex-logicFuntion" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/decoderHex.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/decoderHex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586033 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/decoderHex.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arq_Full_Adder " "Found design unit 1: Full_Adder-arq_Full_Adder" {  } { { "../lab4/Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "../lab4/Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/semi_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/semi_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semi_Adder-arq_semi_Adder " "Found design unit 1: semi_Adder-arq_semi_Adder" {  } { { "../lab4/semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586036 ""} { "Info" "ISGN_ENTITY_NAME" "1 semi_Adder " "Found entity 1: semi_Adder" {  } { { "../lab4/semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arq_MUX2_1 " "Found design unit 1: MUX2_1-arq_MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/MUX2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586038 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-arq_Reg " "Found design unit 1: Reg-arq_Reg" {  } { { "Reg.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountUp-arq_CountUp " "Found design unit 1: CountUp-arq_CountUp" {  } { { "CountUp.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586042 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountUp " "Found entity 1: CountUp" {  } { { "CountUp.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leone/downloads/lsd_2223i_lab5_rev_24_11/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leone/downloads/lsd_2223i_lab5_rev_24_11/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/clkDIV.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/clkDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586043 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/clkDIV.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/clkDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leone/downloads/lsd_2223i_lab5_rev_24_11/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leone/downloads/lsd_2223i_lab5_rev_24_11/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/FFD.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586045 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/FFD.vhd" "" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-arq_Contador " "Found design unit 1: Contador-arq_Contador" {  } { { "Contador.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671193586045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193586045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador " "Elaborating entity \"Contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671193586073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:UclkDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:UclkDIV\"" {  } { { "Contador.vhd" "UclkDIV" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountUp CountUp:UCountUp " "Elaborating entity \"CountUp\" for hierarchy \"CountUp:UCountUp\"" {  } { { "Contador.vhd" "UCountUp" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586073 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 1 4 CountUp.vhd(48) " "VHDL Incomplete Partial Association warning at CountUp.vhd(48): port or argument \"A\" has 1/4 unassociated elements" {  } { { "CountUp.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 48 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1671193586073 "|Contador|CountUp:UCountUp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder CountUp:UCountUp\|Full_Adder:UFull_Adder " "Elaborating entity \"Full_Adder\" for hierarchy \"CountUp:UCountUp\|Full_Adder:UFull_Adder\"" {  } { { "CountUp.vhd" "UFull_Adder" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semi_Adder CountUp:UCountUp\|Full_Adder:UFull_Adder\|semi_Adder:Usemi_Adder_1 " "Elaborating entity \"semi_Adder\" for hierarchy \"CountUp:UCountUp\|Full_Adder:UFull_Adder\|semi_Adder:Usemi_Adder_1\"" {  } { { "../lab4/Full_Adder.vhd" "Usemi_Adder_1" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 CountUp:UCountUp\|MUX2_1:UMux2_1_0 " "Elaborating entity \"MUX2_1\" for hierarchy \"CountUp:UCountUp\|MUX2_1:UMux2_1_0\"" {  } { { "CountUp.vhd" "UMux2_1_0" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg CountUp:UCountUp\|Reg:UReg " "Elaborating entity \"Reg\" for hierarchy \"CountUp:UCountUp\|Reg:UReg\"" {  } { { "CountUp.vhd" "UReg" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD CountUp:UCountUp\|Reg:UReg\|FFD:UFFD_0 " "Elaborating entity \"FFD\" for hierarchy \"CountUp:UCountUp\|Reg:UReg\|FFD:UFFD_0\"" {  } { { "Reg.vhd" "UFFD_0" { Text "C:/Leonel/isel/lsd/lab5/Reg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderHex decoderHex:UdecoderHEX " "Elaborating entity \"decoderHex\" for hierarchy \"decoderHex:UdecoderHEX\"" {  } { { "Contador.vhd" "UdecoderHEX" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int7seg decoderHex:UdecoderHEX\|int7seg:U0 " "Elaborating entity \"int7seg\" for hierarchy \"decoderHex:UdecoderHEX\|int7seg:U0\"" {  } { { "../../../../Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/decoderHex.vhd" "U0" { Text "C:/Users/leone/Downloads/LSD_2223i_LAB5_rev_24_11/decoderHex.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193586111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] VCC " "Pin \"R\[7\]\" is stuck at VCC" {  } { { "Contador.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671193586675 "|Contador|R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671193586675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671193586770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671193587292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671193587292 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CE " "No output dependent on input pin \"CE\"" {  } { { "Contador.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Contador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671193587388 "|Contador|CE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671193587388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671193587388 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671193587388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671193587388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671193587388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671193587420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 12:26:27 2022 " "Processing ended: Fri Dec 16 12:26:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671193587420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671193587420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671193587420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671193587420 ""}
