{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474770474856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474770474859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 23:27:54 2016 " "Processing started: Sat Sep 24 23:27:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474770474859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1474770474859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1474770474859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_100c_slow.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_100c_slow.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770475825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_-40c_slow.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_-40c_slow.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770475885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_min_1000mv_-40c_fast.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_min_1000mv_-40c_fast.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770475940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770476000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_100c_vhd_slow.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_100c_vhd_slow.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770476069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_-40c_vhd_slow.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_-40c_vhd_slow.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770476139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_min_1000mv_-40c_vhd_fast.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_min_1000mv_-40c_vhd_fast.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770476216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_vhd.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_vhd.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474770476285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474770477309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 23:27:57 2016 " "Processing ended: Sat Sep 24 23:27:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474770477309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474770477309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474770477309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1474770477309 ""}
