$date
	Sat Aug 16 14:00:14 2025
$end
$version
	QuestaSim Version 2024.3_1
$end
$timescale
	1ps
$end

$scope module tb_pipeline_blockdesign $end
$var integer 32 ! i $end
$var wire 1 " done_flag_o $end
$var wire 1 # dout_o [31] $end
$var wire 1 $ dout_o [30] $end
$var wire 1 % dout_o [29] $end
$var wire 1 & dout_o [28] $end
$var wire 1 ' dout_o [27] $end
$var wire 1 ( dout_o [26] $end
$var wire 1 ) dout_o [25] $end
$var wire 1 * dout_o [24] $end
$var wire 1 + dout_o [23] $end
$var wire 1 , dout_o [22] $end
$var wire 1 - dout_o [21] $end
$var wire 1 . dout_o [20] $end
$var wire 1 / dout_o [19] $end
$var wire 1 0 dout_o [18] $end
$var wire 1 1 dout_o [17] $end
$var wire 1 2 dout_o [16] $end
$var wire 1 3 dout_o [15] $end
$var wire 1 4 dout_o [14] $end
$var wire 1 5 dout_o [13] $end
$var wire 1 6 dout_o [12] $end
$var wire 1 7 dout_o [11] $end
$var wire 1 8 dout_o [10] $end
$var wire 1 9 dout_o [9] $end
$var wire 1 : dout_o [8] $end
$var wire 1 ; dout_o [7] $end
$var wire 1 < dout_o [6] $end
$var wire 1 = dout_o [5] $end
$var wire 1 > dout_o [4] $end
$var wire 1 ? dout_o [3] $end
$var wire 1 @ dout_o [2] $end
$var wire 1 A dout_o [1] $end
$var wire 1 B dout_o [0] $end
$var reg 1 C clk $end
$var reg 32 D din_i [31:0] $end
$var reg 1 E start_flag_i $end

$scope module uut $end
$var wire 1 F din_i [31] $end
$var wire 1 G din_i [30] $end
$var wire 1 H din_i [29] $end
$var wire 1 I din_i [28] $end
$var wire 1 J din_i [27] $end
$var wire 1 K din_i [26] $end
$var wire 1 L din_i [25] $end
$var wire 1 M din_i [24] $end
$var wire 1 N din_i [23] $end
$var wire 1 O din_i [22] $end
$var wire 1 P din_i [21] $end
$var wire 1 Q din_i [20] $end
$var wire 1 R din_i [19] $end
$var wire 1 S din_i [18] $end
$var wire 1 T din_i [17] $end
$var wire 1 U din_i [16] $end
$var wire 1 V din_i [15] $end
$var wire 1 W din_i [14] $end
$var wire 1 X din_i [13] $end
$var wire 1 Y din_i [12] $end
$var wire 1 Z din_i [11] $end
$var wire 1 [ din_i [10] $end
$var wire 1 \ din_i [9] $end
$var wire 1 ] din_i [8] $end
$var wire 1 ^ din_i [7] $end
$var wire 1 _ din_i [6] $end
$var wire 1 ` din_i [5] $end
$var wire 1 a din_i [4] $end
$var wire 1 b din_i [3] $end
$var wire 1 c din_i [2] $end
$var wire 1 d din_i [1] $end
$var wire 1 e din_i [0] $end
$var wire 1 " done_flag_o $end
$var wire 1 # dout_o [31] $end
$var wire 1 $ dout_o [30] $end
$var wire 1 % dout_o [29] $end
$var wire 1 & dout_o [28] $end
$var wire 1 ' dout_o [27] $end
$var wire 1 ( dout_o [26] $end
$var wire 1 ) dout_o [25] $end
$var wire 1 * dout_o [24] $end
$var wire 1 + dout_o [23] $end
$var wire 1 , dout_o [22] $end
$var wire 1 - dout_o [21] $end
$var wire 1 . dout_o [20] $end
$var wire 1 / dout_o [19] $end
$var wire 1 0 dout_o [18] $end
$var wire 1 1 dout_o [17] $end
$var wire 1 2 dout_o [16] $end
$var wire 1 3 dout_o [15] $end
$var wire 1 4 dout_o [14] $end
$var wire 1 5 dout_o [13] $end
$var wire 1 6 dout_o [12] $end
$var wire 1 7 dout_o [11] $end
$var wire 1 8 dout_o [10] $end
$var wire 1 9 dout_o [9] $end
$var wire 1 : dout_o [8] $end
$var wire 1 ; dout_o [7] $end
$var wire 1 < dout_o [6] $end
$var wire 1 = dout_o [5] $end
$var wire 1 > dout_o [4] $end
$var wire 1 ? dout_o [3] $end
$var wire 1 @ dout_o [2] $end
$var wire 1 A dout_o [1] $end
$var wire 1 B dout_o [0] $end
$var wire 1 f start_flag_i $end
$var reg 1 g clk $end
$var reg 1 h reset $end

$scope module design_1_i $end
$var wire 1 i axis2fifo_0_data_ready $end
$var wire 1 j axis2fifo_0_dout [31] $end
$var wire 1 k axis2fifo_0_dout [30] $end
$var wire 1 l axis2fifo_0_dout [29] $end
$var wire 1 m axis2fifo_0_dout [28] $end
$var wire 1 n axis2fifo_0_dout [27] $end
$var wire 1 o axis2fifo_0_dout [26] $end
$var wire 1 p axis2fifo_0_dout [25] $end
$var wire 1 q axis2fifo_0_dout [24] $end
$var wire 1 r axis2fifo_0_dout [23] $end
$var wire 1 s axis2fifo_0_dout [22] $end
$var wire 1 t axis2fifo_0_dout [21] $end
$var wire 1 u axis2fifo_0_dout [20] $end
$var wire 1 v axis2fifo_0_dout [19] $end
$var wire 1 w axis2fifo_0_dout [18] $end
$var wire 1 x axis2fifo_0_dout [17] $end
$var wire 1 y axis2fifo_0_dout [16] $end
$var wire 1 z axis2fifo_0_dout [15] $end
$var wire 1 { axis2fifo_0_dout [14] $end
$var wire 1 | axis2fifo_0_dout [13] $end
$var wire 1 } axis2fifo_0_dout [12] $end
$var wire 1 ~ axis2fifo_0_dout [11] $end
$var wire 1 !! axis2fifo_0_dout [10] $end
$var wire 1 "! axis2fifo_0_dout [9] $end
$var wire 1 #! axis2fifo_0_dout [8] $end
$var wire 1 $! axis2fifo_0_dout [7] $end
$var wire 1 %! axis2fifo_0_dout [6] $end
$var wire 1 &! axis2fifo_0_dout [5] $end
$var wire 1 '! axis2fifo_0_dout [4] $end
$var wire 1 (! axis2fifo_0_dout [3] $end
$var wire 1 )! axis2fifo_0_dout [2] $end
$var wire 1 *! axis2fifo_0_dout [1] $end
$var wire 1 +! axis2fifo_0_dout [0] $end
$var wire 1 ,! bit_reverse_accel_1_m_axis_TDATA [31] $end
$var wire 1 -! bit_reverse_accel_1_m_axis_TDATA [30] $end
$var wire 1 .! bit_reverse_accel_1_m_axis_TDATA [29] $end
$var wire 1 /! bit_reverse_accel_1_m_axis_TDATA [28] $end
$var wire 1 0! bit_reverse_accel_1_m_axis_TDATA [27] $end
$var wire 1 1! bit_reverse_accel_1_m_axis_TDATA [26] $end
$var wire 1 2! bit_reverse_accel_1_m_axis_TDATA [25] $end
$var wire 1 3! bit_reverse_accel_1_m_axis_TDATA [24] $end
$var wire 1 4! bit_reverse_accel_1_m_axis_TDATA [23] $end
$var wire 1 5! bit_reverse_accel_1_m_axis_TDATA [22] $end
$var wire 1 6! bit_reverse_accel_1_m_axis_TDATA [21] $end
$var wire 1 7! bit_reverse_accel_1_m_axis_TDATA [20] $end
$var wire 1 8! bit_reverse_accel_1_m_axis_TDATA [19] $end
$var wire 1 9! bit_reverse_accel_1_m_axis_TDATA [18] $end
$var wire 1 :! bit_reverse_accel_1_m_axis_TDATA [17] $end
$var wire 1 ;! bit_reverse_accel_1_m_axis_TDATA [16] $end
$var wire 1 <! bit_reverse_accel_1_m_axis_TDATA [15] $end
$var wire 1 =! bit_reverse_accel_1_m_axis_TDATA [14] $end
$var wire 1 >! bit_reverse_accel_1_m_axis_TDATA [13] $end
$var wire 1 ?! bit_reverse_accel_1_m_axis_TDATA [12] $end
$var wire 1 @! bit_reverse_accel_1_m_axis_TDATA [11] $end
$var wire 1 A! bit_reverse_accel_1_m_axis_TDATA [10] $end
$var wire 1 B! bit_reverse_accel_1_m_axis_TDATA [9] $end
$var wire 1 C! bit_reverse_accel_1_m_axis_TDATA [8] $end
$var wire 1 D! bit_reverse_accel_1_m_axis_TDATA [7] $end
$var wire 1 E! bit_reverse_accel_1_m_axis_TDATA [6] $end
$var wire 1 F! bit_reverse_accel_1_m_axis_TDATA [5] $end
$var wire 1 G! bit_reverse_accel_1_m_axis_TDATA [4] $end
$var wire 1 H! bit_reverse_accel_1_m_axis_TDATA [3] $end
$var wire 1 I! bit_reverse_accel_1_m_axis_TDATA [2] $end
$var wire 1 J! bit_reverse_accel_1_m_axis_TDATA [1] $end
$var wire 1 K! bit_reverse_accel_1_m_axis_TDATA [0] $end
$var wire 1 L! bit_reverse_accel_1_m_axis_TLAST $end
$var wire 1 M! bit_reverse_accel_1_s_axis_TREADY $end
$var wire 1 N! clk $end
$var wire 1 O! clk_1 $end
$var wire 1 P! din_0_1 [31] $end
$var wire 1 Q! din_0_1 [30] $end
$var wire 1 R! din_0_1 [29] $end
$var wire 1 S! din_0_1 [28] $end
$var wire 1 T! din_0_1 [27] $end
$var wire 1 U! din_0_1 [26] $end
$var wire 1 V! din_0_1 [25] $end
$var wire 1 W! din_0_1 [24] $end
$var wire 1 X! din_0_1 [23] $end
$var wire 1 Y! din_0_1 [22] $end
$var wire 1 Z! din_0_1 [21] $end
$var wire 1 [! din_0_1 [20] $end
$var wire 1 \! din_0_1 [19] $end
$var wire 1 ]! din_0_1 [18] $end
$var wire 1 ^! din_0_1 [17] $end
$var wire 1 _! din_0_1 [16] $end
$var wire 1 `! din_0_1 [15] $end
$var wire 1 a! din_0_1 [14] $end
$var wire 1 b! din_0_1 [13] $end
$var wire 1 c! din_0_1 [12] $end
$var wire 1 d! din_0_1 [11] $end
$var wire 1 e! din_0_1 [10] $end
$var wire 1 f! din_0_1 [9] $end
$var wire 1 g! din_0_1 [8] $end
$var wire 1 h! din_0_1 [7] $end
$var wire 1 i! din_0_1 [6] $end
$var wire 1 j! din_0_1 [5] $end
$var wire 1 k! din_0_1 [4] $end
$var wire 1 l! din_0_1 [3] $end
$var wire 1 m! din_0_1 [2] $end
$var wire 1 n! din_0_1 [1] $end
$var wire 1 o! din_0_1 [0] $end
$var wire 1 F din_i [31] $end
$var wire 1 G din_i [30] $end
$var wire 1 H din_i [29] $end
$var wire 1 I din_i [28] $end
$var wire 1 J din_i [27] $end
$var wire 1 K din_i [26] $end
$var wire 1 L din_i [25] $end
$var wire 1 M din_i [24] $end
$var wire 1 N din_i [23] $end
$var wire 1 O din_i [22] $end
$var wire 1 P din_i [21] $end
$var wire 1 Q din_i [20] $end
$var wire 1 R din_i [19] $end
$var wire 1 S din_i [18] $end
$var wire 1 T din_i [17] $end
$var wire 1 U din_i [16] $end
$var wire 1 V din_i [15] $end
$var wire 1 W din_i [14] $end
$var wire 1 X din_i [13] $end
$var wire 1 Y din_i [12] $end
$var wire 1 Z din_i [11] $end
$var wire 1 [ din_i [10] $end
$var wire 1 \ din_i [9] $end
$var wire 1 ] din_i [8] $end
$var wire 1 ^ din_i [7] $end
$var wire 1 _ din_i [6] $end
$var wire 1 ` din_i [5] $end
$var wire 1 a din_i [4] $end
$var wire 1 b din_i [3] $end
$var wire 1 c din_i [2] $end
$var wire 1 d din_i [1] $end
$var wire 1 e din_i [0] $end
$var wire 1 " done_flag_o $end
$var wire 1 # dout_o [31] $end
$var wire 1 $ dout_o [30] $end
$var wire 1 % dout_o [29] $end
$var wire 1 & dout_o [28] $end
$var wire 1 ' dout_o [27] $end
$var wire 1 ( dout_o [26] $end
$var wire 1 ) dout_o [25] $end
$var wire 1 * dout_o [24] $end
$var wire 1 + dout_o [23] $end
$var wire 1 , dout_o [22] $end
$var wire 1 - dout_o [21] $end
$var wire 1 . dout_o [20] $end
$var wire 1 / dout_o [19] $end
$var wire 1 0 dout_o [18] $end
$var wire 1 1 dout_o [17] $end
$var wire 1 2 dout_o [16] $end
$var wire 1 3 dout_o [15] $end
$var wire 1 4 dout_o [14] $end
$var wire 1 5 dout_o [13] $end
$var wire 1 6 dout_o [12] $end
$var wire 1 7 dout_o [11] $end
$var wire 1 8 dout_o [10] $end
$var wire 1 9 dout_o [9] $end
$var wire 1 : dout_o [8] $end
$var wire 1 ; dout_o [7] $end
$var wire 1 < dout_o [6] $end
$var wire 1 = dout_o [5] $end
$var wire 1 > dout_o [4] $end
$var wire 1 ? dout_o [3] $end
$var wire 1 @ dout_o [2] $end
$var wire 1 A dout_o [1] $end
$var wire 1 B dout_o [0] $end
$var wire 1 p! fifo2axis_0_s_axis_tdata [31] $end
$var wire 1 q! fifo2axis_0_s_axis_tdata [30] $end
$var wire 1 r! fifo2axis_0_s_axis_tdata [29] $end
$var wire 1 s! fifo2axis_0_s_axis_tdata [28] $end
$var wire 1 t! fifo2axis_0_s_axis_tdata [27] $end
$var wire 1 u! fifo2axis_0_s_axis_tdata [26] $end
$var wire 1 v! fifo2axis_0_s_axis_tdata [25] $end
$var wire 1 w! fifo2axis_0_s_axis_tdata [24] $end
$var wire 1 x! fifo2axis_0_s_axis_tdata [23] $end
$var wire 1 y! fifo2axis_0_s_axis_tdata [22] $end
$var wire 1 z! fifo2axis_0_s_axis_tdata [21] $end
$var wire 1 {! fifo2axis_0_s_axis_tdata [20] $end
$var wire 1 |! fifo2axis_0_s_axis_tdata [19] $end
$var wire 1 }! fifo2axis_0_s_axis_tdata [18] $end
$var wire 1 ~! fifo2axis_0_s_axis_tdata [17] $end
$var wire 1 !" fifo2axis_0_s_axis_tdata [16] $end
$var wire 1 "" fifo2axis_0_s_axis_tdata [15] $end
$var wire 1 #" fifo2axis_0_s_axis_tdata [14] $end
$var wire 1 $" fifo2axis_0_s_axis_tdata [13] $end
$var wire 1 %" fifo2axis_0_s_axis_tdata [12] $end
$var wire 1 &" fifo2axis_0_s_axis_tdata [11] $end
$var wire 1 '" fifo2axis_0_s_axis_tdata [10] $end
$var wire 1 (" fifo2axis_0_s_axis_tdata [9] $end
$var wire 1 )" fifo2axis_0_s_axis_tdata [8] $end
$var wire 1 *" fifo2axis_0_s_axis_tdata [7] $end
$var wire 1 +" fifo2axis_0_s_axis_tdata [6] $end
$var wire 1 ," fifo2axis_0_s_axis_tdata [5] $end
$var wire 1 -" fifo2axis_0_s_axis_tdata [4] $end
$var wire 1 ." fifo2axis_0_s_axis_tdata [3] $end
$var wire 1 /" fifo2axis_0_s_axis_tdata [2] $end
$var wire 1 0" fifo2axis_0_s_axis_tdata [1] $end
$var wire 1 1" fifo2axis_0_s_axis_tdata [0] $end
$var wire 1 2" fifo2axis_0_s_axis_tvalid $end
$var wire 1 3" fifo2axis_0_start_accel $end
$var wire 1 4" reset $end
$var wire 1 5" reset_1 $end
$var wire 1 f start_flag_i $end
$var wire 1 6" wr_en_0_1 $end

$scope module axis2fifo_0 $end
$var wire 1 O! clk $end
$var wire 1 i done $end
$var wire 1 j dout [31] $end
$var wire 1 k dout [30] $end
$var wire 1 l dout [29] $end
$var wire 1 m dout [28] $end
$var wire 1 n dout [27] $end
$var wire 1 o dout [26] $end
$var wire 1 p dout [25] $end
$var wire 1 q dout [24] $end
$var wire 1 r dout [23] $end
$var wire 1 s dout [22] $end
$var wire 1 t dout [21] $end
$var wire 1 u dout [20] $end
$var wire 1 v dout [19] $end
$var wire 1 w dout [18] $end
$var wire 1 x dout [17] $end
$var wire 1 y dout [16] $end
$var wire 1 z dout [15] $end
$var wire 1 { dout [14] $end
$var wire 1 | dout [13] $end
$var wire 1 } dout [12] $end
$var wire 1 ~ dout [11] $end
$var wire 1 !! dout [10] $end
$var wire 1 "! dout [9] $end
$var wire 1 #! dout [8] $end
$var wire 1 $! dout [7] $end
$var wire 1 %! dout [6] $end
$var wire 1 &! dout [5] $end
$var wire 1 '! dout [4] $end
$var wire 1 (! dout [3] $end
$var wire 1 )! dout [2] $end
$var wire 1 *! dout [1] $end
$var wire 1 +! dout [0] $end
$var wire 1 L! last $end
$var wire 1 5" rst $end
$var wire 1 ,! s_axis_tdata [31] $end
$var wire 1 -! s_axis_tdata [30] $end
$var wire 1 .! s_axis_tdata [29] $end
$var wire 1 /! s_axis_tdata [28] $end
$var wire 1 0! s_axis_tdata [27] $end
$var wire 1 1! s_axis_tdata [26] $end
$var wire 1 2! s_axis_tdata [25] $end
$var wire 1 3! s_axis_tdata [24] $end
$var wire 1 4! s_axis_tdata [23] $end
$var wire 1 5! s_axis_tdata [22] $end
$var wire 1 6! s_axis_tdata [21] $end
$var wire 1 7! s_axis_tdata [20] $end
$var wire 1 8! s_axis_tdata [19] $end
$var wire 1 9! s_axis_tdata [18] $end
$var wire 1 :! s_axis_tdata [17] $end
$var wire 1 ;! s_axis_tdata [16] $end
$var wire 1 <! s_axis_tdata [15] $end
$var wire 1 =! s_axis_tdata [14] $end
$var wire 1 >! s_axis_tdata [13] $end
$var wire 1 ?! s_axis_tdata [12] $end
$var wire 1 @! s_axis_tdata [11] $end
$var wire 1 A! s_axis_tdata [10] $end
$var wire 1 B! s_axis_tdata [9] $end
$var wire 1 C! s_axis_tdata [8] $end
$var wire 1 D! s_axis_tdata [7] $end
$var wire 1 E! s_axis_tdata [6] $end
$var wire 1 F! s_axis_tdata [5] $end
$var wire 1 G! s_axis_tdata [4] $end
$var wire 1 H! s_axis_tdata [3] $end
$var wire 1 I! s_axis_tdata [2] $end
$var wire 1 J! s_axis_tdata [1] $end
$var wire 1 K! s_axis_tdata [0] $end

$scope module inst $end
$var integer 32 7" i $end
$var wire 1 O! clk $end
$var wire 1 L! last $end
$var wire 1 5" rst $end
$var wire 1 ,! s_axis_tdata [31] $end
$var wire 1 -! s_axis_tdata [30] $end
$var wire 1 .! s_axis_tdata [29] $end
$var wire 1 /! s_axis_tdata [28] $end
$var wire 1 0! s_axis_tdata [27] $end
$var wire 1 1! s_axis_tdata [26] $end
$var wire 1 2! s_axis_tdata [25] $end
$var wire 1 3! s_axis_tdata [24] $end
$var wire 1 4! s_axis_tdata [23] $end
$var wire 1 5! s_axis_tdata [22] $end
$var wire 1 6! s_axis_tdata [21] $end
$var wire 1 7! s_axis_tdata [20] $end
$var wire 1 8! s_axis_tdata [19] $end
$var wire 1 9! s_axis_tdata [18] $end
$var wire 1 :! s_axis_tdata [17] $end
$var wire 1 ;! s_axis_tdata [16] $end
$var wire 1 <! s_axis_tdata [15] $end
$var wire 1 =! s_axis_tdata [14] $end
$var wire 1 >! s_axis_tdata [13] $end
$var wire 1 ?! s_axis_tdata [12] $end
$var wire 1 @! s_axis_tdata [11] $end
$var wire 1 A! s_axis_tdata [10] $end
$var wire 1 B! s_axis_tdata [9] $end
$var wire 1 C! s_axis_tdata [8] $end
$var wire 1 D! s_axis_tdata [7] $end
$var wire 1 E! s_axis_tdata [6] $end
$var wire 1 F! s_axis_tdata [5] $end
$var wire 1 G! s_axis_tdata [4] $end
$var wire 1 H! s_axis_tdata [3] $end
$var wire 1 I! s_axis_tdata [2] $end
$var wire 1 J! s_axis_tdata [1] $end
$var wire 1 K! s_axis_tdata [0] $end
$var parameter 32 8" DATA_WIDTH $end
$var parameter 32 9" DEPTH $end
$var parameter 3 :" DONE $end
$var parameter 3 ;" IDLE $end
$var parameter 3 <" READ_STREAM $end
$var parameter 3 =" SEND_OUTSIDE $end
$var parameter 32 >" THRESHOLD $end
$var reg 2 ?" buffer_index [1:0] $end
$var reg 1 @" done $end
$var reg 32 A" dout [31:0] $end
$var reg 3 B" next_state [2:0] $end
$var reg 3 C" state [2:0] $end
$upscope $end
$upscope $end

$scope module bit_reverse_accel_1 $end
$var wire 1 O! ap_clk $end
$var wire 1 3" ap_rst_n $end
$var wire 1 ,! m_axis_TDATA [31] $end
$var wire 1 -! m_axis_TDATA [30] $end
$var wire 1 .! m_axis_TDATA [29] $end
$var wire 1 /! m_axis_TDATA [28] $end
$var wire 1 0! m_axis_TDATA [27] $end
$var wire 1 1! m_axis_TDATA [26] $end
$var wire 1 2! m_axis_TDATA [25] $end
$var wire 1 3! m_axis_TDATA [24] $end
$var wire 1 4! m_axis_TDATA [23] $end
$var wire 1 5! m_axis_TDATA [22] $end
$var wire 1 6! m_axis_TDATA [21] $end
$var wire 1 7! m_axis_TDATA [20] $end
$var wire 1 8! m_axis_TDATA [19] $end
$var wire 1 9! m_axis_TDATA [18] $end
$var wire 1 :! m_axis_TDATA [17] $end
$var wire 1 ;! m_axis_TDATA [16] $end
$var wire 1 <! m_axis_TDATA [15] $end
$var wire 1 =! m_axis_TDATA [14] $end
$var wire 1 >! m_axis_TDATA [13] $end
$var wire 1 ?! m_axis_TDATA [12] $end
$var wire 1 @! m_axis_TDATA [11] $end
$var wire 1 A! m_axis_TDATA [10] $end
$var wire 1 B! m_axis_TDATA [9] $end
$var wire 1 C! m_axis_TDATA [8] $end
$var wire 1 D! m_axis_TDATA [7] $end
$var wire 1 E! m_axis_TDATA [6] $end
$var wire 1 F! m_axis_TDATA [5] $end
$var wire 1 G! m_axis_TDATA [4] $end
$var wire 1 H! m_axis_TDATA [3] $end
$var wire 1 I! m_axis_TDATA [2] $end
$var wire 1 J! m_axis_TDATA [1] $end
$var wire 1 K! m_axis_TDATA [0] $end
$var wire 1 D" m_axis_TKEEP [3] $end
$var wire 1 E" m_axis_TKEEP [2] $end
$var wire 1 F" m_axis_TKEEP [1] $end
$var wire 1 G" m_axis_TKEEP [0] $end
$var wire 1 L! m_axis_TLAST $end
$var wire 1 H" m_axis_TREADY $end
$var wire 1 I" m_axis_TSTRB [3] $end
$var wire 1 J" m_axis_TSTRB [2] $end
$var wire 1 K" m_axis_TSTRB [1] $end
$var wire 1 L" m_axis_TSTRB [0] $end
$var wire 1 M" m_axis_TVALID $end
$var wire 1 p! s_axis_TDATA [31] $end
$var wire 1 q! s_axis_TDATA [30] $end
$var wire 1 r! s_axis_TDATA [29] $end
$var wire 1 s! s_axis_TDATA [28] $end
$var wire 1 t! s_axis_TDATA [27] $end
$var wire 1 u! s_axis_TDATA [26] $end
$var wire 1 v! s_axis_TDATA [25] $end
$var wire 1 w! s_axis_TDATA [24] $end
$var wire 1 x! s_axis_TDATA [23] $end
$var wire 1 y! s_axis_TDATA [22] $end
$var wire 1 z! s_axis_TDATA [21] $end
$var wire 1 {! s_axis_TDATA [20] $end
$var wire 1 |! s_axis_TDATA [19] $end
$var wire 1 }! s_axis_TDATA [18] $end
$var wire 1 ~! s_axis_TDATA [17] $end
$var wire 1 !" s_axis_TDATA [16] $end
$var wire 1 "" s_axis_TDATA [15] $end
$var wire 1 #" s_axis_TDATA [14] $end
$var wire 1 $" s_axis_TDATA [13] $end
$var wire 1 %" s_axis_TDATA [12] $end
$var wire 1 &" s_axis_TDATA [11] $end
$var wire 1 '" s_axis_TDATA [10] $end
$var wire 1 (" s_axis_TDATA [9] $end
$var wire 1 )" s_axis_TDATA [8] $end
$var wire 1 *" s_axis_TDATA [7] $end
$var wire 1 +" s_axis_TDATA [6] $end
$var wire 1 ," s_axis_TDATA [5] $end
$var wire 1 -" s_axis_TDATA [4] $end
$var wire 1 ." s_axis_TDATA [3] $end
$var wire 1 /" s_axis_TDATA [2] $end
$var wire 1 0" s_axis_TDATA [1] $end
$var wire 1 1" s_axis_TDATA [0] $end
$var wire 1 N" s_axis_TKEEP [3] $end
$var wire 1 O" s_axis_TKEEP [2] $end
$var wire 1 P" s_axis_TKEEP [1] $end
$var wire 1 Q" s_axis_TKEEP [0] $end
$var wire 1 R" s_axis_TLAST $end
$var wire 1 M! s_axis_TREADY $end
$var wire 1 S" s_axis_TSTRB [3] $end
$var wire 1 T" s_axis_TSTRB [2] $end
$var wire 1 U" s_axis_TSTRB [1] $end
$var wire 1 V" s_axis_TSTRB [0] $end
$var wire 1 2" s_axis_TVALID $end

$scope module inst $end
$var integer 32 W" ap_tvar_int_0 $end
$var wire 1 X" ap_CS_fsm_pp0_stage0 $end
$var wire 1 Y" ap_CS_fsm_pp0_stage1 $end
$var wire 1 Z" ap_CS_fsm_pp0_stage2 $end
$var wire 1 [" ap_CS_fsm_pp0_stage3 $end
$var wire 1 \" ap_block_pp0_stage0 $end
$var wire 1 ]" ap_block_pp0_stage1 $end
$var wire 1 ^" ap_block_pp0_stage2 $end
$var wire 1 _" ap_block_pp0_stage3 $end
$var wire 1 `" ap_ce_reg $end
$var wire 1 O! ap_clk $end
$var wire 1 a" ap_enable_pp0 $end
$var wire 1 b" ap_reset_idle_pp0 $end
$var wire 1 3" ap_rst_n $end
$var wire 1 c" axis_block_sigs [1] $end
$var wire 1 d" axis_block_sigs [0] $end
$var wire 1 e" inst_block_sigs $end
$var wire 1 f" inst_idle_sigs $end
$var wire 1 g" kernel_block $end
$var wire 1 h" kernel_monitor_clock $end
$var wire 1 i" kernel_monitor_report $end
$var wire 1 j" kernel_monitor_reset $end
$var wire 1 ,! m_axis_TDATA [31] $end
$var wire 1 -! m_axis_TDATA [30] $end
$var wire 1 .! m_axis_TDATA [29] $end
$var wire 1 /! m_axis_TDATA [28] $end
$var wire 1 0! m_axis_TDATA [27] $end
$var wire 1 1! m_axis_TDATA [26] $end
$var wire 1 2! m_axis_TDATA [25] $end
$var wire 1 3! m_axis_TDATA [24] $end
$var wire 1 4! m_axis_TDATA [23] $end
$var wire 1 5! m_axis_TDATA [22] $end
$var wire 1 6! m_axis_TDATA [21] $end
$var wire 1 7! m_axis_TDATA [20] $end
$var wire 1 8! m_axis_TDATA [19] $end
$var wire 1 9! m_axis_TDATA [18] $end
$var wire 1 :! m_axis_TDATA [17] $end
$var wire 1 ;! m_axis_TDATA [16] $end
$var wire 1 <! m_axis_TDATA [15] $end
$var wire 1 =! m_axis_TDATA [14] $end
$var wire 1 >! m_axis_TDATA [13] $end
$var wire 1 ?! m_axis_TDATA [12] $end
$var wire 1 @! m_axis_TDATA [11] $end
$var wire 1 A! m_axis_TDATA [10] $end
$var wire 1 B! m_axis_TDATA [9] $end
$var wire 1 C! m_axis_TDATA [8] $end
$var wire 1 D! m_axis_TDATA [7] $end
$var wire 1 E! m_axis_TDATA [6] $end
$var wire 1 F! m_axis_TDATA [5] $end
$var wire 1 G! m_axis_TDATA [4] $end
$var wire 1 H! m_axis_TDATA [3] $end
$var wire 1 I! m_axis_TDATA [2] $end
$var wire 1 J! m_axis_TDATA [1] $end
$var wire 1 K! m_axis_TDATA [0] $end
$var wire 1 D" m_axis_TKEEP [3] $end
$var wire 1 E" m_axis_TKEEP [2] $end
$var wire 1 F" m_axis_TKEEP [1] $end
$var wire 1 G" m_axis_TKEEP [0] $end
$var wire 1 k" m_axis_TKEEP_int_regslice [3] $end
$var wire 1 l" m_axis_TKEEP_int_regslice [2] $end
$var wire 1 m" m_axis_TKEEP_int_regslice [1] $end
$var wire 1 n" m_axis_TKEEP_int_regslice [0] $end
$var wire 1 L! m_axis_TLAST $end
$var wire 1 H" m_axis_TREADY $end
$var wire 1 o" m_axis_TREADY_int_regslice $end
$var wire 1 I" m_axis_TSTRB [3] $end
$var wire 1 J" m_axis_TSTRB [2] $end
$var wire 1 K" m_axis_TSTRB [1] $end
$var wire 1 L" m_axis_TSTRB [0] $end
$var wire 1 p" m_axis_TSTRB_int_regslice [3] $end
$var wire 1 q" m_axis_TSTRB_int_regslice [2] $end
$var wire 1 r" m_axis_TSTRB_int_regslice [1] $end
$var wire 1 s" m_axis_TSTRB_int_regslice [0] $end
$var wire 1 M" m_axis_TVALID $end
$var wire 1 t" regslice_both_m_axis_V_data_V_U_apdone_blk $end
$var wire 1 u" regslice_both_m_axis_V_data_V_U_vld_out $end
$var wire 1 v" regslice_both_m_axis_V_keep_V_U_ack_in_dummy $end
$var wire 1 w" regslice_both_m_axis_V_keep_V_U_apdone_blk $end
$var wire 1 x" regslice_both_m_axis_V_keep_V_U_vld_out $end
$var wire 1 y" regslice_both_m_axis_V_last_V_U_ack_in_dummy $end
$var wire 1 z" regslice_both_m_axis_V_last_V_U_apdone_blk $end
$var wire 1 {" regslice_both_m_axis_V_last_V_U_vld_out $end
$var wire 1 |" regslice_both_m_axis_V_strb_V_U_ack_in_dummy $end
$var wire 1 }" regslice_both_m_axis_V_strb_V_U_apdone_blk $end
$var wire 1 ~" regslice_both_m_axis_V_strb_V_U_vld_out $end
$var wire 1 !# regslice_both_s_axis_V_data_V_U_ack_in $end
$var wire 1 "# regslice_both_s_axis_V_data_V_U_apdone_blk $end
$var wire 1 ## regslice_both_s_axis_V_keep_V_U_ack_in $end
$var wire 1 $# regslice_both_s_axis_V_keep_V_U_apdone_blk $end
$var wire 1 %# regslice_both_s_axis_V_keep_V_U_vld_out $end
$var wire 1 &# regslice_both_s_axis_V_last_V_U_ack_in $end
$var wire 1 '# regslice_both_s_axis_V_last_V_U_apdone_blk $end
$var wire 1 (# regslice_both_s_axis_V_last_V_U_vld_out $end
$var wire 1 )# regslice_both_s_axis_V_strb_V_U_ack_in $end
$var wire 1 *# regslice_both_s_axis_V_strb_V_U_apdone_blk $end
$var wire 1 +# regslice_both_s_axis_V_strb_V_U_vld_out $end
$var wire 1 p! s_axis_TDATA [31] $end
$var wire 1 q! s_axis_TDATA [30] $end
$var wire 1 r! s_axis_TDATA [29] $end
$var wire 1 s! s_axis_TDATA [28] $end
$var wire 1 t! s_axis_TDATA [27] $end
$var wire 1 u! s_axis_TDATA [26] $end
$var wire 1 v! s_axis_TDATA [25] $end
$var wire 1 w! s_axis_TDATA [24] $end
$var wire 1 x! s_axis_TDATA [23] $end
$var wire 1 y! s_axis_TDATA [22] $end
$var wire 1 z! s_axis_TDATA [21] $end
$var wire 1 {! s_axis_TDATA [20] $end
$var wire 1 |! s_axis_TDATA [19] $end
$var wire 1 }! s_axis_TDATA [18] $end
$var wire 1 ~! s_axis_TDATA [17] $end
$var wire 1 !" s_axis_TDATA [16] $end
$var wire 1 "" s_axis_TDATA [15] $end
$var wire 1 #" s_axis_TDATA [14] $end
$var wire 1 $" s_axis_TDATA [13] $end
$var wire 1 %" s_axis_TDATA [12] $end
$var wire 1 &" s_axis_TDATA [11] $end
$var wire 1 '" s_axis_TDATA [10] $end
$var wire 1 (" s_axis_TDATA [9] $end
$var wire 1 )" s_axis_TDATA [8] $end
$var wire 1 *" s_axis_TDATA [7] $end
$var wire 1 +" s_axis_TDATA [6] $end
$var wire 1 ," s_axis_TDATA [5] $end
$var wire 1 -" s_axis_TDATA [4] $end
$var wire 1 ." s_axis_TDATA [3] $end
$var wire 1 /" s_axis_TDATA [2] $end
$var wire 1 0" s_axis_TDATA [1] $end
$var wire 1 1" s_axis_TDATA [0] $end
$var wire 1 ,# s_axis_TDATA_int_regslice [31] $end
$var wire 1 -# s_axis_TDATA_int_regslice [30] $end
$var wire 1 .# s_axis_TDATA_int_regslice [29] $end
$var wire 1 /# s_axis_TDATA_int_regslice [28] $end
$var wire 1 0# s_axis_TDATA_int_regslice [27] $end
$var wire 1 1# s_axis_TDATA_int_regslice [26] $end
$var wire 1 2# s_axis_TDATA_int_regslice [25] $end
$var wire 1 3# s_axis_TDATA_int_regslice [24] $end
$var wire 1 4# s_axis_TDATA_int_regslice [23] $end
$var wire 1 5# s_axis_TDATA_int_regslice [22] $end
$var wire 1 6# s_axis_TDATA_int_regslice [21] $end
$var wire 1 7# s_axis_TDATA_int_regslice [20] $end
$var wire 1 8# s_axis_TDATA_int_regslice [19] $end
$var wire 1 9# s_axis_TDATA_int_regslice [18] $end
$var wire 1 :# s_axis_TDATA_int_regslice [17] $end
$var wire 1 ;# s_axis_TDATA_int_regslice [16] $end
$var wire 1 <# s_axis_TDATA_int_regslice [15] $end
$var wire 1 =# s_axis_TDATA_int_regslice [14] $end
$var wire 1 ># s_axis_TDATA_int_regslice [13] $end
$var wire 1 ?# s_axis_TDATA_int_regslice [12] $end
$var wire 1 @# s_axis_TDATA_int_regslice [11] $end
$var wire 1 A# s_axis_TDATA_int_regslice [10] $end
$var wire 1 B# s_axis_TDATA_int_regslice [9] $end
$var wire 1 C# s_axis_TDATA_int_regslice [8] $end
$var wire 1 D# s_axis_TDATA_int_regslice [7] $end
$var wire 1 E# s_axis_TDATA_int_regslice [6] $end
$var wire 1 F# s_axis_TDATA_int_regslice [5] $end
$var wire 1 G# s_axis_TDATA_int_regslice [4] $end
$var wire 1 H# s_axis_TDATA_int_regslice [3] $end
$var wire 1 I# s_axis_TDATA_int_regslice [2] $end
$var wire 1 J# s_axis_TDATA_int_regslice [1] $end
$var wire 1 K# s_axis_TDATA_int_regslice [0] $end
$var wire 1 N" s_axis_TKEEP [3] $end
$var wire 1 O" s_axis_TKEEP [2] $end
$var wire 1 P" s_axis_TKEEP [1] $end
$var wire 1 Q" s_axis_TKEEP [0] $end
$var wire 1 L# s_axis_TKEEP_int_regslice [3] $end
$var wire 1 M# s_axis_TKEEP_int_regslice [2] $end
$var wire 1 N# s_axis_TKEEP_int_regslice [1] $end
$var wire 1 O# s_axis_TKEEP_int_regslice [0] $end
$var wire 1 R" s_axis_TLAST $end
$var wire 1 P# s_axis_TLAST_int_regslice $end
$var wire 1 M! s_axis_TREADY $end
$var wire 1 S" s_axis_TSTRB [3] $end
$var wire 1 T" s_axis_TSTRB [2] $end
$var wire 1 U" s_axis_TSTRB [1] $end
$var wire 1 V" s_axis_TSTRB [0] $end
$var wire 1 Q# s_axis_TSTRB_int_regslice [3] $end
$var wire 1 R# s_axis_TSTRB_int_regslice [2] $end
$var wire 1 S# s_axis_TSTRB_int_regslice [1] $end
$var wire 1 T# s_axis_TSTRB_int_regslice [0] $end
$var wire 1 2" s_axis_TVALID $end
$var wire 1 U# s_axis_TVALID_int_regslice $end
$var parameter 4 V# ap_ST_fsm_pp0_stage0 $end
$var parameter 4 W# ap_ST_fsm_pp0_stage1 $end
$var parameter 4 X# ap_ST_fsm_pp0_stage2 $end
$var parameter 4 Y# ap_ST_fsm_pp0_stage3 $end
$var reg 4 Z# ap_CS_fsm [3:0] $end
$var reg 4 [# ap_NS_fsm [3:0] $end
$var reg 1 \# ap_block_pp0_stage0_01001 $end
$var reg 1 ]# ap_block_pp0_stage0_11001 $end
$var reg 1 ^# ap_block_pp0_stage0_subdone $end
$var reg 1 _# ap_block_pp0_stage1_01001 $end
$var reg 1 `# ap_block_pp0_stage1_11001 $end
$var reg 1 a# ap_block_pp0_stage1_subdone $end
$var reg 1 b# ap_block_pp0_stage2_01001 $end
$var reg 1 c# ap_block_pp0_stage2_11001 $end
$var reg 1 d# ap_block_pp0_stage2_subdone $end
$var reg 1 e# ap_block_pp0_stage3_01001 $end
$var reg 1 f# ap_block_pp0_stage3_11001 $end
$var reg 1 g# ap_block_pp0_stage3_subdone $end
$var reg 1 h# ap_block_state1_pp0_stage0_iter0 $end
$var reg 1 i# ap_block_state2_pp0_stage1_iter0 $end
$var reg 1 j# ap_block_state3_pp0_stage2_iter0 $end
$var reg 1 k# ap_block_state4_pp0_stage3_iter0 $end
$var reg 1 l# ap_block_state5_pp0_stage0_iter1 $end
$var reg 1 m# ap_enable_reg_pp0_iter1 $end
$var reg 1 n# ap_idle_pp0 $end
$var reg 1 o# ap_rst_n_inv $end
$var reg 1 p# find_kernel_block $end
$var reg 1 q# m_axis_TDATA_blk_n $end
$var reg 32 r# m_axis_TDATA_int_regslice [31:0] $end
$var reg 1 s# m_axis_TLAST_int_regslice [0:0] $end
$var reg 1 t# m_axis_TVALID_int_regslice $end
$var reg 1 u# s_axis_TDATA_blk_n $end
$var reg 1 v# s_axis_TREADY_int_regslice $end

$scope module bit_reverse_accel_hls_deadlock_idx0_monitor_U $end
$var wire 1 c" axis_block_sigs [1] $end
$var wire 1 d" axis_block_sigs [0] $end
$var wire 1 g" block $end
$var wire 1 h" clock $end
$var wire 1 e" inst_block_sigs $end
$var wire 1 f" inst_idle_sigs $end
$var wire 1 w# pp_is_axis_block $end
$var wire 1 j" reset $end
$var reg 1 x# monitor_find_block $end
$upscope $end

$scope module regslice_both_m_axis_V_data_V_U $end
$var wire 1 y# B_V_data_1_ack_in $end
$var wire 1 z# B_V_data_1_ack_out $end
$var wire 32 {# B_V_data_1_data_in [31:0] $end
$var wire 1 |# B_V_data_1_load_A $end
$var wire 1 }# B_V_data_1_load_B $end
$var wire 1 ~# B_V_data_1_sel $end
$var wire 1 !$ B_V_data_1_state_cmp_full $end
$var wire 1 "$ B_V_data_1_vld_in $end
$var wire 1 #$ B_V_data_1_vld_out $end
$var wire 1 $$ B_V_data_1_vld_reg $end
$var wire 1 o" ack_in $end
$var wire 1 H" ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 %$ ap_rst $end
$var wire 1 t" apdone_blk $end
$var wire 1 &$ data_in [31] $end
$var wire 1 '$ data_in [30] $end
$var wire 1 ($ data_in [29] $end
$var wire 1 )$ data_in [28] $end
$var wire 1 *$ data_in [27] $end
$var wire 1 +$ data_in [26] $end
$var wire 1 ,$ data_in [25] $end
$var wire 1 -$ data_in [24] $end
$var wire 1 .$ data_in [23] $end
$var wire 1 /$ data_in [22] $end
$var wire 1 0$ data_in [21] $end
$var wire 1 1$ data_in [20] $end
$var wire 1 2$ data_in [19] $end
$var wire 1 3$ data_in [18] $end
$var wire 1 4$ data_in [17] $end
$var wire 1 5$ data_in [16] $end
$var wire 1 6$ data_in [15] $end
$var wire 1 7$ data_in [14] $end
$var wire 1 8$ data_in [13] $end
$var wire 1 9$ data_in [12] $end
$var wire 1 :$ data_in [11] $end
$var wire 1 ;$ data_in [10] $end
$var wire 1 <$ data_in [9] $end
$var wire 1 =$ data_in [8] $end
$var wire 1 >$ data_in [7] $end
$var wire 1 ?$ data_in [6] $end
$var wire 1 @$ data_in [5] $end
$var wire 1 A$ data_in [4] $end
$var wire 1 B$ data_in [3] $end
$var wire 1 C$ data_in [2] $end
$var wire 1 D$ data_in [1] $end
$var wire 1 E$ data_in [0] $end
$var wire 1 ,! data_out [31] $end
$var wire 1 -! data_out [30] $end
$var wire 1 .! data_out [29] $end
$var wire 1 /! data_out [28] $end
$var wire 1 0! data_out [27] $end
$var wire 1 1! data_out [26] $end
$var wire 1 2! data_out [25] $end
$var wire 1 3! data_out [24] $end
$var wire 1 4! data_out [23] $end
$var wire 1 5! data_out [22] $end
$var wire 1 6! data_out [21] $end
$var wire 1 7! data_out [20] $end
$var wire 1 8! data_out [19] $end
$var wire 1 9! data_out [18] $end
$var wire 1 :! data_out [17] $end
$var wire 1 ;! data_out [16] $end
$var wire 1 <! data_out [15] $end
$var wire 1 =! data_out [14] $end
$var wire 1 >! data_out [13] $end
$var wire 1 ?! data_out [12] $end
$var wire 1 @! data_out [11] $end
$var wire 1 A! data_out [10] $end
$var wire 1 B! data_out [9] $end
$var wire 1 C! data_out [8] $end
$var wire 1 D! data_out [7] $end
$var wire 1 E! data_out [6] $end
$var wire 1 F! data_out [5] $end
$var wire 1 G! data_out [4] $end
$var wire 1 H! data_out [3] $end
$var wire 1 I! data_out [2] $end
$var wire 1 J! data_out [1] $end
$var wire 1 K! data_out [0] $end
$var wire 1 F$ vld_in $end
$var wire 1 u" vld_out $end
$var parameter 32 G$ DataWidth $end
$var reg 32 H$ B_V_data_1_data_out [31:0] $end
$var reg 32 I$ B_V_data_1_payload_A [31:0] $end
$var reg 32 J$ B_V_data_1_payload_B [31:0] $end
$var reg 1 K$ B_V_data_1_sel_rd $end
$var reg 1 L$ B_V_data_1_sel_wr $end
$var reg 2 M$ B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_m_axis_V_keep_V_U $end
$var wire 1 N$ B_V_data_1_ack_in $end
$var wire 1 O$ B_V_data_1_ack_out $end
$var wire 4 P$ B_V_data_1_data_in [3:0] $end
$var wire 1 Q$ B_V_data_1_load_A $end
$var wire 1 R$ B_V_data_1_load_B $end
$var wire 1 S$ B_V_data_1_sel $end
$var wire 1 T$ B_V_data_1_state_cmp_full $end
$var wire 1 U$ B_V_data_1_vld_in $end
$var wire 1 V$ B_V_data_1_vld_out $end
$var wire 1 W$ B_V_data_1_vld_reg $end
$var wire 1 v" ack_in $end
$var wire 1 H" ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 X$ ap_rst $end
$var wire 1 w" apdone_blk $end
$var wire 1 k" data_in [3] $end
$var wire 1 l" data_in [2] $end
$var wire 1 m" data_in [1] $end
$var wire 1 n" data_in [0] $end
$var wire 1 D" data_out [3] $end
$var wire 1 E" data_out [2] $end
$var wire 1 F" data_out [1] $end
$var wire 1 G" data_out [0] $end
$var wire 1 Y$ vld_in $end
$var wire 1 x" vld_out $end
$var parameter 32 Z$ DataWidth $end
$var reg 4 [$ B_V_data_1_data_out [3:0] $end
$var reg 4 \$ B_V_data_1_payload_A [3:0] $end
$var reg 4 ]$ B_V_data_1_payload_B [3:0] $end
$var reg 1 ^$ B_V_data_1_sel_rd $end
$var reg 1 _$ B_V_data_1_sel_wr $end
$var reg 2 `$ B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_m_axis_V_last_V_U $end
$var wire 1 a$ B_V_data_1_ack_in $end
$var wire 1 b$ B_V_data_1_ack_out $end
$var wire 1 c$ B_V_data_1_data_in $end
$var wire 1 d$ B_V_data_1_load_A $end
$var wire 1 e$ B_V_data_1_load_B $end
$var wire 1 f$ B_V_data_1_sel $end
$var wire 1 g$ B_V_data_1_state_cmp_full $end
$var wire 1 h$ B_V_data_1_vld_in $end
$var wire 1 i$ B_V_data_1_vld_out $end
$var wire 1 j$ B_V_data_1_vld_reg $end
$var wire 1 y" ack_in $end
$var wire 1 H" ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 k$ ap_rst $end
$var wire 1 z" apdone_blk $end
$var wire 1 l$ data_in $end
$var wire 1 L! data_out $end
$var wire 1 m$ vld_in $end
$var wire 1 {" vld_out $end
$var parameter 32 n$ DataWidth $end
$var reg 1 o$ B_V_data_1_data_out [0:0] $end
$var reg 1 p$ B_V_data_1_payload_A [0:0] $end
$var reg 1 q$ B_V_data_1_payload_B [0:0] $end
$var reg 1 r$ B_V_data_1_sel_rd $end
$var reg 1 s$ B_V_data_1_sel_wr $end
$var reg 2 t$ B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_m_axis_V_strb_V_U $end
$var wire 1 u$ B_V_data_1_ack_in $end
$var wire 1 v$ B_V_data_1_ack_out $end
$var wire 4 w$ B_V_data_1_data_in [3:0] $end
$var wire 1 x$ B_V_data_1_load_A $end
$var wire 1 y$ B_V_data_1_load_B $end
$var wire 1 z$ B_V_data_1_sel $end
$var wire 1 {$ B_V_data_1_state_cmp_full $end
$var wire 1 |$ B_V_data_1_vld_in $end
$var wire 1 }$ B_V_data_1_vld_out $end
$var wire 1 ~$ B_V_data_1_vld_reg $end
$var wire 1 |" ack_in $end
$var wire 1 H" ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 !% ap_rst $end
$var wire 1 }" apdone_blk $end
$var wire 1 p" data_in [3] $end
$var wire 1 q" data_in [2] $end
$var wire 1 r" data_in [1] $end
$var wire 1 s" data_in [0] $end
$var wire 1 I" data_out [3] $end
$var wire 1 J" data_out [2] $end
$var wire 1 K" data_out [1] $end
$var wire 1 L" data_out [0] $end
$var wire 1 "% vld_in $end
$var wire 1 ~" vld_out $end
$var parameter 32 #% DataWidth $end
$var reg 4 $% B_V_data_1_data_out [3:0] $end
$var reg 4 %% B_V_data_1_payload_A [3:0] $end
$var reg 4 &% B_V_data_1_payload_B [3:0] $end
$var reg 1 '% B_V_data_1_sel_rd $end
$var reg 1 (% B_V_data_1_sel_wr $end
$var reg 2 )% B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_s_axis_V_data_V_U $end
$var wire 1 *% B_V_data_1_ack_in $end
$var wire 1 +% B_V_data_1_ack_out $end
$var wire 32 ,% B_V_data_1_data_in [31:0] $end
$var wire 1 -% B_V_data_1_load_A $end
$var wire 1 .% B_V_data_1_load_B $end
$var wire 1 /% B_V_data_1_sel $end
$var wire 1 0% B_V_data_1_state_cmp_full $end
$var wire 1 1% B_V_data_1_vld_in $end
$var wire 1 2% B_V_data_1_vld_out $end
$var wire 1 3% B_V_data_1_vld_reg $end
$var wire 1 !# ack_in $end
$var wire 1 4% ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 5% ap_rst $end
$var wire 1 "# apdone_blk $end
$var wire 1 p! data_in [31] $end
$var wire 1 q! data_in [30] $end
$var wire 1 r! data_in [29] $end
$var wire 1 s! data_in [28] $end
$var wire 1 t! data_in [27] $end
$var wire 1 u! data_in [26] $end
$var wire 1 v! data_in [25] $end
$var wire 1 w! data_in [24] $end
$var wire 1 x! data_in [23] $end
$var wire 1 y! data_in [22] $end
$var wire 1 z! data_in [21] $end
$var wire 1 {! data_in [20] $end
$var wire 1 |! data_in [19] $end
$var wire 1 }! data_in [18] $end
$var wire 1 ~! data_in [17] $end
$var wire 1 !" data_in [16] $end
$var wire 1 "" data_in [15] $end
$var wire 1 #" data_in [14] $end
$var wire 1 $" data_in [13] $end
$var wire 1 %" data_in [12] $end
$var wire 1 &" data_in [11] $end
$var wire 1 '" data_in [10] $end
$var wire 1 (" data_in [9] $end
$var wire 1 )" data_in [8] $end
$var wire 1 *" data_in [7] $end
$var wire 1 +" data_in [6] $end
$var wire 1 ," data_in [5] $end
$var wire 1 -" data_in [4] $end
$var wire 1 ." data_in [3] $end
$var wire 1 /" data_in [2] $end
$var wire 1 0" data_in [1] $end
$var wire 1 1" data_in [0] $end
$var wire 1 ,# data_out [31] $end
$var wire 1 -# data_out [30] $end
$var wire 1 .# data_out [29] $end
$var wire 1 /# data_out [28] $end
$var wire 1 0# data_out [27] $end
$var wire 1 1# data_out [26] $end
$var wire 1 2# data_out [25] $end
$var wire 1 3# data_out [24] $end
$var wire 1 4# data_out [23] $end
$var wire 1 5# data_out [22] $end
$var wire 1 6# data_out [21] $end
$var wire 1 7# data_out [20] $end
$var wire 1 8# data_out [19] $end
$var wire 1 9# data_out [18] $end
$var wire 1 :# data_out [17] $end
$var wire 1 ;# data_out [16] $end
$var wire 1 <# data_out [15] $end
$var wire 1 =# data_out [14] $end
$var wire 1 ># data_out [13] $end
$var wire 1 ?# data_out [12] $end
$var wire 1 @# data_out [11] $end
$var wire 1 A# data_out [10] $end
$var wire 1 B# data_out [9] $end
$var wire 1 C# data_out [8] $end
$var wire 1 D# data_out [7] $end
$var wire 1 E# data_out [6] $end
$var wire 1 F# data_out [5] $end
$var wire 1 G# data_out [4] $end
$var wire 1 H# data_out [3] $end
$var wire 1 I# data_out [2] $end
$var wire 1 J# data_out [1] $end
$var wire 1 K# data_out [0] $end
$var wire 1 2" vld_in $end
$var wire 1 U# vld_out $end
$var parameter 32 6% DataWidth $end
$var reg 32 7% B_V_data_1_data_out [31:0] $end
$var reg 32 8% B_V_data_1_payload_A [31:0] $end
$var reg 32 9% B_V_data_1_payload_B [31:0] $end
$var reg 1 :% B_V_data_1_sel_rd $end
$var reg 1 ;% B_V_data_1_sel_wr $end
$var reg 2 <% B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_s_axis_V_keep_V_U $end
$var wire 1 =% B_V_data_1_ack_in $end
$var wire 1 >% B_V_data_1_ack_out $end
$var wire 4 ?% B_V_data_1_data_in [3:0] $end
$var wire 1 @% B_V_data_1_load_A $end
$var wire 1 A% B_V_data_1_load_B $end
$var wire 1 B% B_V_data_1_sel $end
$var wire 1 C% B_V_data_1_state_cmp_full $end
$var wire 1 D% B_V_data_1_vld_in $end
$var wire 1 E% B_V_data_1_vld_out $end
$var wire 1 F% B_V_data_1_vld_reg $end
$var wire 1 ## ack_in $end
$var wire 1 G% ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 H% ap_rst $end
$var wire 1 $# apdone_blk $end
$var wire 1 N" data_in [3] $end
$var wire 1 O" data_in [2] $end
$var wire 1 P" data_in [1] $end
$var wire 1 Q" data_in [0] $end
$var wire 1 L# data_out [3] $end
$var wire 1 M# data_out [2] $end
$var wire 1 N# data_out [1] $end
$var wire 1 O# data_out [0] $end
$var wire 1 2" vld_in $end
$var wire 1 %# vld_out $end
$var parameter 32 I% DataWidth $end
$var reg 4 J% B_V_data_1_data_out [3:0] $end
$var reg 4 K% B_V_data_1_payload_A [3:0] $end
$var reg 4 L% B_V_data_1_payload_B [3:0] $end
$var reg 1 M% B_V_data_1_sel_rd $end
$var reg 1 N% B_V_data_1_sel_wr $end
$var reg 2 O% B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_s_axis_V_last_V_U $end
$var wire 1 P% B_V_data_1_ack_in $end
$var wire 1 Q% B_V_data_1_ack_out $end
$var wire 1 R% B_V_data_1_data_in $end
$var wire 1 S% B_V_data_1_load_A $end
$var wire 1 T% B_V_data_1_load_B $end
$var wire 1 U% B_V_data_1_sel $end
$var wire 1 V% B_V_data_1_state_cmp_full $end
$var wire 1 W% B_V_data_1_vld_in $end
$var wire 1 X% B_V_data_1_vld_out $end
$var wire 1 Y% B_V_data_1_vld_reg $end
$var wire 1 &# ack_in $end
$var wire 1 Z% ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 [% ap_rst $end
$var wire 1 '# apdone_blk $end
$var wire 1 R" data_in $end
$var wire 1 P# data_out $end
$var wire 1 2" vld_in $end
$var wire 1 (# vld_out $end
$var parameter 32 \% DataWidth $end
$var reg 1 ]% B_V_data_1_data_out [0:0] $end
$var reg 1 ^% B_V_data_1_payload_A [0:0] $end
$var reg 1 _% B_V_data_1_payload_B [0:0] $end
$var reg 1 `% B_V_data_1_sel_rd $end
$var reg 1 a% B_V_data_1_sel_wr $end
$var reg 2 b% B_V_data_1_state [1:0] $end
$upscope $end

$scope module regslice_both_s_axis_V_strb_V_U $end
$var wire 1 c% B_V_data_1_ack_in $end
$var wire 1 d% B_V_data_1_ack_out $end
$var wire 4 e% B_V_data_1_data_in [3:0] $end
$var wire 1 f% B_V_data_1_load_A $end
$var wire 1 g% B_V_data_1_load_B $end
$var wire 1 h% B_V_data_1_sel $end
$var wire 1 i% B_V_data_1_state_cmp_full $end
$var wire 1 j% B_V_data_1_vld_in $end
$var wire 1 k% B_V_data_1_vld_out $end
$var wire 1 l% B_V_data_1_vld_reg $end
$var wire 1 )# ack_in $end
$var wire 1 m% ack_out $end
$var wire 1 O! ap_clk $end
$var wire 1 n% ap_rst $end
$var wire 1 *# apdone_blk $end
$var wire 1 S" data_in [3] $end
$var wire 1 T" data_in [2] $end
$var wire 1 U" data_in [1] $end
$var wire 1 V" data_in [0] $end
$var wire 1 Q# data_out [3] $end
$var wire 1 R# data_out [2] $end
$var wire 1 S# data_out [1] $end
$var wire 1 T# data_out [0] $end
$var wire 1 2" vld_in $end
$var wire 1 +# vld_out $end
$var parameter 32 o% DataWidth $end
$var reg 4 p% B_V_data_1_data_out [3:0] $end
$var reg 4 q% B_V_data_1_payload_A [3:0] $end
$var reg 4 r% B_V_data_1_payload_B [3:0] $end
$var reg 1 s% B_V_data_1_sel_rd $end
$var reg 1 t% B_V_data_1_sel_wr $end
$var reg 2 u% B_V_data_1_state [1:0] $end
$upscope $end
$upscope $end
$upscope $end

$scope module fifo2axis_0 $end
$var wire 1 O! clk $end
$var wire 1 P! fifo_data [31] $end
$var wire 1 Q! fifo_data [30] $end
$var wire 1 R! fifo_data [29] $end
$var wire 1 S! fifo_data [28] $end
$var wire 1 T! fifo_data [27] $end
$var wire 1 U! fifo_data [26] $end
$var wire 1 V! fifo_data [25] $end
$var wire 1 W! fifo_data [24] $end
$var wire 1 X! fifo_data [23] $end
$var wire 1 Y! fifo_data [22] $end
$var wire 1 Z! fifo_data [21] $end
$var wire 1 [! fifo_data [20] $end
$var wire 1 \! fifo_data [19] $end
$var wire 1 ]! fifo_data [18] $end
$var wire 1 ^! fifo_data [17] $end
$var wire 1 _! fifo_data [16] $end
$var wire 1 `! fifo_data [15] $end
$var wire 1 a! fifo_data [14] $end
$var wire 1 b! fifo_data [13] $end
$var wire 1 c! fifo_data [12] $end
$var wire 1 d! fifo_data [11] $end
$var wire 1 e! fifo_data [10] $end
$var wire 1 f! fifo_data [9] $end
$var wire 1 g! fifo_data [8] $end
$var wire 1 h! fifo_data [7] $end
$var wire 1 i! fifo_data [6] $end
$var wire 1 j! fifo_data [5] $end
$var wire 1 k! fifo_data [4] $end
$var wire 1 l! fifo_data [3] $end
$var wire 1 m! fifo_data [2] $end
$var wire 1 n! fifo_data [1] $end
$var wire 1 o! fifo_data [0] $end
$var wire 1 5" rst $end
$var wire 1 p! s_axis_tdata [31] $end
$var wire 1 q! s_axis_tdata [30] $end
$var wire 1 r! s_axis_tdata [29] $end
$var wire 1 s! s_axis_tdata [28] $end
$var wire 1 t! s_axis_tdata [27] $end
$var wire 1 u! s_axis_tdata [26] $end
$var wire 1 v! s_axis_tdata [25] $end
$var wire 1 w! s_axis_tdata [24] $end
$var wire 1 x! s_axis_tdata [23] $end
$var wire 1 y! s_axis_tdata [22] $end
$var wire 1 z! s_axis_tdata [21] $end
$var wire 1 {! s_axis_tdata [20] $end
$var wire 1 |! s_axis_tdata [19] $end
$var wire 1 }! s_axis_tdata [18] $end
$var wire 1 ~! s_axis_tdata [17] $end
$var wire 1 !" s_axis_tdata [16] $end
$var wire 1 "" s_axis_tdata [15] $end
$var wire 1 #" s_axis_tdata [14] $end
$var wire 1 $" s_axis_tdata [13] $end
$var wire 1 %" s_axis_tdata [12] $end
$var wire 1 &" s_axis_tdata [11] $end
$var wire 1 '" s_axis_tdata [10] $end
$var wire 1 (" s_axis_tdata [9] $end
$var wire 1 )" s_axis_tdata [8] $end
$var wire 1 *" s_axis_tdata [7] $end
$var wire 1 +" s_axis_tdata [6] $end
$var wire 1 ," s_axis_tdata [5] $end
$var wire 1 -" s_axis_tdata [4] $end
$var wire 1 ." s_axis_tdata [3] $end
$var wire 1 /" s_axis_tdata [2] $end
$var wire 1 0" s_axis_tdata [1] $end
$var wire 1 1" s_axis_tdata [0] $end
$var wire 1 L! s_axis_tlast $end
$var wire 1 M! s_axis_tready $end
$var wire 1 2" s_axis_tvalid $end
$var wire 1 6" start $end
$var wire 1 3" start_accel $end

$scope module inst $end
$var wire 1 O! clk $end
$var wire 1 P! fifo_data [31] $end
$var wire 1 Q! fifo_data [30] $end
$var wire 1 R! fifo_data [29] $end
$var wire 1 S! fifo_data [28] $end
$var wire 1 T! fifo_data [27] $end
$var wire 1 U! fifo_data [26] $end
$var wire 1 V! fifo_data [25] $end
$var wire 1 W! fifo_data [24] $end
$var wire 1 X! fifo_data [23] $end
$var wire 1 Y! fifo_data [22] $end
$var wire 1 Z! fifo_data [21] $end
$var wire 1 [! fifo_data [20] $end
$var wire 1 \! fifo_data [19] $end
$var wire 1 ]! fifo_data [18] $end
$var wire 1 ^! fifo_data [17] $end
$var wire 1 _! fifo_data [16] $end
$var wire 1 `! fifo_data [15] $end
$var wire 1 a! fifo_data [14] $end
$var wire 1 b! fifo_data [13] $end
$var wire 1 c! fifo_data [12] $end
$var wire 1 d! fifo_data [11] $end
$var wire 1 e! fifo_data [10] $end
$var wire 1 f! fifo_data [9] $end
$var wire 1 g! fifo_data [8] $end
$var wire 1 h! fifo_data [7] $end
$var wire 1 i! fifo_data [6] $end
$var wire 1 j! fifo_data [5] $end
$var wire 1 k! fifo_data [4] $end
$var wire 1 l! fifo_data [3] $end
$var wire 1 m! fifo_data [2] $end
$var wire 1 n! fifo_data [1] $end
$var wire 1 o! fifo_data [0] $end
$var wire 1 5" rst $end
$var wire 1 L! s_axis_tlast $end
$var wire 1 M! s_axis_tready $end
$var wire 1 6" start $end
$var wire 1 3" start_accel $end
$var parameter 32 v% DATA_WIDTH $end
$var parameter 32 w% DEPTH $end
$var parameter 3 x% DONE $end
$var parameter 3 y% IDLE $end
$var parameter 3 z% SEND $end
$var parameter 32 {% THRESHOLD $end
$var parameter 3 |% WAIT_START $end
$var parameter 3 }% WRITE_FIFO $end
$var reg 2 ~% buffer_index [1:0] $end
$var reg 3 !& next_state [2:0] $end
$var reg 32 "& s_axis_tdata [31:0] $end
$var reg 1 #& s_axis_tvalid $end
$var reg 2 $& send_index [1:0] $end
$var reg 1 %& start_hls_module $end
$var reg 3 && state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
0"
0i
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
xL!
1M!
1O!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
02"
03"
15"
06"
1X"
0\"
0Y"
0]"
0Z"
0^"
0["
0_"
0t"
0b"
1a"
0"#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
0U#
1!#
0$#
xO#
xN#
xM#
xL#
0%#
1##
0*#
xT#
xS#
xR#
xQ#
0+#
1)#
0'#
xP#
0(#
1&#
1o"
0u"
0w"
xn"
xm"
xl"
xk"
1v"
0x"
0}"
xs"
xr"
xq"
xp"
1|"
0~"
0z"
1y"
0{"
z`"
b0 ,%
z3%
01%
02%
x/%
x-%
x.%
10%
1*%
0+%
b1111 ?%
zF%
0D%
0E%
xB%
x@%
xA%
1C%
1=%
0>%
b1111 e%
zl%
0j%
0k%
xh%
xf%
xg%
1i%
1c%
0d%
0R%
zY%
0W%
0X%
xU%
xS%
xT%
1V%
1P%
0Q%
bx {#
z$$
0"$
0#$
x~#
x|#
x}#
1!$
1y#
1z#
bx P$
zW$
0U$
0V$
xS$
xQ$
xR$
1T$
1N$
1O$
bx w$
z~$
0|$
0}$
xz$
xx$
xy$
1{$
1u$
1v$
xc$
zj$
0h$
0i$
xf$
xd$
xe$
1g$
1a$
1b$
1j"
1h"
0i"
1d"
0c"
0f"
0e"
0g"
1w#
0f
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
14"
1N!
1H"
1S"
1T"
1U"
1V"
1N"
1O"
1P"
1Q"
0R"
0M"
xG"
xF"
xE"
xD"
xL"
xK"
xJ"
xI"
0m$
xl$
1k$
0"%
1!%
0Y$
1X$
0F$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
1%$
0Z%
1[%
0m%
1n%
0G%
1H%
04%
15%
bx !
1C
bx D
0E
1g
1h
b0 7"
b100000 8"
b1010 9"
b100 :"
b0 ;"
b1 <"
b10 ="
b100 >"
b0 ?"
0@"
bx A"
bx B"
b0 C"
bx W"
b1 V#
b10 W#
b100 X#
b1000 Y#
b1 Z#
b1 [#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
0l#
0m#
0n#
1o#
0p#
1q#
bx r#
bx s#
0t#
0u#
0v#
0x#
b100000 G$
bx H$
bx I$
bx J$
xK$
xL$
b10 M$
b100 Z$
bx [$
bx \$
bx ]$
x^$
x_$
b10 `$
b1 n$
bx o$
bx p$
bx q$
xr$
xs$
b10 t$
b100 #%
bx $%
bx %%
bx &%
x'%
x(%
b10 )%
b100000 6%
bx 7%
bx 8%
bx 9%
x:%
x;%
b10 <%
b100 I%
bx J%
bx K%
bx L%
xM%
xN%
b10 O%
b1 \%
bx ]%
bx ^%
bx _%
x`%
xa%
b10 b%
b100 o%
bx p%
bx q%
bx r%
xs%
xt%
b10 u%
b100000 v%
b100 w%
b100 x%
b0 y%
b11 z%
b100 {%
b10 |%
b1 }%
b0 ~%
bx !&
b0 "&
0#&
b0 $&
x%&
b0 &&
$end
#5000
0g
0C
0N!
0O!
0h"
#10000
1g
1C
1N!
1O!
1h"
0r$
0s$
b0 t$
0'%
0(%
b0 )%
0^$
0_$
b0 `$
0K$
0L$
b0 M$
0`%
0a%
b0 b%
0s%
0t%
b0 u%
0M%
0N%
b0 O%
0:%
0;%
b0 <%
0e$
1d$
0a$
0y$
1x$
0u$
0R$
1Q$
0N$
0}#
1|#
0y#
0T%
1S%
0P%
0g%
1f%
0c%
0A%
1@%
0=%
0.%
1-%
0*%
0!#
0##
0)#
0&#
0v"
0|"
0y"
0M!
0f$
0z$
0S$
0~#
0U%
0h%
0B%
0/%
0o"
0q#
1l#
1c"
#15000
0g
0C
0N!
0O!
0h"
#20000
0h
1g
1C
04"
1N!
05"
1O!
13"
1h"
0j"
0o#
bx C"
bx &&
05%
0H%
0n%
0[%
0%$
0X$
0!%
0k$
b0 B"
b0 !&
b0 8%
b1111 K%
b1111 q%
b0 ^%
b0 ]%
b1111 p%
b1111 J%
b0 7%
0P#
1O#
1N#
1M#
1L#
1T#
1S#
1R#
1Q#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
b11111111111111111111111111111111 W"
b0 r#
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
b0 {#
#25000
0g
0C
0N!
0O!
0h"
#30000
1g
1C
1N!
1O!
1h"
b0 &&
b0 C"
1E
1f
16"
1x#
b0 I$
b10 t$
b10 )%
b10 `$
b10 M$
b10 b%
b10 u%
b10 O%
b10 <%
1a$
1u$
1N$
1y#
1P%
1c%
1=%
1*%
1!#
1##
1)#
1&#
1v"
1|"
1y"
1M!
1g"
1o"
1q#
0l#
1p#
b0 H$
0c"
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
#35000
0g
0C
0N!
0O!
0h"
#40000
1g
1C
1N!
1O!
1h"
b100 !
b10110001111100000101011001100110 D
0e
1d
1c
0b
0a
1`
1_
0^
0]
1\
1[
0Z
1Y
0X
1W
0V
0U
0T
0S
0R
1Q
1P
1O
1N
1M
0L
0K
0J
1I
1H
0G
1F
0o!
1n!
1m!
0l!
0k!
1j!
1i!
0h!
0g!
1f!
1e!
0d!
1c!
0b!
1a!
0`!
0_!
0^!
0]!
0\!
1[!
1Z!
1Y!
1X!
1W!
0V!
0U!
0T!
1S!
1R!
0Q!
1P!
b1 !&
#45000
0g
0C
0N!
0O!
0h"
#50000
1g
1C
1N!
1O!
1h"
b1 &&
0E
0f
06"
b1 ~%
#55000
0g
0C
0N!
0O!
0h"
#60000
1g
1C
1N!
1O!
1h"
b10 ~%
#65000
0g
0C
0N!
0O!
0h"
#70000
1g
1C
1N!
1O!
1h"
b11 ~%
#75000
0g
0C
0N!
0O!
0h"
#80000
1g
1C
1N!
1O!
1h"
b10 !&
#85000
0g
0C
0N!
0O!
0h"
#90000
1g
1C
1N!
1O!
1h"
b10 &&
b11 !&
#95000
0g
0C
0N!
0O!
0h"
#100000
1g
1C
1N!
1O!
1h"
b11 &&
#105000
0g
0C
0N!
0O!
0h"
b10110001111100000101011001100110 "&
1#&
10"
1/"
1,"
1+"
1("
1'"
1%"
1#"
1{!
1z!
1y!
1x!
1w!
1s!
1r!
1p!
12"
11%
1D%
1j%
1W%
b10110001111100000101011001100110 ,%
#110000
1g
1C
1N!
1O!
1h"
b10110001111100000101011001100110 8%
1a%
b11 b%
1t%
b11 u%
1N%
b11 O%
1;%
b11 <%
1"#
1$#
1*#
1'#
1T%
0S%
1X%
1g%
0f%
1k%
1A%
0@%
1E%
1.%
0-%
12%
1%#
1+#
1(#
1U#
1u#
0h#
0i#
0j#
0k#
b10110001111100000101011001100110 7%
0d"
0w#
1J#
1I#
1F#
1E#
1B#
1A#
1?#
1=#
17#
16#
15#
14#
13#
1/#
1.#
1,#
b11111111111111111111111111111111 W"
b1100110011010100000111110001101 r#
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
1E$
1C$
1B$
1>$
1=$
1<$
1;$
1:$
14$
12$
10$
1/$
1,$
1+$
1($
1'$
b1100110011010100000111110001101 {#
b10 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#115000
0g
0C
0N!
0O!
0h"
0#&
b1 $&
02"
01%
0D%
0j%
0W%
#120000
1g
1C
1N!
1O!
1h"
0x#
1L$
b11 M$
1_$
b11 `$
1(%
b11 )%
1s$
b11 t$
b0 p$
b10 Z#
b1100110011010100000111110001101 I$
1:%
b10110001111100000101011001100110 9%
1M%
b1111 L%
1s%
b1111 r%
1`%
b0 _%
b10 <%
b10 O%
b10 u%
b10 b%
1}#
0|#
1#$
1R$
0Q$
1V$
1y$
0x$
1}$
1e$
0d$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Y"
0X"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
b1100110011010100000111110001101 H$
b100 [#
b0 o$
1d"
1w#
1K!
1I!
1H!
1D!
1C!
1B!
1A!
1@!
1:!
18!
16!
15!
12!
11!
1.!
1-!
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b10 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#125000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#130000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b1 ?"
b1 B"
1r$
1'%
1^$
1K$
b1100110011010100000111110001101 J$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
bx o$
1p#
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b100 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#135000
0g
0C
0N!
0O!
0h"
0#&
b10 $&
02"
01%
0D%
0j%
0W%
#140000
1g
1C
1N!
1O!
1h"
b1 C"
0x#
0L$
0_$
0(%
0s$
b0 q$
b100 Z#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Z"
0Y"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
b1000 [#
b0 o$
1d"
1w#
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b100 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#145000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#150000
1g
1C
1N!
1O!
1h"
1x#
1a%
1t%
1N%
1;%
0r$
0'%
0^$
0K$
bx p$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
b10 ?"
1"#
1$#
1*#
1'#
1T%
0S%
1g%
0f%
1A%
0@%
1.%
0-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
0f$
0z$
0S$
0~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1000 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#155000
0g
0C
0N!
0O!
0h"
0#&
b11 $&
02"
01%
0D%
0j%
0W%
#160000
1g
1C
1N!
1O!
1h"
0x#
1L$
1_$
1(%
1s$
b1000 Z#
1:%
1M%
1s%
1`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 p$
1}#
0|#
1R$
0Q$
1y$
0x$
1e$
0d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1["
0Z"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
b1 s#
0u#
0p#
b0 o$
b1 [#
1d"
1w#
1l$
0L!
1c$
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b1000 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#165000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#170000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b11 ?"
1r$
1'%
1^$
1K$
bx q$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1 [#
1t#
1v#
b1 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
1l$
1c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#175000
b100 !&
0g
0C
0N!
0O!
0h"
0#&
02"
01%
0D%
0j%
0W%
#180000
1g
1C
1N!
1O!
1h"
b100 &&
0x#
0L$
0_$
0(%
0s$
b1 Z#
1m#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b1 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
0["
1X"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
b0 s#
0u#
0p#
b1 o$
1\#
1]#
1^#
1d"
1w#
0l$
1L!
0c$
0t#
0v#
bx s#
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#185000
0g
0C
0N!
0O!
0h"
#190000
1g
1C
1N!
1O!
1h"
bx "&
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
bx ,%
1x#
b0 ?"
b10 B"
0r$
0'%
0^$
0K$
bx p$
b10 t$
b10 )%
b10 `$
b10 M$
b0 !&
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
0M"
1g"
0f$
0z$
0S$
0~#
1p#
bx o$
xL!
#195000
0g
0C
0N!
0O!
0h"
#200000
1g
1C
1N!
1O!
1h"
b10 C"
b0 &&
b1100110011010100000111110001101 A"
1@"
b1 ?"
bx 8%
b0 ~%
1+!
0*!
1)!
1(!
0'!
0&!
0%!
1$!
1#!
1"!
1!!
1~
0}
0|
0{
0z
0y
1x
0w
1v
0u
1t
1s
0r
0q
1p
1o
0n
0m
1l
1k
0j
1i
1"
1B
0A
1@
1?
0>
0=
0<
1;
1:
19
18
17
06
05
04
03
02
11
00
1/
0.
1-
1,
0+
0*
1)
1(
0'
0&
1%
1$
0#
b0 !
bx 7%
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
b11111111111111111111111111111111 W"
bx r#
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
bx {#
#205000
0g
0C
0N!
0O!
0h"
#210000
1g
1C
1N!
1O!
1h"
b1 !
bx I$
b10 ?"
bx H$
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
#215000
0g
0C
0N!
0O!
0h"
#220000
1g
1C
1N!
1O!
1h"
b10 !
b11 ?"
#225000
0g
0C
0N!
0O!
0h"
#230000
1g
1C
1N!
1O!
1h"
b11 !
b100 B"
#235000
0g
0C
0N!
0O!
0h"
#240000
1g
1C
1N!
1O!
1h"
b100 C"
b100 7"
b100 !
bx A"
0@"
b0 B"
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
0i
0"
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
#245000
0g
0C
0N!
0O!
0h"
#250000
1g
1C
1N!
1O!
1h"
b0 C"
1E
1f
16"
#255000
0g
0C
0N!
0O!
0h"
#260000
1g
1C
1N!
1O!
1h"
b100 !
b10001001001101110101001000010101 D
1e
0d
1a
0`
0_
0[
1U
1T
1S
0O
0N
1J
0I
0H
1o!
0n!
1k!
0j!
0i!
0e!
1_!
1^!
1]!
0Y!
0X!
1T!
0S!
0R!
b1 !&
#265000
0g
0C
0N!
0O!
0h"
#270000
1g
1C
1N!
1O!
1h"
b1 &&
0E
0f
06"
b1 ~%
#275000
0g
0C
0N!
0O!
0h"
#280000
1g
1C
1N!
1O!
1h"
b10 ~%
#285000
0g
0C
0N!
0O!
0h"
#290000
1g
1C
1N!
1O!
1h"
b11 ~%
#295000
0g
0C
0N!
0O!
0h"
#300000
1g
1C
1N!
1O!
1h"
b10 !&
#305000
0g
0C
0N!
0O!
0h"
#310000
1g
1C
1N!
1O!
1h"
b10 &&
b0 $&
b11 !&
#315000
0g
0C
0N!
0O!
0h"
#320000
1g
1C
1N!
1O!
1h"
b11 &&
#325000
0g
0C
0N!
0O!
0h"
b10001001001101110101001000010101 "&
1#&
11"
00"
1/"
0."
1-"
0,"
0+"
0*"
0)"
1("
0'"
0&"
1%"
0$"
1#"
0""
1!"
1~!
1}!
0|!
1{!
1z!
0y!
0x!
1w!
0v!
0u!
1t!
0s!
0r!
0q!
1p!
12"
11%
1D%
1j%
1W%
b10001001001101110101001000010101 ,%
#330000
1g
1C
1N!
1O!
1h"
b10001001001101110101001000010101 8%
1a%
b11 b%
1t%
b11 u%
1N%
b11 O%
1;%
b11 <%
1"#
1$#
1*#
1'#
1T%
0S%
1X%
1g%
0f%
1k%
1A%
0@%
1E%
1.%
0-%
12%
1%#
1+#
1(#
1U#
1u#
0h#
0i#
0j#
0k#
b10001001001101110101001000010101 7%
0d"
0w#
1K#
0J#
1I#
0H#
1G#
0F#
0E#
0D#
0C#
1B#
0A#
0@#
1?#
0>#
1=#
0<#
1;#
1:#
19#
08#
17#
16#
05#
04#
13#
02#
01#
10#
0/#
0.#
0-#
1,#
b11111111111111111111111111111111 W"
b10101000010010101110110010010001 r#
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
1E$
0D$
0C$
0B$
1A$
0@$
0?$
1>$
0=$
0<$
1;$
1:$
09$
18$
17$
16$
05$
14$
03$
12$
01$
00$
1/$
0.$
0-$
0,$
0+$
1*$
0)$
1($
0'$
1&$
b10101000010010101110110010010001 {#
b10 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#335000
0g
0C
0N!
0O!
0h"
0#&
b1 $&
02"
01%
0D%
0j%
0W%
#340000
1g
1C
1N!
1O!
1h"
0x#
1L$
b11 M$
1_$
b11 `$
1(%
b11 )%
1s$
b11 t$
b0 p$
b10 Z#
b10101000010010101110110010010001 I$
0m#
1:%
b10001001001101110101001000010101 9%
1M%
1s%
1`%
b10 <%
b10 O%
b10 u%
b10 b%
1}#
0|#
1#$
1R$
0Q$
1V$
1y$
0x$
1}$
1e$
0d$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Y"
0X"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
1\#
1]#
1^#
b10101000010010101110110010010001 H$
b100 [#
b0 o$
1d"
1w#
1K!
0J!
0I!
0H!
1G!
0F!
0E!
1D!
0C!
0B!
1A!
1@!
0?!
1>!
1=!
1<!
0;!
1:!
09!
18!
07!
06!
15!
04!
03!
02!
01!
10!
0/!
1.!
0-!
1,!
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
b10 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#345000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#350000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b0 ?"
b1 B"
1r$
bx q$
1'%
1^$
1K$
b10101000010010101110110010010001 J$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b100 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#355000
0g
0C
0N!
0O!
0h"
0#&
b10 $&
02"
01%
0D%
0j%
0W%
#360000
1g
1C
1N!
1O!
1h"
b1 C"
0x#
0L$
0_$
0(%
0s$
b100 Z#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Z"
0Y"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
b0 o$
b1000 [#
1d"
1w#
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b100 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#365000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#370000
1g
1C
1N!
1O!
1h"
1x#
1a%
1t%
1N%
1;%
0r$
0'%
0^$
0K$
bx p$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
b1 ?"
1"#
1$#
1*#
1'#
1T%
0S%
1g%
0f%
1A%
0@%
1.%
0-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
0f$
0z$
0S$
0~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1000 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#375000
0g
0C
0N!
0O!
0h"
0#&
b11 $&
02"
01%
0D%
0j%
0W%
#380000
1g
1C
1N!
1O!
1h"
0x#
1L$
1_$
1(%
1s$
b1000 Z#
1:%
1M%
1s%
1`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 p$
1}#
0|#
1R$
0Q$
1y$
0x$
1e$
0d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1["
0Z"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
b1 s#
0u#
0p#
b0 o$
b1 [#
1d"
1w#
1l$
0L!
1c$
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b1000 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#385000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#390000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b10 ?"
1r$
1'%
1^$
1K$
bx q$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1 [#
1t#
1v#
b1 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
1l$
1c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#395000
b100 !&
0g
0C
0N!
0O!
0h"
0#&
02"
01%
0D%
0j%
0W%
#400000
1g
1C
1N!
1O!
1h"
b100 &&
0x#
0L$
0_$
0(%
0s$
b1 Z#
1m#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b1 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
0["
1X"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
b0 s#
0u#
0p#
b1 o$
1\#
1]#
1^#
1d"
1w#
0l$
1L!
0c$
0t#
0v#
bx s#
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#405000
0g
0C
0N!
0O!
0h"
#410000
1g
1C
1N!
1O!
1h"
bx "&
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
bx ,%
1x#
b0 ?"
b10 B"
0r$
0'%
0^$
0K$
bx p$
b10 t$
b10 )%
b10 `$
b10 M$
b0 !&
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
0M"
1g"
0f$
0z$
0S$
0~#
1p#
bx o$
xL!
#415000
0g
0C
0N!
0O!
0h"
#420000
1g
1C
1N!
1O!
1h"
b10 C"
b0 &&
b10101000010010101110110010010001 A"
1@"
b1 ?"
bx 8%
b0 ~%
1+!
0*!
0)!
0(!
1'!
0&!
0%!
1$!
0#!
0"!
1!!
1~
0}
1|
1{
1z
0y
1x
0w
1v
0u
0t
1s
0r
0q
0p
0o
1n
0m
1l
0k
1j
1i
1"
1B
0A
0@
0?
1>
0=
0<
1;
0:
09
18
17
06
15
14
13
02
11
00
1/
0.
0-
1,
0+
0*
0)
0(
1'
0&
1%
0$
1#
b0 !
bx 7%
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
b11111111111111111111111111111111 W"
bx r#
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
bx {#
#425000
0g
0C
0N!
0O!
0h"
#430000
1g
1C
1N!
1O!
1h"
b1 !
bx I$
b10 ?"
bx H$
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
#435000
0g
0C
0N!
0O!
0h"
#440000
1g
1C
1N!
1O!
1h"
b10 !
b11 ?"
#445000
0g
0C
0N!
0O!
0h"
#450000
1g
1C
1N!
1O!
1h"
b11 !
b100 B"
#455000
0g
0C
0N!
0O!
0h"
#460000
1g
1C
1N!
1O!
1h"
b100 C"
b100 7"
b100 !
bx A"
0@"
b0 B"
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
0i
0"
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
#465000
0g
0C
0N!
0O!
0h"
#470000
1g
1C
1N!
1O!
1h"
b0 C"
1E
1f
16"
#475000
0g
0C
0N!
0O!
0h"
#480000
1g
1C
1N!
1O!
1h"
b100 !
b11110100011011100110101000000 D
0e
0c
0a
1_
1]
0\
1[
1Z
0Y
1V
0T
1R
0Q
0P
1N
0M
1L
1K
1I
0F
0o!
0m!
0k!
1i!
1g!
0f!
1e!
1d!
0c!
1`!
0^!
1\!
0[!
0Z!
1X!
0W!
1V!
1U!
1S!
0P!
b1 !&
#485000
0g
0C
0N!
0O!
0h"
#490000
1g
1C
1N!
1O!
1h"
b1 &&
0E
0f
06"
b1 ~%
#495000
0g
0C
0N!
0O!
0h"
#500000
1g
1C
1N!
1O!
1h"
b10 ~%
#505000
0g
0C
0N!
0O!
0h"
#510000
1g
1C
1N!
1O!
1h"
b11 ~%
#515000
0g
0C
0N!
0O!
0h"
#520000
1g
1C
1N!
1O!
1h"
b10 !&
#525000
0g
0C
0N!
0O!
0h"
#530000
1g
1C
1N!
1O!
1h"
b10 &&
b0 $&
b11 !&
#535000
0g
0C
0N!
0O!
0h"
#540000
1g
1C
1N!
1O!
1h"
b11 &&
#545000
0g
0C
0N!
0O!
0h"
b11110100011011100110101000000 "&
1#&
01"
00"
0/"
0."
0-"
0,"
1+"
0*"
1)"
0("
1'"
1&"
0%"
0$"
1#"
1""
1!"
0~!
1}!
1|!
0{!
0z!
0y!
1x!
0w!
1v!
1u!
1t!
1s!
0r!
0q!
0p!
12"
11%
1D%
1j%
1W%
b11110100011011100110101000000 ,%
#550000
1g
1C
1N!
1O!
1h"
b11110100011011100110101000000 8%
1a%
b11 b%
1t%
b11 u%
1N%
b11 O%
1;%
b11 <%
1"#
1$#
1*#
1'#
1T%
0S%
1X%
1g%
0f%
1k%
1A%
0@%
1E%
1.%
0-%
12%
1%#
1+#
1(#
1U#
1u#
0h#
0i#
0j#
0k#
b11110100011011100110101000000 7%
0d"
0w#
0K#
0J#
0I#
0H#
0G#
0F#
1E#
0D#
1C#
0B#
1A#
1@#
0?#
0>#
1=#
1<#
1;#
0:#
19#
18#
07#
06#
05#
14#
03#
12#
11#
10#
1/#
0.#
0-#
0,#
b11111111111111111111111111111111 W"
b10101100111011000101111000 r#
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
0E$
0D$
0C$
1B$
1A$
1@$
1?$
0>$
1=$
0<$
0;$
0:$
19$
18$
07$
16$
15$
14$
03$
02$
11$
10$
0/$
1.$
0-$
1,$
0+$
0*$
0)$
0($
0'$
0&$
b10101100111011000101111000 {#
b10 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#555000
0g
0C
0N!
0O!
0h"
0#&
b1 $&
02"
01%
0D%
0j%
0W%
#560000
1g
1C
1N!
1O!
1h"
0x#
1L$
b11 M$
1_$
b11 `$
1(%
b11 )%
1s$
b11 t$
b0 p$
b10 Z#
b10101100111011000101111000 I$
0m#
1:%
b11110100011011100110101000000 9%
1M%
1s%
1`%
b10 <%
b10 O%
b10 u%
b10 b%
1}#
0|#
1#$
1R$
0Q$
1V$
1y$
0x$
1}$
1e$
0d$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Y"
0X"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
1\#
1]#
1^#
b10101100111011000101111000 H$
b100 [#
b0 o$
1d"
1w#
0K!
0J!
0I!
1H!
1G!
1F!
1E!
0D!
1C!
0B!
0A!
0@!
1?!
1>!
0=!
1<!
1;!
1:!
09!
08!
17!
16!
05!
14!
03!
12!
01!
00!
0/!
0.!
0-!
0,!
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
b10 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#565000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#570000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b0 ?"
b1 B"
1r$
bx q$
1'%
1^$
1K$
b10101100111011000101111000 J$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b100 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#575000
0g
0C
0N!
0O!
0h"
0#&
b10 $&
02"
01%
0D%
0j%
0W%
#580000
1g
1C
1N!
1O!
1h"
b1 C"
0x#
0L$
0_$
0(%
0s$
b100 Z#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Z"
0Y"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
b0 o$
b1000 [#
1d"
1w#
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b100 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#585000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#590000
1g
1C
1N!
1O!
1h"
1x#
1a%
1t%
1N%
1;%
0r$
0'%
0^$
0K$
bx p$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
b1 ?"
1"#
1$#
1*#
1'#
1T%
0S%
1g%
0f%
1A%
0@%
1.%
0-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
0f$
0z$
0S$
0~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1000 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#595000
0g
0C
0N!
0O!
0h"
0#&
b11 $&
02"
01%
0D%
0j%
0W%
#600000
1g
1C
1N!
1O!
1h"
0x#
1L$
1_$
1(%
1s$
b1000 Z#
1:%
1M%
1s%
1`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 p$
1}#
0|#
1R$
0Q$
1y$
0x$
1e$
0d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1["
0Z"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
b1 s#
0u#
0p#
b0 o$
b1 [#
1d"
1w#
1l$
0L!
1c$
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b1000 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#605000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#610000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b10 ?"
1r$
1'%
1^$
1K$
bx q$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1 [#
1t#
1v#
b1 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
1l$
1c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#615000
b100 !&
0g
0C
0N!
0O!
0h"
0#&
02"
01%
0D%
0j%
0W%
#620000
1g
1C
1N!
1O!
1h"
b100 &&
0x#
0L$
0_$
0(%
0s$
b1 Z#
1m#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b1 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
0["
1X"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
b0 s#
0u#
0p#
b1 o$
1\#
1]#
1^#
1d"
1w#
0l$
1L!
0c$
0t#
0v#
bx s#
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#625000
0g
0C
0N!
0O!
0h"
#630000
1g
1C
1N!
1O!
1h"
bx "&
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
bx ,%
1x#
b0 ?"
b10 B"
0r$
0'%
0^$
0K$
bx p$
b10 t$
b10 )%
b10 `$
b10 M$
b0 !&
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
0M"
1g"
0f$
0z$
0S$
0~#
1p#
bx o$
xL!
#635000
0g
0C
0N!
0O!
0h"
#640000
1g
1C
1N!
1O!
1h"
b10 C"
b0 &&
b10101100111011000101111000 A"
1@"
b1 ?"
bx 8%
b0 ~%
0+!
0*!
0)!
1(!
1'!
1&!
1%!
0$!
1#!
0"!
0!!
0~
1}
1|
0{
1z
1y
1x
0w
0v
1u
1t
0s
1r
0q
1p
0o
0n
0m
0l
0k
0j
1i
1"
0B
0A
0@
1?
1>
1=
1<
0;
1:
09
08
07
16
15
04
13
12
11
00
0/
1.
1-
0,
1+
0*
1)
0(
0'
0&
0%
0$
0#
b0 !
bx 7%
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
b11111111111111111111111111111111 W"
bx r#
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
bx {#
#645000
0g
0C
0N!
0O!
0h"
#650000
1g
1C
1N!
1O!
1h"
b1 !
bx I$
b10 ?"
bx H$
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
#655000
0g
0C
0N!
0O!
0h"
#660000
1g
1C
1N!
1O!
1h"
b10 !
b11 ?"
#665000
0g
0C
0N!
0O!
0h"
#670000
1g
1C
1N!
1O!
1h"
b11 !
b100 B"
#675000
0g
0C
0N!
0O!
0h"
#680000
1g
1C
1N!
1O!
1h"
b100 C"
b100 7"
b100 !
bx A"
0@"
b0 B"
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
0i
0"
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
#685000
0g
0C
0N!
0O!
0h"
#690000
1g
1C
1N!
1O!
1h"
b0 C"
1E
1f
16"
#695000
0g
0C
0N!
0O!
0h"
#700000
1g
1C
1N!
1O!
1h"
b100 !
b11100011001101110010010011001001 D
1e
1b
1^
0]
0Z
1X
0W
0V
1T
0R
1Q
1P
0N
1M
0K
0J
0I
1H
1G
1F
1o!
1l!
1h!
0g!
0d!
1b!
0a!
0`!
1^!
0\!
1[!
1Z!
0X!
1W!
0U!
0T!
0S!
1R!
1Q!
1P!
b1 !&
#705000
0g
0C
0N!
0O!
0h"
#710000
1g
1C
1N!
1O!
1h"
b1 &&
0E
0f
06"
b1 ~%
#715000
0g
0C
0N!
0O!
0h"
#720000
1g
1C
1N!
1O!
1h"
b10 ~%
#725000
0g
0C
0N!
0O!
0h"
#730000
1g
1C
1N!
1O!
1h"
b11 ~%
#735000
0g
0C
0N!
0O!
0h"
#740000
1g
1C
1N!
1O!
1h"
b10 !&
#745000
0g
0C
0N!
0O!
0h"
#750000
1g
1C
1N!
1O!
1h"
b10 &&
b0 $&
b11 !&
#755000
0g
0C
0N!
0O!
0h"
#760000
1g
1C
1N!
1O!
1h"
b11 &&
#765000
0g
0C
0N!
0O!
0h"
b11100011001101110010010011001001 "&
1#&
11"
00"
0/"
1."
0-"
0,"
1+"
1*"
0)"
0("
1'"
0&"
0%"
1$"
0#"
0""
1!"
1~!
1}!
0|!
1{!
1z!
0y!
0x!
1w!
1v!
0u!
0t!
0s!
1r!
1q!
1p!
12"
11%
1D%
1j%
1W%
b11100011001101110010010011001001 ,%
#770000
1g
1C
1N!
1O!
1h"
b11100011001101110010010011001001 8%
1a%
b11 b%
1t%
b11 u%
1N%
b11 O%
1;%
b11 <%
1"#
1$#
1*#
1'#
1T%
0S%
1X%
1g%
0f%
1k%
1A%
0@%
1E%
1.%
0-%
12%
1%#
1+#
1(#
1U#
1u#
0h#
0i#
0j#
0k#
b11100011001101110010010011001001 7%
0d"
0w#
1K#
0J#
0I#
1H#
0G#
0F#
1E#
1D#
0C#
0B#
1A#
0@#
0?#
1>#
0=#
0<#
1;#
1:#
19#
08#
17#
16#
05#
04#
13#
12#
01#
00#
0/#
1.#
1-#
1,#
b11111111111111111111111111111111 W"
b10010011001001001110110011000111 r#
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
1E$
1D$
1C$
0B$
0A$
0@$
1?$
1>$
0=$
0<$
1;$
1:$
09$
18$
17$
16$
05$
04$
13$
02$
01$
10$
0/$
0.$
1-$
1,$
0+$
0*$
1)$
0($
0'$
1&$
b10010011001001001110110011000111 {#
b10 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#775000
0g
0C
0N!
0O!
0h"
0#&
b1 $&
02"
01%
0D%
0j%
0W%
#780000
1g
1C
1N!
1O!
1h"
0x#
1L$
b11 M$
1_$
b11 `$
1(%
b11 )%
1s$
b11 t$
b0 p$
b10 Z#
b10010011001001001110110011000111 I$
0m#
1:%
b11100011001101110010010011001001 9%
1M%
1s%
1`%
b10 <%
b10 O%
b10 u%
b10 b%
1}#
0|#
1#$
1R$
0Q$
1V$
1y$
0x$
1}$
1e$
0d$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Y"
0X"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
1\#
1]#
1^#
b10010011001001001110110011000111 H$
b100 [#
b0 o$
1d"
1w#
1K!
1J!
1I!
0H!
0G!
0F!
1E!
1D!
0C!
0B!
1A!
1@!
0?!
1>!
1=!
1<!
0;!
0:!
19!
08!
07!
16!
05!
04!
13!
12!
01!
00!
1/!
0.!
0-!
1,!
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
b10 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#785000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#790000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b0 ?"
b1 B"
1r$
bx q$
1'%
1^$
1K$
b10010011001001001110110011000111 J$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b100 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#795000
0g
0C
0N!
0O!
0h"
0#&
b10 $&
02"
01%
0D%
0j%
0W%
#800000
1g
1C
1N!
1O!
1h"
b1 C"
0x#
0L$
0_$
0(%
0s$
b100 Z#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1Z"
0Y"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
0u#
0p#
b0 o$
b1000 [#
1d"
1w#
0L!
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b100 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#805000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#810000
1g
1C
1N!
1O!
1h"
1x#
1a%
1t%
1N%
1;%
0r$
0'%
0^$
0K$
bx p$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
b1 ?"
1"#
1$#
1*#
1'#
1T%
0S%
1g%
0f%
1A%
0@%
1.%
0-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
0f$
0z$
0S$
0~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1000 [#
1t#
1v#
b0 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
0l$
0c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#815000
0g
0C
0N!
0O!
0h"
0#&
b11 $&
02"
01%
0D%
0j%
0W%
#820000
1g
1C
1N!
1O!
1h"
0x#
1L$
1_$
1(%
1s$
b1000 Z#
1:%
1M%
1s%
1`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b0 p$
1}#
0|#
1R$
0Q$
1y$
0x$
1e$
0d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
1["
0Z"
1/%
1B%
1h%
1U%
0U#
1h#
1i#
1j#
1k#
b1 s#
0u#
0p#
b0 o$
b1 [#
1d"
1w#
1l$
0L!
1c$
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
1\#
1]#
1^#
b1000 [#
0t#
0v#
bx s#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#825000
0g
0C
0N!
0O!
0h"
1#&
12"
11%
1D%
1j%
1W%
#830000
1g
1C
1N!
1O!
1h"
1x#
0a%
0t%
0N%
0;%
b10 ?"
1r$
1'%
1^$
1K$
bx q$
b11 b%
b11 u%
b11 O%
b11 <%
b10 t$
b10 )%
b10 `$
b10 M$
1"#
1$#
1*#
1'#
0T%
1S%
0g%
1f%
0A%
1@%
0.%
1-%
1X%
1k%
1E%
12%
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
1%#
1+#
1(#
0M"
1g"
1f$
1z$
1S$
1~#
1U#
1u#
0h#
0i#
0j#
0k#
1p#
bx o$
0d"
0w#
xL!
0e#
0f#
0g#
0b#
0c#
0d#
0_#
0`#
0a#
0\#
0]#
0^#
b1 [#
1t#
1v#
b1 s#
1F$
1Y$
1"%
1m$
14%
1G%
1m%
1Z%
1l$
1c$
1Q%
0'#
1d%
0*#
1>%
0$#
1+%
0"#
1h$
1|$
1U$
1"$
#835000
b100 !&
0g
0C
0N!
0O!
0h"
0#&
02"
01%
0D%
0j%
0W%
#840000
1g
1C
1N!
1O!
1h"
b100 &&
0x#
0L$
0_$
0(%
0s$
b1 Z#
1m#
0:%
0M%
0s%
0`%
b11 M$
b11 `$
b11 )%
b11 t$
b10 <%
b10 O%
b10 u%
b10 b%
b1 q$
0}#
1|#
0R$
1Q$
0y$
1x$
0e$
1d$
1#$
1V$
1}$
1i$
02%
0E%
0k%
0X%
0(#
0+#
0%#
1{"
1~"
1x"
1u"
1M"
0g"
0["
1X"
0/%
0B%
0h%
0U%
0U#
1h#
1i#
1j#
1k#
b0 s#
0u#
0p#
b1 o$
1\#
1]#
1^#
1d"
1w#
0l$
1L!
0c$
0t#
0v#
bx s#
1e#
1f#
1g#
1b#
1c#
1d#
1_#
1`#
1a#
0F$
0Y$
0"%
0m$
04%
0G%
0m%
0Z%
xl$
xc$
0Q%
0d%
0>%
0+%
0h$
0|$
0U$
0"$
#845000
0g
0C
0N!
0O!
0h"
#850000
1g
1C
1N!
1O!
1h"
bx "&
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
bx ,%
1x#
b0 ?"
b10 B"
0r$
0'%
0^$
0K$
bx p$
b10 t$
b10 )%
b10 `$
b10 M$
b0 !&
0i$
0}$
0V$
0#$
0u"
0x"
0~"
0{"
0M"
1g"
0f$
0z$
0S$
0~#
1p#
bx o$
xL!
#855000
0g
0C
0N!
0O!
0h"
#860000
1g
1C
1N!
1O!
1h"
b10 C"
b0 &&
b10010011001001001110110011000111 A"
1@"
b1 ?"
bx 8%
b0 ~%
1+!
1*!
1)!
0(!
0'!
0&!
1%!
1$!
0#!
0"!
1!!
1~
0}
1|
1{
1z
0y
0x
1w
0v
0u
1t
0s
0r
1q
1p
0o
0n
1m
0l
0k
1j
1i
1"
1B
1A
1@
0?
0>
0=
1<
1;
0:
09
18
17
06
15
14
13
02
01
10
0/
0.
1-
0,
0+
1*
1)
0(
0'
1&
0%
0$
1#
b0 !
bx 7%
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
b11111111111111111111111111111111 W"
bx r#
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
bx {#
#865000
0g
0C
0N!
0O!
0h"
#870000
1g
1C
1N!
1O!
1h"
b1 !
bx I$
b10 ?"
bx H$
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
#875000
0g
0C
0N!
0O!
0h"
#880000
1g
1C
1N!
1O!
1h"
b10 !
b11 ?"
#885000
0g
0C
0N!
0O!
0h"
#890000
1g
1C
1N!
1O!
1h"
b11 !
b100 B"
#895000
0g
0C
0N!
0O!
0h"
#900000
1g
1C
1N!
1O!
1h"
b100 C"
b100 7"
b100 !
bx A"
0@"
b0 B"
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
0i
0"
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
#905000
0g
0C
0N!
0O!
0h"
#910000
1g
1C
1N!
1O!
1h"
b0 C"
#915000
0g
0C
0N!
0O!
0h"
#920000
1g
1C
1N!
1O!
1h"
#925000
0g
0C
0N!
0O!
0h"
#930000
1g
1C
1N!
1O!
1h"
#935000
0g
0C
0N!
0O!
0h"
#940000
1g
1C
1N!
1O!
1h"
#945000
0g
0C
0N!
0O!
0h"
#950000
1g
1C
1N!
1O!
1h"
#955000
0g
0C
0N!
0O!
0h"
#960000
1g
1C
1N!
1O!
1h"
#965000
0g
0C
0N!
0O!
0h"
#970000
1g
1C
1N!
1O!
1h"
#975000
0g
0C
0N!
0O!
0h"
#980000
1g
1C
1N!
1O!
1h"
#985000
0g
0C
0N!
0O!
0h"
#990000
1g
1C
1N!
1O!
1h"
#995000
0g
0C
0N!
0O!
0h"
