Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topleveltb_behav xil_defaultlib.topleveltb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.ip_rom_input_code
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionReg
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Register_Logic
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Function_Unit
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.ip_ram_output_code
Compiling module xil_defaultlib.read_from_ram
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling module xil_defaultlib.read_ram_and_uart
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.topleveltb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topleveltb_behav
