{"vcs1":{"timestamp_begin":1746351179.541125680, "rt":2.58, "ut":2.44, "st":0.32}}
{"vcselab":{"timestamp_begin":1746351182.204714118, "rt":0.36, "ut":0.27, "st":0.08}}
{"link":{"timestamp_begin":1746351182.623116112, "rt":0.27, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746351178.780562792}
{"VCS_COMP_START_TIME": 1746351178.780562792}
{"VCS_COMP_END_TIME": 1746351183.024097116}
{"VCS_USER_OPTIONS": "-full64 -sverilog -f filelist.f tb/SimJTAG.cc tb/remote_bitbang.cc -cc g++ -CFLAGS -std=c++11 -Itb -debug_all -debug_pp -debug_access+all+xrw -kdb +vcs+lic+wait -cm line+cond+fsm -o simv"}
{"vcs1": {"peak_mem": 473260}}
{"vcselab": {"peak_mem": 183680}}
