

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Wed Apr 26 10:57:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.814 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        ?|  5.000 ns|         ?|    2|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %feature"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hist"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10]   --->   Operation 14 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%icmp_ln13 = icmp_sgt  i32 %n_read, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 15 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.end, void %for.body.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 16 'br' 'br_ln13' <Predicate = true> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 17 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.57ns)   --->   "%call_ln13 = call void @histogram_Pipeline_VITIS_LOOP_13_1, i31 %trunc_ln13, i32 %feature, i32 %weight, i32 %hist" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 18 'call' 'call_ln13' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln13 = call void @histogram_Pipeline_VITIS_LOOP_13_1, i31 %trunc_ln13, i32 %feature, i32 %weight, i32 %hist" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 19 'call' 'call_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (1.02ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 20 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 1.02>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_lcssa = phi i32 %n_read, void %for.body.lr.ph, i32 0, void %entry" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10]   --->   Operation 21 'phi' 'i_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i32 %i_0_lcssa" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:19]   --->   Operation 22 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.58ns
The critical path consists of the following:
	wire read operation ('n', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) on port 'n' (../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) [15]  (0 ns)
	'icmp' operation ('icmp_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13) [16]  (1.55 ns)
	multiplexor before 'phi' operation ('i_0_lcssa', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) with incoming values : ('n', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) [23]  (1.03 ns)

 <State 2>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13) to 'histogram_Pipeline_VITIS_LOOP_13_1' [20]  (2.57 ns)

 <State 3>: 1.03ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_lcssa', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) with incoming values : ('n', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) [23]  (1.03 ns)
	'phi' operation ('i_0_lcssa', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) with incoming values : ('n', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10) [23]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
