Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  1 11:33:30 2023
| Host         : Tutu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file subtrator_timing_summary_routed.rpt -pb subtrator_timing_summary_routed.pb -rpx subtrator_timing_summary_routed.rpx -warn_on_violation
| Design       : subtrator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            saida[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 5.087ns (46.433%)  route 5.869ns (53.567%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           3.858     5.312    a_IBUF[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     5.436 r  saida_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.011     7.447    saida_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.956 r  saida_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.956    saida[3]
    W18                                                               r  saida[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.829ns  (logic 5.083ns (46.940%)  route 5.746ns (53.060%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           3.853     5.308    a_IBUF[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     5.432 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.893     7.325    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.829 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    10.829    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op
                            (input port)
  Destination:            saida[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 5.210ns (54.573%)  route 4.337ns (45.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  op (IN)
                         net (fo=0)                   0.000     0.000    op
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  op_IBUF_inst/O
                         net (fo=5, routed)           1.580     3.032    op_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.156 r  saida_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     3.847    soma/c1
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124     3.971 r  saida_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.066     6.038    saida_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.547 r  saida_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.547    saida[2]
    V19                                                               r  saida[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            saida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 5.120ns (56.506%)  route 3.941ns (43.494%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.363     2.830    a_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.954 r  saida_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.531    saida_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.061 r  saida_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.061    saida[0]
    E19                                                               r  saida[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op
                            (input port)
  Destination:            saida[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 5.308ns (59.265%)  route 3.648ns (40.735%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  op (IN)
                         net (fo=0)                   0.000     0.000    op
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  op_IBUF_inst/O
                         net (fo=5, routed)           1.580     3.032    op_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.152     3.184 r  saida_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.069     5.253    saida_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.703     8.956 r  saida_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.956    saida[1]
    U19                                                               r  saida[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.472ns (64.609%)  route 0.806ns (35.391%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  op (IN)
                         net (fo=0)                   0.000     0.000    op
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  op_IBUF_inst/O
                         net (fo=5, routed)           0.379     0.599    op_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.644 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.428     1.072    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.278 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.278    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op
                            (input port)
  Destination:            saida[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.476ns (63.309%)  route 0.855ns (36.691%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  op (IN)
                         net (fo=0)                   0.000     0.000    op
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  op_IBUF_inst/O
                         net (fo=5, routed)           0.379     0.600    op_IBUF
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.645 r  saida_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.121    saida_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.331 r  saida_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.331    saida[3]
    W18                                                               r  saida[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op
                            (input port)
  Destination:            saida[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.476ns (60.608%)  route 0.959ns (39.392%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  op (IN)
                         net (fo=0)                   0.000     0.000    op
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  op_IBUF_inst/O
                         net (fo=5, routed)           0.458     0.679    op_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.724 r  saida_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.225    saida_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.435 r  saida_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.435    saida[2]
    V19                                                               r  saida[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            saida[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.538ns (62.966%)  route 0.905ns (37.034%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           0.407     0.639    b_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.042     0.681 r  saida_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.178    saida_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.442 r  saida_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.442    saida[1]
    U19                                                               r  saida[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            saida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.505ns (58.930%)  route 1.049ns (41.070%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.351     0.581    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  saida_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.323    saida_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.554 r  saida_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.554    saida[0]
    E19                                                               r  saida[0] (OUT)
  -------------------------------------------------------------------    -------------------





