{
  "Top": "hls_xfft2real",
  "RtlTop": "hls_xfft2real",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "din": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "xfft_axis_t",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "dout": {
      "index": "1",
      "type": {
        "dataType": "complex",
        "interfaceRef": "dout_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1037",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_xfft2real",
    "Version": "1.0",
    "DisplayName": "Hls_xfft2real",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/xfft2real.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hls_xfft2real_desg8j.vhd",
      "impl\/vhdl\/hls_xfft2real_desg8j_memcore.vhd",
      "impl\/vhdl\/hls_xfft2real_maceOg.vhd",
      "impl\/vhdl\/hls_xfft2real_macfYi.vhd",
      "impl\/vhdl\/hls_xfft2real_muldEe.vhd",
      "impl\/vhdl\/Loop_realfft_be_buff.vhd",
      "impl\/vhdl\/Loop_realfft_be_dbkb.vhd",
      "impl\/vhdl\/Loop_realfft_be_dcud.vhd",
      "impl\/vhdl\/Loop_realfft_be_desc.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/hls_xfft2real.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_xfft2real_desg8j.v",
      "impl\/verilog\/hls_xfft2real_desg8j_memcore.v",
      "impl\/verilog\/hls_xfft2real_maceOg.v",
      "impl\/verilog\/hls_xfft2real_macfYi.v",
      "impl\/verilog\/hls_xfft2real_muldEe.v",
      "impl\/verilog\/Loop_realfft_be_buff.v",
      "impl\/verilog\/Loop_realfft_be_dbkb.v",
      "impl\/verilog\/Loop_realfft_be_dbkb_rom.dat",
      "impl\/verilog\/Loop_realfft_be_dcud.v",
      "impl\/verilog\/Loop_realfft_be_dcud_rom.dat",
      "impl\/verilog\/Loop_realfft_be_desc.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/hls_xfft2real.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "Z:\/FPGA\/project\/triad_finder\/tom\/HLS\/hls_designs\/be_vhls_prj\/IPXACTExport\/.autopilot\/db\/hls_xfft2real.design.xml",
    "DebugDir": "Z:\/FPGA\/project\/triad_finder\/tom\/HLS\/hls_designs\/be_vhls_prj\/IPXACTExport\/.debug",
    "ProtoInst": ["Z:\/FPGA\/project\/triad_finder\/tom\/HLS\/hls_designs\/be_vhls_prj\/IPXACTExport\/.debug\/hls_xfft2real.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "din dout_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "din": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "din",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "32",
          "Element": {
            "Type": "real fixed signed 15",
            "Width": "16"
          }
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "dout_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dout_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "32",
          "Element": {
            "Type": "real fixed signed 15",
            "Width": "16"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "din_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "din_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "din_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dout_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dout_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_xfft2real",
      "Instances": [
        {
          "ModuleName": "Loop_realfft_be_desc",
          "InstanceName": "Loop_realfft_be_desc_U0"
        },
        {
          "ModuleName": "Loop_realfft_be_buff",
          "InstanceName": "Loop_realfft_be_buff_U0"
        }
      ]
    },
    "Info": {
      "Loop_realfft_be_buff": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_realfft_be_desc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hls_xfft2real": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_realfft_be_buff": {
        "Latency": {
          "LatencyBest": "511",
          "LatencyAvg": "511",
          "LatencyWorst": "512",
          "PipelineIIMin": "511",
          "PipelineIIMax": "512",
          "PipelineII": "511 ~ 512",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "realfft_be_buffer",
            "TripCount": "512",
            "Latency": "511",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "LUT": "74",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Loop_realfft_be_desc": {
        "Latency": {
          "LatencyBest": "525",
          "LatencyAvg": "525",
          "LatencyWorst": "525",
          "PipelineII": "525",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.890"
        },
        "Loops": [{
            "Name": "realfft_be_descramble",
            "TripCount": "512",
            "Latency": "523",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "4",
          "FF": "1609",
          "LUT": "970",
          "URAM": "0"
        }
      },
      "hls_xfft2real": {
        "Latency": {
          "LatencyBest": "1037",
          "LatencyAvg": "1037",
          "LatencyWorst": "1038",
          "PipelineII": "526",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.890"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "4",
          "FF": "1625",
          "LUT": "1102",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hls_xfft2real",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-03-30 12:59:15 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
