<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1322' ll='1326' type='unsigned int llvm::TargetLoweringBase::getNumRegistersForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1319'>/// Certain targets require unusual breakdowns of certain types. For MIPS,
  /// this occurs when a vector type is used, as vector are passed through the
  /// integer register set.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='789' u='c' c='_ZN4llvm12RegsForValueC1ERNS_11LLVMContextERKNS_14TargetLoweringERKNS_10DataLayoutEjPNS_4TypeENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='1862' u='c' c='_ZN4llvm19SelectionDAGBuilder8visitRetERKNS_10ReturnInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9045' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9175' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9314' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9687' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9796' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1435' u='c' c='_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='261' u='c' c='_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='992' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='779' c='_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='797' u='c' c='_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='153' c='_ZNK4llvm18MipsTargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1269' c='_ZNK4llvm17PPCTargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1960' c='_ZNK4llvm17X86TargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1965' u='c' c='_ZNK4llvm17X86TargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
