\doxysection{portmacro.\+h}
\hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source}{}\label{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CR5/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CR5/portmacro.h}}
\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00029}00029\ \textcolor{preprocessor}{\#ifndef\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00030}00030\ \textcolor{preprocessor}{\#define\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00032}00032\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00033}00033\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00034}00034\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00035}00035\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00036}00036\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00038}00038\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00039}00039\ \textcolor{comment}{\ *\ Port\ specific\ definitions.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00040}00040\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00041}00041\ \textcolor{comment}{\ *\ The\ settings\ in\ this\ file\ configure\ FreeRTOS\ correctly\ for\ the\ given\ hardware}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00042}00042\ \textcolor{comment}{\ *\ and\ compiler.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00043}00043\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00044}00044\ \textcolor{comment}{\ *\ These\ settings\ should\ not\ be\ altered.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00045}00045\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00046}00046\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00048}00048\ \textcolor{comment}{/*\ Type\ definitions.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00049}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{00049}}\ \textcolor{preprocessor}{\#define\ portCHAR\ \ \ \ \ \ \ \ \ \ char}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00050}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{00050}}\ \textcolor{preprocessor}{\#define\ portFLOAT\ \ \ \ \ \ \ \ \ float}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00051}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{00051}}\ \textcolor{preprocessor}{\#define\ portDOUBLE\ \ \ \ \ \ \ \ double}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00052}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{00052}}\ \textcolor{preprocessor}{\#define\ portLONG\ \ \ \ \ \ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00053}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{00053}}\ \textcolor{preprocessor}{\#define\ portSHORT\ \ \ \ \ \ \ \ \ short}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00054}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{00054}}\ \textcolor{preprocessor}{\#define\ portSTACK\_TYPE\ \ \ \ uint32\_t}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00055}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{00055}}\ \textcolor{preprocessor}{\#define\ portBASE\_TYPE\ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00057}00057\ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_ab0a294066ac7369b8f59a52d9491a92c}{portSTACK\_TYPE}}\ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00058}00058\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{long}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00059}00059\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a646f89d4298e4f5afd522202b11cb2e6}{UBaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00061}00061\ \textcolor{keyword}{typedef}\ uint32\_t\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00062}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{00062}}\ \textcolor{preprocessor}{\#define\ portMAX\_DELAY\ \ \ \ (\ TickType\_t\ )\ 0xffffffffUL}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00064}00064\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00066}00066\ \textcolor{comment}{/*\ Hardware\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00067}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{00067}}\ \textcolor{preprocessor}{\#define\ portSTACK\_GROWTH\ \ \ \ \ \ (\ -\/1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00068}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{00068}}\ \textcolor{preprocessor}{\#define\ portTICK\_PERIOD\_MS\ \ \ \ (\ (\ TickType\_t\ )\ 1000\ /\ configTICK\_RATE\_HZ\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00069}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{00069}}\ \textcolor{preprocessor}{\#define\ portBYTE\_ALIGNMENT\ \ \ \ 8}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00071}00071\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00073}00073\ \textcolor{comment}{/*\ Task\ utilities.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00075}00075\ \textcolor{comment}{/*\ Called\ at\ the\ end\ of\ an\ ISR\ that\ can\ cause\ a\ context\ switch.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00076}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a63b994040c62c9685490a71c87a13d8a}{00076}}\ \textcolor{preprocessor}{\#define\ portEND\_SWITCHING\_ISR(\ xSwitchRequired\ )\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00078}00078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ extern\ uint32\_t\ ulPortYieldRequired;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00079}00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00080}00080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ if(\ xSwitchRequired\ !=\ pdFALSE\ )\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00082}00082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ulPortYieldRequired\ =\ pdTRUE;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00083}00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00084}00084\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00085}00085\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00086}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{00086}}\ \textcolor{preprocessor}{\#define\ portYIELD\_FROM\_ISR(\ x\ )\ \ \ \ portEND\_SWITCHING\_ISR(\ x\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00087}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{00087}}\ \textcolor{preprocessor}{\#define\ portYIELD()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_asm\ volatile\ (\ "{}SWI\ 0"{}\ :::\ "{}memory"{}\ );}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00090}00090\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00091}00091\ \textcolor{comment}{*\ Critical\ section\ control}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00092}00092\ \textcolor{comment}{*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00094}00094\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00095}00095\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00096}00096\ \textcolor{keyword}{extern}\ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2portmacro_8h_a0625efca0dcd0cb3a264e046a937731a}{ulPortSetInterruptMask}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00097}00097\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aac0c43c94966fe5ff5a89c1396e2e1fa}{vPortClearInterruptMask}}(\ uint32\_t\ ulNewMaskValue\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00098}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a423953b5be6bf09faea65d5e5b6a7d9b}{00098}}\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a423953b5be6bf09faea65d5e5b6a7d9b}{vPortInstallFreeRTOSVectorTable}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00100}00100\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00101}00101\ \textcolor{comment}{\ *\ These\ macros\ do\ not\ globally\ disable/enable\ interrupts.\ They\ do\ mask\ off}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00102}00102\ \textcolor{comment}{\ *\ interrupts\ that\ have\ a\ priority\ below\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00103}00103\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00104}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{00104}}\ \textcolor{preprocessor}{\#define\ portENTER\_CRITICAL()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vPortEnterCritical();}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00105}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{00105}}\ \textcolor{preprocessor}{\#define\ portEXIT\_CRITICAL()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vPortExitCritical();}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00106}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{00106}}\ \textcolor{preprocessor}{\#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ulPortSetInterruptMask()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00107}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{00107}}\ \textcolor{preprocessor}{\#define\ portENABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vPortClearInterruptMask(\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00108}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a31b4260dbc1823ba80b578f86eb15a98}{00108}}\ \textcolor{preprocessor}{\#define\ portSET\_INTERRUPT\_MASK\_FROM\_ISR()\ \ \ \ \ \ \ \ \ ulPortSetInterruptMask()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00109}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a79d65a5d0f6f9133a0739832e9d8367e}{00109}}\ \textcolor{preprocessor}{\#define\ portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR(\ x\ )\ \ \ \ vPortClearInterruptMask(\ x\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00111}00111\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00113}00113\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00114}00114\ \textcolor{comment}{\ *\ Task\ function\ macros\ as\ described\ on\ the\ FreeRTOS.org\ WEB\ site.\ \ These\ are}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00115}00115\ \textcolor{comment}{\ *\ not\ required\ for\ this\ port\ but\ included\ in\ case\ common\ demo\ code\ that\ uses\ these}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00116}00116\ \textcolor{comment}{\ *\ macros\ is\ used.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00117}00117\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00118}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{00118}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION\_PROTO(\ vFunction,\ pvParameters\ )\ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00119}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{00119}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION(\ vFunction,\ pvParameters\ )\ \ \ \ \ \ \ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00121}00121\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00122}00122\ \textcolor{comment}{\ *\ Prototype\ of\ the\ FreeRTOS\ tick\ handler.\ \ This\ must\ be\ installed\ as\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00123}00123\ \textcolor{comment}{\ *\ handler\ for\ whichever\ peripheral\ is\ used\ to\ generate\ the\ RTOS\ tick.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00124}00124\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00125}00125\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a3853f6eea7b62957ada2e0feba299037}{FreeRTOS\_Tick\_Handler}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00127}00127\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00128}00128\ \textcolor{comment}{\ *\ If\ configUSE\_TASK\_FPU\_SUPPORT\ is\ set\ to\ 1,\ then\ tasks\ are\ created\ without\ an}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00129}00129\ \textcolor{comment}{\ *\ FPU\ context\ and\ must\ call\ vPortTaskUsesFPU()\ to\ allocate\ an\ FPU\ context}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00130}00130\ \textcolor{comment}{\ *\ prior\ to\ any\ FPU\ instructions.\ If\ configUSE\_TASK\_FPU\_SUPPORT\ is\ set\ to\ 2,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00131}00131\ \textcolor{comment}{\ *\ then\ all\ tasks\ have\ an\ FPU\ context\ allocated\ by\ default.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00132}00132\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00133}00133\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00134}00134\ \ \ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a4c83c3bee8f08f0a7247571845b56d65}{vPortTaskUsesFPU}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00135}00135\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_USES\_FLOATING\_POINT()\ \ \ \ vPortTaskUsesFPU()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00136}00136\ \textcolor{preprocessor}{\#elif\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 2\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00138}00138\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00139}00139\ \textcolor{comment}{\ *\ Each\ task\ has\ an\ FPU\ context\ already,\ so\ define\ this\ function\ away\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00140}00140\ \textcolor{comment}{\ *\ prevent\ it\ being\ called\ accidentally.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00141}00141\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \#define\ vPortTaskUsesFPU()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_USES\_FLOATING\_POINT()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00144}00144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00146}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ae38055d8737951e9ecdddfc7647d64b0}{00146}}\ \textcolor{preprocessor}{\#define\ portLOWEST\_INTERRUPT\_PRIORITY\ \ \ \ \ \ \ \ \ \ \ (\ (\ (\ uint32\_t\ )\ configUNIQUE\_INTERRUPT\_PRIORITIES\ )\ -\/\ 1UL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00147}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a378b9ab0adb8661f9b4d5b51919ebb8f}{00147}}\ \textcolor{preprocessor}{\#define\ portLOWEST\_USABLE\_INTERRUPT\_PRIORITY\ \ \ \ (\ portLOWEST\_INTERRUPT\_PRIORITY\ -\/\ 1UL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00149}00149\ \textcolor{comment}{/*\ Architecture\ specific\ optimisations.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00150}00150\ \textcolor{preprocessor}{\#ifndef\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00151}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}{00151}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00152}00152\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00154}00154\ \textcolor{preprocessor}{\#if\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00156}00156\ \textcolor{comment}{/*\ Store/clear\ the\ ready\ priorities\ in\ a\ bit\ map.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00157}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}{00157}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portRECORD\_READY\_PRIORITY(\ uxPriority,\ uxReadyPriorities\ )\ \ \ \ (\ uxReadyPriorities\ )\ |=\ (\ 1UL\ <<\ (\ uxPriority\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00158}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}{00158}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portRESET\_READY\_PRIORITY(\ uxPriority,\ uxReadyPriorities\ )\ \ \ \ \ (\ uxReadyPriorities\ )\ \&=\ \string~(\ 1UL\ <<\ (\ uxPriority\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00160}00160\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00161}00161\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00162}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}{00162}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portGET\_HIGHEST\_PRIORITY(\ uxTopPriority,\ uxReadyPriorities\ )\ \ \ \ uxTopPriority\ =\ (\ 31\ -\/\ \_\_builtin\_clz(\ uxReadyPriorities\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00163}00163\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00164}00164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00166}00166\ \textcolor{preprocessor}{\#ifdef\ configASSERT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00167}00167\ \ \ \ \ \textcolor{keywordtype}{void}\ vPortValidateInterruptPriority(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00168}00168\ \textcolor{preprocessor}{\ \ \ \ \#define\ portASSERT\_IF\_INTERRUPT\_PRIORITY\_INVALID()\ \ \ \ vPortValidateInterruptPriority()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00169}00169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configASSERT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00171}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{00171}}\ \textcolor{preprocessor}{\#define\ portNOP()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_asm\ volatile\ (\ "{}NOP"{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00174}00174\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00175}00175\ \textcolor{comment}{\ *\ The\ number\ of\ bits\ to\ shift\ for\ an\ interrupt\ priority\ is\ dependent\ on\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00176}00176\ \textcolor{comment}{\ *\ number\ of\ bits\ implemented\ by\ the\ interrupt\ controller.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00177}00177\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00178}00178\ \textcolor{preprocessor}{\#if\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 16}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \#define\ portPRIORITY\_SHIFT\ \ \ \ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_BINARY\_POINT\_VALUE\ \ \ \ 3}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00181}00181\ \textcolor{preprocessor}{\#elif\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 32}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ \ \#define\ portPRIORITY\_SHIFT\ \ \ \ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00183}00183\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_BINARY\_POINT\_VALUE\ \ \ \ 2}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00184}00184\ \textcolor{preprocessor}{\#elif\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 64}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ \ \#define\ portPRIORITY\_SHIFT\ \ \ \ \ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00186}00186\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_BINARY\_POINT\_VALUE\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00187}00187\ \textcolor{preprocessor}{\#elif\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 128}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00188}00188\ \textcolor{preprocessor}{\ \ \ \ \#define\ portPRIORITY\_SHIFT\ \ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00189}00189\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_BINARY\_POINT\_VALUE\ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00190}00190\ \textcolor{preprocessor}{\#elif\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 256}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00191}00191\ \textcolor{preprocessor}{\ \ \ \ \#define\ portPRIORITY\_SHIFT\ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00192}00192\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_BINARY\_POINT\_VALUE\ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00193}00193\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ if\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00194}00194\ \textcolor{preprocessor}{\ \ \ \ \#error\ Invalid\ configUNIQUE\_INTERRUPT\_PRIORITIES\ setting.\ \ configUNIQUE\_INTERRUPT\_PRIORITIES\ must\ be\ set\ to\ the\ number\ of\ unique\ priorities\ implemented\ by\ the\ target\ hardware}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00195}00195\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ if\ configUNIQUE\_INTERRUPT\_PRIORITIES\ ==\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00197}00197\ \textcolor{comment}{/*\ Interrupt\ controller\ access\ addresses.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00198}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_aef759bb23752dffedb587382edfbba32}{00198}}\ \textcolor{preprocessor}{\#define\ portICCPMR\_PRIORITY\_MASK\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x04\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00199}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a8019975f7fa30cee31d4cedd78d6dde0}{00199}}\ \textcolor{preprocessor}{\#define\ portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x0C\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00200}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a6251224634033f217bffae2158763272}{00200}}\ \textcolor{preprocessor}{\#define\ portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x10\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00201}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ab7dacdabd0aa6b4d9531911826d36414}{00201}}\ \textcolor{preprocessor}{\#define\ portICCBPR\_BINARY\_POINT\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x08\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00202}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a404afbfc32feb77fb5f3ed1cd4f79f22}{00202}}\ \textcolor{preprocessor}{\#define\ portICCRPR\_RUNNING\_PRIORITY\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x14\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00204}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a70974ca327267f587524eb0c0700c359}{00204}}\ \textcolor{preprocessor}{\#define\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ \ \ \ \ \ \ (\ configINTERRUPT\_CONTROLLER\_BASE\_ADDRESS\ +\ configINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_OFFSET\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00205}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b}{00205}}\ \textcolor{preprocessor}{\#define\ portICCPMR\_PRIORITY\_MASK\_REGISTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ *(\ (\ volatile\ uint32\_t\ *\ )\ (\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ +\ portICCPMR\_PRIORITY\_MASK\_OFFSET\ )\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00206}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a468d581c03cd0c8058d7ade3535ea404}{00206}}\ \textcolor{preprocessor}{\#define\ portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS\ \ \ \ (\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ +\ portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_OFFSET\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00207}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ae08992caa611c2bc4f2607649f08f235}{00207}}\ \textcolor{preprocessor}{\#define\ portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS\ \ \ \ \ \ \ \ (\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ +\ portICCEOIR\_END\_OF\_INTERRUPT\_OFFSET\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00208}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a3ab612f092e436d6e29c15eb8c03e088}{00208}}\ \textcolor{preprocessor}{\#define\ portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS\ \ \ \ \ \ \ \ \ \ \ \ (\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ +\ portICCPMR\_PRIORITY\_MASK\_OFFSET\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00209}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94}{00209}}\ \textcolor{preprocessor}{\#define\ portICCBPR\_BINARY\_POINT\_REGISTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ *(\ (\ const\ volatile\ uint32\_t\ *\ )\ (\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ +\ portICCBPR\_BINARY\_POINT\_OFFSET\ )\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00210}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_ad6ba327e91ebb8ef4443157fb16539dd}{00210}}\ \textcolor{preprocessor}{\#define\ portICCRPR\_RUNNING\_PRIORITY\_REGISTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ *(\ (\ const\ volatile\ uint32\_t\ *\ )\ (\ portINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_ADDRESS\ +\ portICCRPR\_RUNNING\_PRIORITY\_OFFSET\ )\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00212}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_a4b03d1af7eaa8e1c7788e17fc74482eb}{00212}}\ \textcolor{preprocessor}{\#define\ portMEMORY\_BARRIER()\ \ \ \ \_\_asm\ volatile\ (\ "{}"{}\ :::\ "{}memory"{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00214}00214\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00215}00215\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00216}00216\ \ \ \ \ \}\ \textcolor{comment}{/*\ extern\ C\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00217}00217\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00218}00218\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2portmacro_8h_source_l00220}00220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PORTMACRO\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
