module D_FF_neg  (
input D,
input clk,
output reg Q
);


always @(negedge clk)
begin
Q = D;
end
endmodule
