PPA Report for counter_async_dec.v (Module: counter_async_dec)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 12
IO Count: 7
Cell Count: 40

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 957.85 MHz
Reg-to-Reg Critical Path Delay: 0.911 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
