#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 26 23:34:35 2022
# Process ID: 9824
# Current directory: C:/Users/HP/Desktop/Nano_Final/Nano/Nano.runs/synth_1
# Command line: vivado.exe -log Final_Project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Final_Project.tcl
# Log file: C:/Users/HP/Desktop/Nano_Final/Nano/Nano.runs/synth_1/Final_Project.vds
# Journal file: C:/Users/HP/Desktop/Nano_Final/Nano/Nano.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Final_Project.tcl -notrace
Command: synth_design -top Final_Project -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 381.918 ; gain = 97.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Final_Project' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Final_Project.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Final_Project.vhd:66]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:34' bound to instance 'Nano_Processor_0' of component 'Nano_Processor' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Final_Project.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Decorder_3_to_8' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd:34' bound to instance 'Decorder_3_to_8_0' of component 'Decorder_3_to_8' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Decorder_3_to_8' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decorder_2_to_4' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_2_to_4.vhd:34' bound to instance 'Decorder_2_to_4_0' of component 'Decorder_2_to_4' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decorder_2_to_4' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decorder_2_to_4' (3#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decorder_2_to_4' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_2_to_4.vhd:34' bound to instance 'Decorder_2_to_4_1' of component 'Decorder_2_to_4' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Decorder_3_to_8' (4#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (5#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:87]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:95]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:111]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (6#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Mux_8_way_4_Bit' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:34' bound to instance 'Mux_8_way_4_Bit_0' of component 'Mux_8_way_4_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decorder_3_to_8' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd:34' bound to instance 'Decorder_3_to_8_0' of component 'Decorder_3_to_8' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (7#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:70]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:84]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_Bit' (8#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_way_4_Bit' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:34' bound to instance 'Mux_8_way_4_Bit_1' of component 'Mux_8_way_4_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:200]
INFO: [Synth 8-3491] module 'AddSubUnit_4' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:34' bound to instance 'AddSubUnit_4_0' of component 'AddSubUnit_4' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'AddSubUnit_4' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:51]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (9#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (10#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:68]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'AddSubUnit_4' (11#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_4_Bit' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:34' bound to instance 'Mux_2_way_4_Bit_0' of component 'Mux_2_way_4_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:225]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (12#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:59]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:68]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_3' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_Bit' (13#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd:42]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (14#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Bit_3_adder' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd:34' bound to instance 'Bit_3_adder_0' of component 'Bit_3_adder' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Bit_3_adder' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd:52]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Bit_3_adder' (15#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_Bit' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd:34' bound to instance 'Mux_2_way_3_Bit_0' of component 'Mux_2_way_3_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_Bit' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd:50]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd:59]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_Bit' (16#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_counter.vhd:34' bound to instance 'Program_counter_0' of component 'Program_counter' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:267]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_counter.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (17#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_counter.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_counter.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (18#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_ROM.vhd:34' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:275]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (19#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Program_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (20#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final_Project' (21#1) [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Final_Project.vhd:46]
WARNING: [Synth 8-3917] design Final_Project has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Final_Project has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Final_Project has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Final_Project has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 437.754 ; gain = 153.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 437.754 ; gain = 153.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 437.754 ; gain = 153.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/constrs_1/imports/vivado/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/constrs_1/imports/vivado/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/constrs_1/imports/vivado/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Final_Project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Final_Project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 769.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 769.309 ; gain = 484.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 769.309 ; gain = 484.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 769.309 ; gain = 484.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Jump_Flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Add_Sub_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Add_Sub_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Load_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twelveSegment_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Load_Sel_reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'Immediate_Val_reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_Sel_A_reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_Sel_B_reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'Add_Sub_Sel_reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_Address_reg' [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 769.309 ; gain = 484.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AddSubUnit_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Nano_Processor_0/Program_counter_0/D_FF_0/Qbar_reg was removed.  [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element Nano_Processor_0/Program_counter_0/D_FF_1/Qbar_reg was removed.  [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element Nano_Processor_0/Program_counter_0/D_FF_2/Qbar_reg was removed.  [C:/Users/HP/Desktop/Nano_Final/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "Nano_Processor_0/Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Nano_Processor_0/Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Final_Project has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Final_Project has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Final_Project has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Final_Project has port an[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_Processor_0/Instruction_Decoder_0/Immediate_Val_reg[3] )
INFO: [Synth 8-3886] merging instance 'Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[3]' (FDE) to 'Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[2]' (FDE) to 'Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[1]' (FDE) to 'Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Instruction_Decoder_0/Immediate_Val_reg[3]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_0/Q_reg[0]) is unused and will be removed from module Final_Project.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 769.309 ; gain = 484.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 769.309 ; gain = 484.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 785.137 ; gain = 500.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_3/Q_reg[3]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_3/Q_reg[2]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_3/Q_reg[1]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_3/Q_reg[0]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_5/Q_reg[3]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_5/Q_reg[2]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_5/Q_reg[1]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_5/Q_reg[0]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_6/Q_reg[3]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_6/Q_reg[2]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_6/Q_reg[1]) is unused and will be removed from module Final_Project.
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Register_Bank_0/Reg_6/Q_reg[0]) is unused and will be removed from module Final_Project.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_Processor_0/Instruction_Decoder_0/Reg_Sel_B_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Nano_Processor_0/Instruction_Decoder_0/Reg_Sel_B_reg[2]) is unused and will be removed from module Final_Project.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |    16|
|6     |LUT4   |    13|
|7     |LUT5   |    15|
|8     |LUT6   |     8|
|9     |FDRE   |    49|
|10    |LD     |    11|
|11    |LDC    |     1|
|12    |LDCP   |     1|
|13    |IBUF   |     2|
|14    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |   149|
|2     |  Nano_Processor_0        |Nano_Processor      |   129|
|3     |    Instruction_Decoder_0 |Instruction_Decoder |    27|
|4     |    Program_counter_0     |Program_counter     |    23|
|5     |      D_FF_0              |D_FF                |    11|
|6     |      D_FF_1              |D_FF_2              |     7|
|7     |      D_FF_2              |D_FF_3              |     5|
|8     |    Register_Bank_0       |Register_Bank       |    25|
|9     |      Reg_1               |Reg                 |     4|
|10    |      Reg_2               |Reg_0               |     4|
|11    |      Reg_7               |Reg_1               |    17|
|12    |    Slow_Clk_0            |Slow_Clk            |    54|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.957 ; gain = 502.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 786.957 ; gain = 170.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 786.957 ; gain = 502.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 11 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 786.957 ; gain = 514.703
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/Nano_Final/Nano/Nano.runs/synth_1/Final_Project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Final_Project_utilization_synth.rpt -pb Final_Project_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 786.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 26 23:35:16 2022...
