{
  "design": {
    "design_info": {
      "boundary_crc": "0x3B150553E8D5E5B0",
      "device": "xcvu13p-fhgb2104-2-e",
      "gen_directory": "../../../../LED_lab1.gen/sources_1/bd/db",
      "name": "db",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2_AR37126",
      "validated": "true"
    },
    "design_tree": {
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "vio_0": "",
      "ila_0": ""
    },
    "interface_ports": {
      "gclk_100m": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "gclk_100m_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_P": {
            "physical_name": "gclk_100m_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "led0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "7",
        "xci_name": "db_util_ds_buf_0_0",
        "xci_path": "ip/db_util_ds_buf_0_0/db_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0"
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "7",
        "xci_name": "db_util_ds_buf_0_1",
        "xci_path": "ip/db_util_ds_buf_0_1/db_util_ds_buf_0_1.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "26",
        "xci_name": "db_vio_0_0",
        "xci_path": "ip/db_vio_0_0/db_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "4"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT1_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT2_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT3_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT4_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT5_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT6_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT7_INIT_VAL": {
            "value": "0x1"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "db_ila_0_0",
        "xci_path": "ip/db_ila_0_0/db_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "gclk_100m_1": {
        "interface_ports": [
          "util_ds_buf_0/CLK_IN_D",
          "gclk_100m"
        ]
      }
    },
    "nets": {
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "util_ds_buf_1/BUFG_I"
        ]
      },
      "util_ds_buf_1_BUFG_O": {
        "ports": [
          "util_ds_buf_1/BUFG_O",
          "ila_0/clk",
          "vio_0/clk"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "led0",
          "ila_0/probe0"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "led1",
          "ila_0/probe1"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "led2",
          "ila_0/probe2"
        ]
      },
      "vio_0_probe_out3": {
        "ports": [
          "vio_0/probe_out3",
          "led3",
          "ila_0/probe3"
        ]
      }
    }
  }
}