// Seed: 1529063734
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_4 = id_2;
  assign id_4 = id_2;
  logic id_4, id_5;
  logic id_7;
  assign id_5.id_5 = 1;
  assign id_4 = 1;
  logic id_8, id_9;
  type_1 id_10 (
      .id_0(id_2),
      .id_1((1 & id_5)),
      .id_2(1),
      .id_3(id_6),
      .id_4((1'd0)),
      .id_5(id_4),
      .id_6(id_4 - 1),
      .id_7(1),
      .id_8(1'b0 ? id_7 : 1'b0)
  );
  logic id_11, id_12;
  assign id_5 = 1;
  assign id_7 = 1 ? id_6 : 1;
endmodule
`define pp_4 0
`define pp_5 0
