

================================================================
== Vitis HLS Report for 'compute_Pipeline_4'
================================================================
* Date:           Sun Feb  5 17:00:15 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.575 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24002|    24002|  1.440 ms|  1.440 ms|  24002|  24002|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    24000|    24000|         1|          1|          1|  24000|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      50|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       17|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       17|      86|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_1733_fu_100_p2    |         +|   0|  0|  22|          15|           1|
    |exitcond1043_fu_106_p2  |      icmp|   0|  0|  12|          15|          15|
    |empty_1732_fu_78_p2     |       shl|   0|  0|  16|           4|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  50|          34|          24|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i354_load  |   9|          2|   15|         30|
    |loop_index_i354_fu_38                  |   9|          2|   15|         30|
    |ref_tmp21_we0                          |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  36|          8|   39|         78|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |loop_index_i354_fu_38  |  15|   0|   15|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  17|   0|   17|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  compute_Pipeline_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  compute_Pipeline_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  compute_Pipeline_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  compute_Pipeline_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  compute_Pipeline_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_4|  return value|
|ref_tmp21_address0  |  out|   14|   ap_memory|           ref_tmp21|         array|
|ref_tmp21_ce0       |  out|    1|   ap_memory|           ref_tmp21|         array|
|ref_tmp21_we0       |  out|    8|   ap_memory|           ref_tmp21|         array|
|ref_tmp21_d0        |  out|   64|   ap_memory|           ref_tmp21|         array|
+--------------------+-----+-----+------------+--------------------+--------------+

