{"filename": "verilator-5.012-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.012-1", "desc": "The fastest free Verilog HDL simulator", "csize": "6839614", "isize": "33885133", "md5sum": "b10c8c30650cfb83be119def9a23f6da", "sha256sum": "35d1a76d1dddf4426e6239266fb623126bdacc6d21501c139c625d4990943d97", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmSOqa4ACgkQeGxj8zDXy5IlCg/+J4gFFjKClSAIs44dAJKChntmIhnACKNK/RMwmJ6zSJ3LPI2r69y9Ba1nqjypHY2RDIcn4c5C9Kdquhn7phAw7NkJcWX/idZUnBSXef3PFVZWTssmYOmMXIp7Lc3kqAdzMU8TKGoyxrD+aH6vOhbcfKKEQY8fh325tL4h1RHS2S88gKBQFjrRLoY1qVzgtSEuUjzibfNdY25hqNMuNXOxp6Iv9rbYny/VDvspl++wWb3dvGTzx3W2NwA8FRpziUfydGrXULIynmRKsoDDGty4hZm3xVmZ3snba9JV5TP26Nx4yJA8TdAtmTJ95WCu6lDf6B2yI0K36OspVleGQfIpBTYestzbzUWmydz9nAvReL8pk1YgnHjmc26nvDjxIFmo9XKqME2tQZpmrZv5advLaK4lBcdgWW7otht2nKKbteaMLqad0tHZHBpvOOP5qGYAo9UsbB8BVi3Jz/iF8F+QoU5KZZfu4K/jzlzB3duF7A1FX68vBDmMJPAxiT+4FYKjMfkG64puG+BXDL+0H21lt46eN/Pr4gTYVJunWu+AzmshamcMGleXljjFFsrypfZgw97FskBgpf0mxHKEEhOcwnz7XofSy+IVPbcRADekeeAPt26HiQ2KPMLYyDIoQF7x6jN5eP1Eq31kegNPhqtQSwRpTa9Ou5xwrAgu/SPThfY=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1687070816", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_x86_64", "verilator_stable", "verilator_x86_64_stable"]}