Classic Timing Analyzer report for contador
Thu Nov 29 10:03:00 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'iKEY[0]'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.123 ns                                       ; iSW[0]             ; flipflopT:cont7|QB ; --         ; iKEY[0]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.243 ns                                      ; flipflopT:cont3|QB ; oHEX0_D[0]         ; iKEY[0]    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.957 ns                                      ; iSW[0]             ; flipflopT:cont1|QB ; --         ; iKEY[0]  ; 0            ;
; Clock Setup: 'iKEY[0]'       ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont7|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; iKEY[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iKEY[0]'                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont7|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont5|QB ; flipflopT:cont6|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont5|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont6|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.359 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont4|QB ; flipflopT:cont6|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont3|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont5|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont4|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont6|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont5|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont4|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont3|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont6|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont5|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont4|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont6|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont3|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.083 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont2|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont4|QB ; flipflopT:cont5|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 1.024 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont3|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont3|QB ; flipflopT:cont6|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont3|QB ; flipflopT:cont5|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont3|QB ; flipflopT:cont4|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont4|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.966 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont3|QB ; flipflopT:cont3|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont1|QB ; flipflopT:cont1|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont4|QB ; flipflopT:cont4|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont2|QB ; flipflopT:cont2|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont5|QB ; flipflopT:cont5|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont8|QB ; flipflopT:cont8|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont7|QB ; flipflopT:cont7|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; flipflopT:cont6|QB ; flipflopT:cont6|QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+--------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                 ; To Clock ;
+-------+--------------+------------+--------+--------------------+----------+
; N/A   ; None         ; 4.123 ns   ; iSW[0] ; flipflopT:cont7|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.854 ns   ; iSW[0] ; flipflopT:cont8|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.854 ns   ; iSW[0] ; flipflopT:cont6|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.853 ns   ; iSW[0] ; flipflopT:cont5|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.852 ns   ; iSW[0] ; flipflopT:cont4|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.852 ns   ; iSW[0] ; flipflopT:cont3|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.577 ns   ; iSW[1] ; flipflopT:cont8|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.576 ns   ; iSW[1] ; flipflopT:cont5|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.575 ns   ; iSW[1] ; flipflopT:cont3|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.575 ns   ; iSW[1] ; flipflopT:cont7|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.569 ns   ; iSW[1] ; flipflopT:cont4|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.481 ns   ; iSW[1] ; flipflopT:cont6|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.305 ns   ; iSW[1] ; flipflopT:cont2|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.302 ns   ; iSW[1] ; flipflopT:cont1|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.189 ns   ; iSW[0] ; flipflopT:cont2|QB ; iKEY[0]  ;
; N/A   ; None         ; 3.187 ns   ; iSW[0] ; flipflopT:cont1|QB ; iKEY[0]  ;
+-------+--------------+------------+--------+--------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+--------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To         ; From Clock ;
+-------+--------------+------------+--------------------+------------+------------+
; N/A   ; None         ; 11.243 ns  ; flipflopT:cont3|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 11.074 ns  ; flipflopT:cont1|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 10.888 ns  ; flipflopT:cont4|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 10.718 ns  ; flipflopT:cont2|QB ; oHEX0_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 10.644 ns  ; flipflopT:cont1|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.636 ns  ; flipflopT:cont2|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.404 ns  ; flipflopT:cont1|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.402 ns  ; flipflopT:cont3|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.392 ns  ; flipflopT:cont2|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.374 ns  ; flipflopT:cont1|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 10.363 ns  ; flipflopT:cont2|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 10.361 ns  ; flipflopT:cont3|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.274 ns  ; flipflopT:cont4|QB ; oHEX0_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 10.202 ns  ; flipflopT:cont1|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 10.190 ns  ; flipflopT:cont2|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 10.163 ns  ; flipflopT:cont3|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.160 ns  ; flipflopT:cont1|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.133 ns  ; flipflopT:cont3|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 10.033 ns  ; flipflopT:cont4|QB ; oHEX0_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 10.005 ns  ; flipflopT:cont4|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 10.003 ns  ; flipflopT:cont4|QB ; oHEX0_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 9.963 ns   ; flipflopT:cont3|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 9.840 ns   ; flipflopT:cont3|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.835 ns   ; flipflopT:cont2|QB ; oHEX0_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 9.827 ns   ; flipflopT:cont4|QB ; oHEX0_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 9.667 ns   ; flipflopT:cont1|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.486 ns   ; flipflopT:cont4|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.421 ns   ; flipflopT:cont5|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 9.412 ns   ; flipflopT:cont5|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.384 ns   ; flipflopT:cont5|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 9.314 ns   ; flipflopT:cont2|QB ; oHEX0_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 9.183 ns   ; flipflopT:cont7|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 9.167 ns   ; flipflopT:cont7|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.146 ns   ; flipflopT:cont7|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 9.111 ns   ; flipflopT:cont5|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 9.041 ns   ; flipflopT:cont6|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 9.032 ns   ; flipflopT:cont6|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 9.004 ns   ; flipflopT:cont6|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 8.950 ns   ; flipflopT:cont5|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.922 ns   ; flipflopT:cont5|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.898 ns   ; flipflopT:cont8|QB ; oHEX1_D[5] ; iKEY[0]    ;
; N/A   ; None         ; 8.889 ns   ; flipflopT:cont8|QB ; oHEX1_D[0] ; iKEY[0]    ;
; N/A   ; None         ; 8.875 ns   ; flipflopT:cont7|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.861 ns   ; flipflopT:cont8|QB ; oHEX1_D[6] ; iKEY[0]    ;
; N/A   ; None         ; 8.730 ns   ; flipflopT:cont6|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.712 ns   ; flipflopT:cont7|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.696 ns   ; flipflopT:cont5|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 8.685 ns   ; flipflopT:cont7|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.582 ns   ; flipflopT:cont8|QB ; oHEX1_D[4] ; iKEY[0]    ;
; N/A   ; None         ; 8.570 ns   ; flipflopT:cont6|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.570 ns   ; flipflopT:cont6|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.456 ns   ; flipflopT:cont7|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 8.427 ns   ; flipflopT:cont8|QB ; oHEX1_D[3] ; iKEY[0]    ;
; N/A   ; None         ; 8.426 ns   ; flipflopT:cont8|QB ; oHEX1_D[2] ; iKEY[0]    ;
; N/A   ; None         ; 8.318 ns   ; flipflopT:cont6|QB ; oHEX1_D[1] ; iKEY[0]    ;
; N/A   ; None         ; 8.175 ns   ; flipflopT:cont8|QB ; oHEX1_D[1] ; iKEY[0]    ;
+-------+--------------+------------+--------------------+------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+--------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                 ; To Clock ;
+---------------+-------------+-----------+--------+--------------------+----------+
; N/A           ; None        ; -2.957 ns ; iSW[0] ; flipflopT:cont1|QB ; iKEY[0]  ;
; N/A           ; None        ; -2.959 ns ; iSW[0] ; flipflopT:cont2|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.072 ns ; iSW[1] ; flipflopT:cont1|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.075 ns ; iSW[1] ; flipflopT:cont2|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.251 ns ; iSW[1] ; flipflopT:cont6|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.339 ns ; iSW[1] ; flipflopT:cont4|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.345 ns ; iSW[1] ; flipflopT:cont3|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.345 ns ; iSW[1] ; flipflopT:cont7|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.346 ns ; iSW[1] ; flipflopT:cont5|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.347 ns ; iSW[1] ; flipflopT:cont8|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.622 ns ; iSW[0] ; flipflopT:cont4|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.622 ns ; iSW[0] ; flipflopT:cont3|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.623 ns ; iSW[0] ; flipflopT:cont5|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.624 ns ; iSW[0] ; flipflopT:cont8|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.624 ns ; iSW[0] ; flipflopT:cont6|QB ; iKEY[0]  ;
; N/A           ; None        ; -3.893 ns ; iSW[0] ; flipflopT:cont7|QB ; iKEY[0]  ;
+---------------+-------------+-----------+--------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 29 10:03:00 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador -c contador --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iKEY[0]" is an undefined clock
Info: Clock "iKEY[0]" Internal fmax is restricted to 450.05 MHz between source register "flipflopT:cont7|QB" and destination register "flipflopT:cont8|QB"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.706 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7|QB'
            Info: 2: + IC(0.508 ns) + CELL(0.438 ns) = 0.946 ns; Loc. = LCCOMB_X51_Y4_N2; Fanout = 1; COMB Node = 'flipflopT:cont8|QB~0'
            Info: 3: + IC(0.261 ns) + CELL(0.415 ns) = 1.622 ns; Loc. = LCCOMB_X51_Y4_N16; Fanout = 1; COMB Node = 'flipflopT:cont8|QB~1'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.706 ns; Loc. = LCFF_X51_Y4_N17; Fanout = 8; REG Node = 'flipflopT:cont8|QB'
            Info: Total cell delay = 0.937 ns ( 54.92 % )
            Info: Total interconnect delay = 0.769 ns ( 45.08 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "iKEY[0]" to destination register is 3.802 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
                Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N17; Fanout = 8; REG Node = 'flipflopT:cont8|QB'
                Info: Total cell delay = 1.379 ns ( 36.27 % )
                Info: Total interconnect delay = 2.423 ns ( 63.73 % )
            Info: - Longest clock path from clock "iKEY[0]" to source register is 3.802 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
                Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7|QB'
                Info: Total cell delay = 1.379 ns ( 36.27 % )
                Info: Total interconnect delay = 2.423 ns ( 63.73 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "flipflopT:cont7|QB" (data pin = "iSW[0]", clock pin = "iKEY[0]") is 4.123 ns
    Info: + Longest pin to register delay is 7.961 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 4; PIN Node = 'iSW[0]'
        Info: 2: + IC(5.949 ns) + CELL(0.410 ns) = 7.181 ns; Loc. = LCCOMB_X51_Y4_N30; Fanout = 5; COMB Node = 'e[2]'
        Info: 3: + IC(0.280 ns) + CELL(0.416 ns) = 7.877 ns; Loc. = LCCOMB_X51_Y4_N26; Fanout = 1; COMB Node = 'flipflopT:cont7|QB~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.961 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7|QB'
        Info: Total cell delay = 1.732 ns ( 21.76 % )
        Info: Total interconnect delay = 6.229 ns ( 78.24 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "iKEY[0]" to destination register is 3.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7|QB'
        Info: Total cell delay = 1.379 ns ( 36.27 % )
        Info: Total interconnect delay = 2.423 ns ( 63.73 % )
Info: tco from clock "iKEY[0]" to destination pin "oHEX0_D[0]" through register "flipflopT:cont3|QB" is 11.243 ns
    Info: + Longest clock path from clock "iKEY[0]" to source register is 3.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N29; Fanout = 9; REG Node = 'flipflopT:cont3|QB'
        Info: Total cell delay = 1.379 ns ( 36.27 % )
        Info: Total interconnect delay = 2.423 ns ( 63.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y4_N29; Fanout = 9; REG Node = 'flipflopT:cont3|QB'
        Info: 2: + IC(0.737 ns) + CELL(0.419 ns) = 1.156 ns; Loc. = LCCOMB_X51_Y4_N24; Fanout = 1; COMB Node = 'BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0'
        Info: 3: + IC(3.267 ns) + CELL(2.768 ns) = 7.191 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D[0]'
        Info: Total cell delay = 3.187 ns ( 44.32 % )
        Info: Total interconnect delay = 4.004 ns ( 55.68 % )
Info: th for register "flipflopT:cont1|QB" (data pin = "iSW[0]", clock pin = "iKEY[0]") is -2.957 ns
    Info: + Longest clock path from clock "iKEY[0]" to destination register is 3.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY[0]'
        Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont1|QB'
        Info: Total cell delay = 1.379 ns ( 36.27 % )
        Info: Total interconnect delay = 2.423 ns ( 63.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 4; PIN Node = 'iSW[0]'
        Info: 2: + IC(5.699 ns) + CELL(0.420 ns) = 6.941 ns; Loc. = LCCOMB_X51_Y4_N8; Fanout = 1; COMB Node = 'flipflopT:cont1|QB~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.025 ns; Loc. = LCFF_X51_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont1|QB'
        Info: Total cell delay = 1.326 ns ( 18.88 % )
        Info: Total interconnect delay = 5.699 ns ( 81.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Nov 29 10:03:01 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


