{
  "module_name": "smu7_fusion.h",
  "hash_id": "93e022ef866e78c91435200a6fe15eb6d3c2a4705a69b45037514c9d1081b02e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu7_fusion.h",
  "human_readable_source": " \n\n#ifndef SMU7_FUSION_H\n#define SMU7_FUSION_H\n\n#include \"smu7.h\"\n\n#pragma pack(push, 1)\n\n#define SMU7_DTE_ITERATIONS 5\n#define SMU7_DTE_SOURCES 5\n#define SMU7_DTE_SINKS 3\n#define SMU7_NUM_CPU_TES 2\n#define SMU7_NUM_GPU_TES 1\n#define SMU7_NUM_NON_TES 2\n\n\nstruct SMU7_SoftRegisters {\n    uint32_t        RefClockFrequency;\n    uint32_t        PmTimerP;\n    uint32_t        FeatureEnables;\n    uint32_t        HandshakeDisables;\n\n    uint8_t         DisplayPhy1Config;\n    uint8_t         DisplayPhy2Config;\n    uint8_t         DisplayPhy3Config;\n    uint8_t         DisplayPhy4Config;\n\n    uint8_t         DisplayPhy5Config;\n    uint8_t         DisplayPhy6Config;\n    uint8_t         DisplayPhy7Config;\n    uint8_t         DisplayPhy8Config;\n\n    uint32_t        AverageGraphicsA;\n    uint32_t        AverageMemoryA;\n    uint32_t        AverageGioA;\n\n    uint8_t         SClkDpmEnabledLevels;\n    uint8_t         MClkDpmEnabledLevels;\n    uint8_t         LClkDpmEnabledLevels;\n    uint8_t         PCIeDpmEnabledLevels;\n\n    uint8_t         UVDDpmEnabledLevels;\n    uint8_t         SAMUDpmEnabledLevels;\n    uint8_t         ACPDpmEnabledLevels;\n    uint8_t         VCEDpmEnabledLevels;\n\n    uint32_t        DRAM_LOG_ADDR_H;\n    uint32_t        DRAM_LOG_ADDR_L;\n    uint32_t        DRAM_LOG_PHY_ADDR_H;\n    uint32_t        DRAM_LOG_PHY_ADDR_L;\n    uint32_t        DRAM_LOG_BUFF_SIZE;\n    uint32_t        UlvEnterC;\n    uint32_t        UlvTime;\n    uint32_t        Reserved[3];\n\n};\n\ntypedef struct SMU7_SoftRegisters SMU7_SoftRegisters;\n\nstruct SMU7_Fusion_GraphicsLevel {\n    uint32_t    MinVddNb;\n\n    uint32_t    SclkFrequency;\n\n    uint8_t     Vid;\n    uint8_t     VidOffset;\n    uint16_t    AT;\n\n    uint8_t     PowerThrottle;\n    uint8_t     GnbSlow;\n    uint8_t     ForceNbPs1;\n    uint8_t     SclkDid;\n\n    uint8_t     DisplayWatermark;\n    uint8_t     EnabledForActivity;\n    uint8_t     EnabledForThrottle;\n    uint8_t     UpH;\n\n    uint8_t     DownH;\n    uint8_t     VoltageDownH;\n    uint8_t     DeepSleepDivId;\n\n    uint8_t     ClkBypassCntl;\n\n    uint32_t    reserved;\n};\n\ntypedef struct SMU7_Fusion_GraphicsLevel SMU7_Fusion_GraphicsLevel;\n\nstruct SMU7_Fusion_GIOLevel {\n    uint8_t     EnabledForActivity;\n    uint8_t     LclkDid;\n    uint8_t     Vid;\n    uint8_t     VoltageDownH;\n\n    uint32_t    MinVddNb;\n\n    uint16_t    ResidencyCounter;\n    uint8_t     UpH;\n    uint8_t     DownH;\n\n    uint32_t    LclkFrequency;\n\n    uint8_t     ActivityLevel;\n    uint8_t     EnabledForThrottle;\n\n    uint8_t     ClkBypassCntl;\n\n    uint8_t     padding;\n};\n\ntypedef struct SMU7_Fusion_GIOLevel SMU7_Fusion_GIOLevel;\n\n\nstruct SMU7_Fusion_UvdLevel {\n    uint32_t VclkFrequency;\n    uint32_t DclkFrequency;\n    uint16_t MinVddNb;\n    uint8_t  VclkDivider;\n    uint8_t  DclkDivider;\n\n    uint8_t     VClkBypassCntl;\n    uint8_t     DClkBypassCntl;\n\n    uint8_t     padding[2];\n\n};\n\ntypedef struct SMU7_Fusion_UvdLevel SMU7_Fusion_UvdLevel;\n\n\nstruct SMU7_Fusion_ExtClkLevel {\n    uint32_t Frequency;\n    uint16_t MinVoltage;\n    uint8_t  Divider;\n    uint8_t  ClkBypassCntl;\n\n    uint32_t Reserved;\n};\ntypedef struct SMU7_Fusion_ExtClkLevel SMU7_Fusion_ExtClkLevel;\n\nstruct SMU7_Fusion_ACPILevel {\n    uint32_t    Flags;\n    uint32_t    MinVddNb;\n    uint32_t    SclkFrequency;\n    uint8_t     SclkDid;\n    uint8_t     GnbSlow;\n    uint8_t     ForceNbPs1;\n    uint8_t     DisplayWatermark;\n    uint8_t     DeepSleepDivId;\n    uint8_t     padding[3];\n};\n\ntypedef struct SMU7_Fusion_ACPILevel SMU7_Fusion_ACPILevel;\n\nstruct SMU7_Fusion_NbDpm {\n    uint8_t DpmXNbPsHi;\n    uint8_t DpmXNbPsLo;\n    uint8_t Dpm0PgNbPsHi;\n    uint8_t Dpm0PgNbPsLo;\n    uint8_t EnablePsi1;\n    uint8_t SkipDPM0;\n    uint8_t SkipPG;\n    uint8_t Hysteresis;\n    uint8_t EnableDpmPstatePoll;\n    uint8_t padding[3];\n};\n\ntypedef struct SMU7_Fusion_NbDpm SMU7_Fusion_NbDpm;\n\nstruct SMU7_Fusion_StateInfo {\n    uint32_t SclkFrequency;\n    uint32_t LclkFrequency;\n    uint32_t VclkFrequency;\n    uint32_t DclkFrequency;\n    uint32_t SamclkFrequency;\n    uint32_t AclkFrequency;\n    uint32_t EclkFrequency;\n    uint8_t  DisplayWatermark;\n    uint8_t  McArbIndex;\n    int8_t   SclkIndex;\n    int8_t   MclkIndex;\n};\n\ntypedef struct SMU7_Fusion_StateInfo SMU7_Fusion_StateInfo;\n\nstruct SMU7_Fusion_DpmTable {\n    uint32_t                            SystemFlags;\n\n    SMU7_PIDController                  GraphicsPIDController;\n    SMU7_PIDController                  GioPIDController;\n\n    uint8_t                            GraphicsDpmLevelCount;\n    uint8_t                            GIOLevelCount;\n    uint8_t                            UvdLevelCount;\n    uint8_t                            VceLevelCount;\n\n    uint8_t                            AcpLevelCount;\n    uint8_t                            SamuLevelCount;\n    uint16_t                           FpsHighT;\n\n    SMU7_Fusion_GraphicsLevel         GraphicsLevel[SMU__NUM_SCLK_DPM_STATE];\n    SMU7_Fusion_ACPILevel             ACPILevel;\n    SMU7_Fusion_UvdLevel              UvdLevel[SMU7_MAX_LEVELS_UVD];\n    SMU7_Fusion_ExtClkLevel           VceLevel[SMU7_MAX_LEVELS_VCE];\n    SMU7_Fusion_ExtClkLevel           AcpLevel[SMU7_MAX_LEVELS_ACP];\n    SMU7_Fusion_ExtClkLevel           SamuLevel[SMU7_MAX_LEVELS_SAMU];\n\n    uint8_t                           UvdBootLevel;\n    uint8_t                           VceBootLevel;\n    uint8_t                           AcpBootLevel;\n    uint8_t                           SamuBootLevel;\n    uint8_t                           UVDInterval;\n    uint8_t                           VCEInterval;\n    uint8_t                           ACPInterval;\n    uint8_t                           SAMUInterval;\n\n    uint8_t                           GraphicsBootLevel;\n    uint8_t                           GraphicsInterval;\n    uint8_t                           GraphicsThermThrottleEnable;\n    uint8_t                           GraphicsVoltageChangeEnable;\n\n    uint8_t                           GraphicsClkSlowEnable;\n    uint8_t                           GraphicsClkSlowDivider;\n    uint16_t                          FpsLowT;\n\n    uint32_t                          DisplayCac;\n    uint32_t                          LowSclkInterruptT;\n\n    uint32_t                          DRAM_LOG_ADDR_H;\n    uint32_t                          DRAM_LOG_ADDR_L;\n    uint32_t                          DRAM_LOG_PHY_ADDR_H;\n    uint32_t                          DRAM_LOG_PHY_ADDR_L;\n    uint32_t                          DRAM_LOG_BUFF_SIZE;\n\n};\n\nstruct SMU7_Fusion_GIODpmTable {\n\n    SMU7_Fusion_GIOLevel              GIOLevel[SMU7_MAX_LEVELS_GIO];\n\n    SMU7_PIDController                GioPIDController;\n\n    uint32_t                          GIOLevelCount;\n\n    uint8_t                           Enable;\n    uint8_t                           GIOVoltageChangeEnable;\n    uint8_t                           GIOBootLevel;\n    uint8_t                           padding;\n    uint8_t                           padding1[2];\n    uint8_t                           TargetState;\n    uint8_t                           CurrenttState;\n    uint8_t                           ThrottleOnHtc;\n    uint8_t                           ThermThrottleStatus;\n    uint8_t                           ThermThrottleTempSelect;\n    uint8_t                           ThermThrottleEnable;\n    uint16_t                          TemperatureLimitHigh;\n    uint16_t                          TemperatureLimitLow;\n\n};\n\ntypedef struct SMU7_Fusion_DpmTable SMU7_Fusion_DpmTable;\ntypedef struct SMU7_Fusion_GIODpmTable SMU7_Fusion_GIODpmTable;\n\n#pragma pack(pop)\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}