Analysis & Synthesis report for DE0_Default
Mon Nov 14 23:50:45 2011
Quartus II Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram
 14. Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated
 15. Parameter Settings for User Entity Instance: UartPLL:inst19|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component
 17. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 18. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 19. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 20. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 21. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 22. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 23. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 24. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 25. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 26. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 27. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 28. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 29. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 30. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 31. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 32. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 33. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 34. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 35. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 36. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 37. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 38. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 39. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 40. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 41. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 42. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 43. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 44. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 45. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 46. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 47. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 48. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 49. Parameter Settings for User Entity Instance: PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component
 51. Parameter Settings for User Entity Instance: 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component
 52. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component
 53. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component
 54. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component
 55. Parameter Settings for User Entity Instance: RandomSeq:inst8|PLLout:inst1|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component
 57. Parameter Settings for Inferred Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0
 58. altpll Parameter Settings by Entity Instance
 59. scfifo Parameter Settings by Entity Instance
 60. lpm_shiftreg Parameter Settings by Entity Instance
 61. altsyncram Parameter Settings by Entity Instance
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 14 23:50:45 2011            ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SP 0.08 SJ Full Version ;
; Revision Name                      ; DE0_Default                                      ;
; Top-level Entity Name              ; Block1                                           ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 1,077                                            ;
;     Total combinational functions  ; 873                                              ;
;     Dedicated logic registers      ; 599                                              ;
; Total registers                    ; 599                                              ;
; Total pins                         ; 87                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 262,144                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 4                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP3C16F484C6 ;                    ;
; Top-level entity name                                                      ; Block1       ; DE0_Default        ;
; Family name                                                                ; Cyclone III  ; Stratix II         ;
; Preserve fewer node names                                                  ; Off          ; On                 ;
; Verilog Show LMF Mapping Messages                                          ; Off          ;                    ;
; State Machine Processing                                                   ; One-Hot      ; Auto               ;
; Safe State Machine                                                         ; On           ; Off                ;
; Parallel Synthesis                                                         ; On           ; Off                ;
; Power-Up Don't Care                                                        ; Off          ; On                 ;
; Remove Redundant Logic Cells                                               ; On           ; Off                ;
; Optimization Technique                                                     ; Speed        ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On           ; Off                ;
; Type of Retiming Performed During Resynthesis                              ; Full         ;                    ;
; Resynthesis Optimization Effort                                            ; Normal       ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal       ;                    ;
; Use Generated Physical Constraints File                                    ; Off          ;                    ;
; Auto Shift Register Replacement                                            ; Off          ; Auto               ;
; Auto RAM to Logic Cell Conversion                                          ; On           ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On           ; Off                ;
; PowerPlay Power Optimization                                               ; Extra effort ; Normal compilation ;
; HDL message level                                                          ; Level3       ; Level2             ;
; Analysis & Synthesis Message Level                                         ; High         ; Medium             ;
; Use smart compilation                                                      ; Off          ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100          ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
+----------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+
; trigclrdelay.v                   ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v              ;
; 16Trig.bdf                       ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf                  ;
; CLKD16.v                         ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v                    ;
; V/SEG7_LUT.v                     ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v                ;
; TMPPLL.v                         ; yes             ; User Wizard-Generated File         ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TMPPLL.v                    ;
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf                  ;
; ShiftReg.v                       ; yes             ; User Wizard-Generated File         ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ShiftReg.v                  ;
; ASignal.bdf                      ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ASignal.bdf                 ;
; QSignal.bdf                      ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QSignal.bdf                 ;
; Cross.v                          ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Cross.v                     ;
; FIFO.v                           ; yes             ; User Wizard-Generated File         ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v                      ;
; Trig.v                           ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v                      ;
; QTrig.bdf                        ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QTrig.bdf                   ;
; Decode24.v                       ; yes             ; User Wizard-Generated File         ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode24.v                  ;
; OutputConTroller.v               ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v          ;
; core.v                           ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v                      ;
; Myuart.v                         ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v                    ;
; UartPLL.v                        ; yes             ; User Wizard-Generated File         ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartPLL.v                   ;
; AllStore.bdf                     ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf                ;
; MyRx.v                           ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v                      ;
; Decode.v                         ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v                    ;
; RandomSeq.bdf                    ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf               ;
; LED_SW.v                         ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/LED_SW.v                    ;
; PLL_TIMER.bdf                    ; yes             ; User Block Diagram/Schematic File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLL_TIMER.bdf               ;
; OutCLKCtri.v                     ; yes             ; User Verilog HDL File              ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v                ;
; PLLout.v                         ; yes             ; User Wizard-Generated File         ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLLout.v                    ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/altpll.tdf       ;
; db/uartpll_altpll.v              ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v         ;
; scfifo.tdf                       ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf       ;
; db/scfifo_i0c1.tdf               ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf          ;
; db/a_dpfifo_ku81.tdf             ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf        ;
; db/altsyncram_t1g1.tdf           ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf      ;
; db/cmpr_ms8.tdf                  ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cmpr_ms8.tdf             ;
; db/cntr_3ob.tdf                  ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_3ob.tdf             ;
; db/cntr_go7.tdf                  ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf             ;
; db/cntr_4ob.tdf                  ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf             ;
; 21mux.bdf                        ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf      ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf ;
; db/tmppll_altpll1.v              ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf   ;
; db/decode_cdi.tdf                ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf           ;
; db/pllout_altpll.v               ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v          ;
; randomplls.v                     ; yes             ; Auto-Found Wizard-Generated File   ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v                ;
; db/randomplls_altpll.v           ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v      ;
; 4count.bdf                       ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf     ;
; 74138.bdf                        ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf      ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf   ;
; db/altsyncram_sch3.tdf           ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf      ;
; db/decode_dra.tdf                ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_dra.tdf           ;
; db/mux_0pb.tdf                   ; yes             ; Auto-Generated Megafunction        ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/mux_0pb.tdf              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 1,077                         ;
;                                             ;                               ;
; Total combinational functions               ; 873                           ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 586                           ;
;     -- 3 input functions                    ; 124                           ;
;     -- <=2 input functions                  ; 163                           ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 825                           ;
;     -- arithmetic mode                      ; 48                            ;
;                                             ;                               ;
; Total registers                             ; 599                           ;
;     -- Dedicated logic registers            ; 599                           ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 87                            ;
; Total memory bits                           ; 262144                        ;
; Total PLLs                                  ; 4                             ;
; Maximum fan-out node                        ; AllStore:inst2|21mux:inst16|5 ;
; Maximum fan-out                             ; 566                           ;
; Total fan-out                               ; 16162                         ;
; Average fan-out                             ; 7.48                          ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Library Name ;
+----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Block1                                                  ; 873 (2)           ; 599 (1)      ; 262144      ; 0            ; 0       ; 0         ; 87   ; 0            ; |Block1                                                                                                                                                                                                    ; work         ;
;    |16Trig:inst4|                                        ; 86 (1)            ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4                                                                                                                                                                                       ;              ;
;       |Decode24:inst5|                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|Decode24:inst5                                                                                                                                                                        ;              ;
;          |lpm_decode:lpm_decode_component|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component                                                                                                                                        ;              ;
;             |decode_cdi:auto_generated|                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                              ;              ;
;       |QTrig:inst10|                                     ; 21 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10                                                                                                                                                                          ;              ;
;          |Decode24:inst4|                                ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4                                                                                                                                                           ;              ;
;             |lpm_decode:lpm_decode_component|            ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                           ;              ;
;                |decode_cdi:auto_generated|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                 ;              ;
;          |trig:inst1|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1                                                                                                                                                               ;              ;
;          |trig:inst2|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2                                                                                                                                                               ;              ;
;          |trig:inst3|                                    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3                                                                                                                                                               ;              ;
;          |trig:inst|                                     ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst                                                                                                                                                                ;              ;
;       |QTrig:inst7|                                      ; 20 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7                                                                                                                                                                           ;              ;
;          |Decode24:inst4|                                ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4                                                                                                                                                            ;              ;
;             |lpm_decode:lpm_decode_component|            ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                            ;              ;
;                |decode_cdi:auto_generated|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                  ;              ;
;          |trig:inst1|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1                                                                                                                                                                ;              ;
;          |trig:inst2|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2                                                                                                                                                                ;              ;
;          |trig:inst3|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3                                                                                                                                                                ;              ;
;          |trig:inst|                                     ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst                                                                                                                                                                 ;              ;
;       |QTrig:inst8|                                      ; 20 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8                                                                                                                                                                           ;              ;
;          |Decode24:inst4|                                ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4                                                                                                                                                            ;              ;
;             |lpm_decode:lpm_decode_component|            ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                            ;              ;
;                |decode_cdi:auto_generated|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                  ;              ;
;          |trig:inst1|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1                                                                                                                                                                ;              ;
;          |trig:inst2|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2                                                                                                                                                                ;              ;
;          |trig:inst3|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3                                                                                                                                                                ;              ;
;          |trig:inst|                                     ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst                                                                                                                                                                 ;              ;
;       |QTrig:inst9|                                      ; 20 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9                                                                                                                                                                           ;              ;
;          |Decode24:inst4|                                ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4                                                                                                                                                            ;              ;
;             |lpm_decode:lpm_decode_component|            ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                            ;              ;
;                |decode_cdi:auto_generated|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                  ;              ;
;          |trig:inst1|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1                                                                                                                                                                ;              ;
;          |trig:inst2|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2                                                                                                                                                                ;              ;
;          |trig:inst3|                                    ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3                                                                                                                                                                ;              ;
;          |trig:inst|                                     ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst                                                                                                                                                                 ;              ;
;    |AllStore:inst2|                                      ; 165 (2)           ; 182 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2                                                                                                                                                                                     ;              ;
;       |21mux:inst16|                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|21mux:inst16                                                                                                                                                                        ;              ;
;       |FIFO:inst|                                        ; 162 (0)           ; 54 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst                                                                                                                                                                           ;              ;
;          |scfifo:scfifo_component|                       ; 162 (0)           ; 54 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component                                                                                                                                                   ;              ;
;             |scfifo_i0c1:auto_generated|                 ; 162 (5)           ; 54 (1)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated                                                                                                                        ;              ;
;                |a_dpfifo_ku81:dpfifo|                    ; 157 (25)          ; 53 (17)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo                                                                                                   ;              ;
;                   |altsyncram_t1g1:FIFOram|              ; 100 (0)           ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram                                                                           ;              ;
;                      |altsyncram:ram_block1a0|           ; 100 (0)           ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0                                                   ;              ;
;                         |altsyncram_sch3:auto_generated| ; 100 (0)           ; 4 (4)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated                    ;              ;
;                            |decode_dra:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2 ;              ;
;                            |mux_0pb:mux3|                ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3       ;              ;
;                   |cntr_3ob:rd_ptr_msb|                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb                                                                               ;              ;
;                   |cntr_4ob:wr_ptr|                      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr                                                                                   ;              ;
;                   |cntr_go7:usedw_counter|               ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter                                                                            ;              ;
;       |QSignal:inst3|                                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3                                                                                                                                                                       ;              ;
;          |ASignal:inst5|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst6|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst7|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst8|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;       |QSignal:inst4|                                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4                                                                                                                                                                       ;              ;
;          |ASignal:inst5|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst6|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst7|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst8|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;       |QSignal:inst5|                                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5                                                                                                                                                                       ;              ;
;          |ASignal:inst5|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst6|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst7|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst8|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;       |QSignal:inst6|                                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6                                                                                                                                                                       ;              ;
;          |ASignal:inst5|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst6|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst7|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;          |ASignal:inst8|                                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8                                                                                                                                                         ;              ;
;             |ShiftReg:inst1|                             ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1                                                                                                                                          ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                      ;              ;
;             |ShiftReg:inst|                              ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst                                                                                                                                           ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                       ;              ;
;    |CLKD16:inst10|                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst10                                                                                                                                                                                      ;              ;
;    |CLKD16:inst12|                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst12                                                                                                                                                                                      ;              ;
;    |CLKD16:inst21|                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst21                                                                                                                                                                                      ;              ;
;    |CLKD16:inst22|                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst22                                                                                                                                                                                      ;              ;
;    |CLKD16:inst23|                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst23                                                                                                                                                                                      ;              ;
;    |CLKD16:inst5|                                        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst5                                                                                                                                                                                       ;              ;
;    |Decode:inst3|                                        ; 17 (17)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|Decode:inst3                                                                                                                                                                                       ;              ;
;    |MyRx:inst1|                                          ; 37 (37)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|MyRx:inst1                                                                                                                                                                                         ;              ;
;    |MyUart:inst15|                                       ; 27 (27)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|MyUart:inst15                                                                                                                                                                                      ;              ;
;    |OutputController:inst13|                             ; 337 (337)         ; 142 (142)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|OutputController:inst13                                                                                                                                                                            ;              ;
;    |PLL_TIMER:inst|                                      ; 38 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_TIMER:inst                                                                                                                                                                                     ;              ;
;       |OutClkCtrl:inst2|                                 ; 38 (38)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_TIMER:inst|OutClkCtrl:inst2                                                                                                                                                                    ;              ;
;       |TMPPLL:inst|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_TIMER:inst|TMPPLL:inst                                                                                                                                                                         ;              ;
;          |altpll:altpll_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component                                                                                                                                                 ;              ;
;             |TMPPLL_altpll1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated                                                                                                                   ;              ;
;    |RandomSeq:inst8|                                     ; 19 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8                                                                                                                                                                                    ;              ;
;       |4count:inst4|                                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|4count:inst4                                                                                                                                                                       ;              ;
;       |74138:inst6|                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|74138:inst6                                                                                                                                                                        ;              ;
;       |CLKD16:inst10|                                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|CLKD16:inst10                                                                                                                                                                      ;              ;
;       |CLKD16:inst12|                                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|CLKD16:inst12                                                                                                                                                                      ;              ;
;       |PLLout:inst1|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|PLLout:inst1                                                                                                                                                                       ;              ;
;          |altpll:altpll_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|PLLout:inst1|altpll:altpll_component                                                                                                                                               ;              ;
;             |PLLout_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated                                                                                                                  ;              ;
;       |RandomPLLs:inst|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|RandomPLLs:inst                                                                                                                                                                    ;              ;
;          |altpll:altpll_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component                                                                                                                                            ;              ;
;             |RandomPLLs_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated                                                                                                           ;              ;
;    |SEG7_LUT:inst28|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst28                                                                                                                                                                                    ;              ;
;    |SEG7_LUT:inst29|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst29                                                                                                                                                                                    ;              ;
;    |SEG7_LUT:inst42|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst42                                                                                                                                                                                    ;              ;
;    |SEG7_LUT:inst43|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst43                                                                                                                                                                                    ;              ;
;    |TrigClrDelay:inst25|                                 ; 69 (69)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|TrigClrDelay:inst25                                                                                                                                                                                ;              ;
;    |UartPLL:inst19|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|UartPLL:inst19                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|UartPLL:inst19|altpll:altpll_component                                                                                                                                                             ;              ;
;          |UartPLL_altpll:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated                                                                                                                               ;              ;
;    |core:inst14|                                         ; 24 (24)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|core:inst14                                                                                                                                                                                        ;              ;
+----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 128          ; 2048         ; 128          ; 262144 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; TrigClrDelay:inst25|tdelay[11]                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; MyRx:inst1|state[3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; core:inst14|state[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|wren_a_store ; Lost fanout                            ;
; Total Number of Removed Registers = 4                                                                                                                                                        ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 599   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 187   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 275   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; core:inst14|state[3]                    ; 15      ;
; MyUart:inst15|Tx                        ; 2       ;
; Decode:inst3|TrigEN                     ; 3       ;
; MyUart:inst15|store[1]                  ; 1       ;
; MyUart:inst15|store[0]                  ; 1       ;
; MyUart:inst15|store[3]                  ; 1       ;
; MyUart:inst15|store[2]                  ; 1       ;
; MyUart:inst15|store[4]                  ; 1       ;
; MyUart:inst15|store[7]                  ; 1       ;
; MyUart:inst15|store[5]                  ; 1       ;
; MyUart:inst15|store[6]                  ; 1       ;
; TrigClrDelay:inst25|tdelay[2]           ; 1       ;
; TrigClrDelay:inst25|tdelay[5]           ; 1       ;
; TrigClrDelay:inst25|tdelay[6]           ; 1       ;
; OutputController:inst13|tDataIn[41]     ; 1       ;
; OutputController:inst13|tDataIn[73]     ; 1       ;
; OutputController:inst13|tDataIn[9]      ; 1       ;
; OutputController:inst13|tDataIn[105]    ; 1       ;
; OutputController:inst13|tIndex[0]       ; 32      ;
; OutputController:inst13|tDataIn[81]     ; 1       ;
; OutputController:inst13|tDataIn[49]     ; 1       ;
; OutputController:inst13|tDataIn[17]     ; 1       ;
; OutputController:inst13|tDataIn[113]    ; 1       ;
; OutputController:inst13|tDataIn[65]     ; 1       ;
; OutputController:inst13|tDataIn[33]     ; 1       ;
; OutputController:inst13|tDataIn[1]      ; 1       ;
; OutputController:inst13|tDataIn[97]     ; 1       ;
; OutputController:inst13|tDataIn[57]     ; 1       ;
; OutputController:inst13|tDataIn[89]     ; 1       ;
; OutputController:inst13|tDataIn[25]     ; 1       ;
; OutputController:inst13|tDataIn[121]    ; 1       ;
; OutputController:inst13|tDataIn[48]     ; 1       ;
; OutputController:inst13|tDataIn[40]     ; 1       ;
; OutputController:inst13|tDataIn[32]     ; 1       ;
; OutputController:inst13|tDataIn[56]     ; 1       ;
; OutputController:inst13|tDataIn[72]     ; 1       ;
; OutputController:inst13|tDataIn[80]     ; 1       ;
; OutputController:inst13|tDataIn[64]     ; 1       ;
; OutputController:inst13|tDataIn[88]     ; 1       ;
; OutputController:inst13|tDataIn[8]      ; 1       ;
; OutputController:inst13|tDataIn[16]     ; 1       ;
; OutputController:inst13|tDataIn[0]      ; 1       ;
; OutputController:inst13|tDataIn[24]     ; 1       ;
; OutputController:inst13|tDataIn[112]    ; 1       ;
; OutputController:inst13|tDataIn[104]    ; 1       ;
; OutputController:inst13|tDataIn[96]     ; 1       ;
; OutputController:inst13|tDataIn[120]    ; 1       ;
; OutputController:inst13|tDataIn[51]     ; 1       ;
; OutputController:inst13|tDataIn[83]     ; 1       ;
; OutputController:inst13|tDataIn[19]     ; 1       ;
; OutputController:inst13|tDataIn[115]    ; 1       ;
; OutputController:inst13|tDataIn[75]     ; 1       ;
; OutputController:inst13|tDataIn[43]     ; 1       ;
; OutputController:inst13|tDataIn[11]     ; 1       ;
; OutputController:inst13|tDataIn[107]    ; 1       ;
; OutputController:inst13|tDataIn[35]     ; 1       ;
; OutputController:inst13|tDataIn[67]     ; 1       ;
; OutputController:inst13|tDataIn[3]      ; 1       ;
; OutputController:inst13|tDataIn[99]     ; 1       ;
; OutputController:inst13|tDataIn[91]     ; 1       ;
; OutputController:inst13|tDataIn[59]     ; 1       ;
; OutputController:inst13|tDataIn[27]     ; 1       ;
; OutputController:inst13|tDataIn[123]    ; 1       ;
; OutputController:inst13|tDataIn[52]     ; 1       ;
; OutputController:inst13|tDataIn[44]     ; 1       ;
; OutputController:inst13|tDataIn[36]     ; 1       ;
; OutputController:inst13|tDataIn[60]     ; 1       ;
; OutputController:inst13|tDataIn[76]     ; 1       ;
; OutputController:inst13|tDataIn[84]     ; 1       ;
; OutputController:inst13|tDataIn[68]     ; 1       ;
; OutputController:inst13|tDataIn[92]     ; 1       ;
; OutputController:inst13|tDataIn[12]     ; 1       ;
; OutputController:inst13|tDataIn[20]     ; 1       ;
; OutputController:inst13|tDataIn[4]      ; 1       ;
; OutputController:inst13|tDataIn[28]     ; 1       ;
; OutputController:inst13|tDataIn[116]    ; 1       ;
; OutputController:inst13|tDataIn[108]    ; 1       ;
; OutputController:inst13|tDataIn[100]    ; 1       ;
; OutputController:inst13|tDataIn[124]    ; 1       ;
; OutputController:inst13|tDataIn[86]     ; 1       ;
; OutputController:inst13|tDataIn[78]     ; 1       ;
; OutputController:inst13|tDataIn[70]     ; 1       ;
; OutputController:inst13|tDataIn[94]     ; 1       ;
; OutputController:inst13|tDataIn[46]     ; 1       ;
; OutputController:inst13|tDataIn[54]     ; 1       ;
; OutputController:inst13|tDataIn[38]     ; 1       ;
; OutputController:inst13|tDataIn[62]     ; 1       ;
; OutputController:inst13|tDataIn[22]     ; 1       ;
; OutputController:inst13|tDataIn[14]     ; 1       ;
; OutputController:inst13|tDataIn[6]      ; 1       ;
; OutputController:inst13|tDataIn[30]     ; 1       ;
; OutputController:inst13|tDataIn[110]    ; 1       ;
; OutputController:inst13|tDataIn[118]    ; 1       ;
; OutputController:inst13|tDataIn[102]    ; 1       ;
; OutputController:inst13|tDataIn[126]    ; 1       ;
; Total number of inverted registers = 95 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Block1|TrigClrDelay:inst25|state[3]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1] ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Block1|OutputController:inst13|tDataIn[95]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Block1|TrigClrDelay:inst25|delaytime[5]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Block1|MyUart:inst15|index[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Block1|MyRx:inst1|ReadyDelay[3]                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Block1|MyRx:inst1|state[1]                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Block1|MyRx:inst1|num[0]                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Block1|core:inst14|timecalc[2]                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Block1|core:inst14|state[1]                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |Block1|OutputController:inst13|DataOut[2]          ;
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |Block1|OutputController:inst13|tDataIn[88]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                      ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                       ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated ;
+---------------------------------+--------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                                                                             ;
+---------------------------------+--------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartPLL:inst19|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 217               ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 434               ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; UartPLL_altpll    ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; lpm_width               ; 128         ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                        ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                               ;
; ALMOST_FULL_VALUE       ; 2020        ; Signed Integer                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                               ;
; CBXI_PARAMETER          ; scfifo_i0c1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------+
; Parameter Name                ; Value             ; Type                                        ;
+-------------------------------+-------------------+---------------------------------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER ; Untyped                                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK4              ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Untyped                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Untyped                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                     ;
; M_INITIAL                     ; 1                 ; Signed Integer                              ;
; M                             ; 20                ; Signed Integer                              ;
; N                             ; 1                 ; Signed Integer                              ;
; M2                            ; 1                 ; Untyped                                     ;
; N2                            ; 1                 ; Untyped                                     ;
; SS                            ; 1                 ; Untyped                                     ;
; C0_HIGH                       ; 2                 ; Signed Integer                              ;
; C1_HIGH                       ; 2                 ; Signed Integer                              ;
; C2_HIGH                       ; 8                 ; Signed Integer                              ;
; C3_HIGH                       ; 8                 ; Signed Integer                              ;
; C4_HIGH                       ; 3                 ; Signed Integer                              ;
; C5_HIGH                       ; 0                 ; Untyped                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                     ;
; C0_LOW                        ; 2                 ; Signed Integer                              ;
; C1_LOW                        ; 2                 ; Signed Integer                              ;
; C2_LOW                        ; 8                 ; Signed Integer                              ;
; C3_LOW                        ; 8                 ; Signed Integer                              ;
; C4_LOW                        ; 2                 ; Signed Integer                              ;
; C5_LOW                        ; 0                 ; Untyped                                     ;
; C6_LOW                        ; 0                 ; Untyped                                     ;
; C7_LOW                        ; 0                 ; Untyped                                     ;
; C8_LOW                        ; 0                 ; Untyped                                     ;
; C9_LOW                        ; 0                 ; Untyped                                     ;
; C0_INITIAL                    ; 1                 ; Signed Integer                              ;
; C1_INITIAL                    ; 3                 ; Signed Integer                              ;
; C2_INITIAL                    ; 1                 ; Signed Integer                              ;
; C3_INITIAL                    ; 9                 ; Signed Integer                              ;
; C4_INITIAL                    ; 1                 ; Signed Integer                              ;
; C5_INITIAL                    ; 0                 ; Untyped                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                     ;
; C0_MODE                       ; even              ; Untyped                                     ;
; C1_MODE                       ; even              ; Untyped                                     ;
; C2_MODE                       ; even              ; Untyped                                     ;
; C3_MODE                       ; even              ; Untyped                                     ;
; C4_MODE                       ; odd               ; Untyped                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                     ;
; C0_PH                         ; 0                 ; Signed Integer                              ;
; C1_PH                         ; 0                 ; Signed Integer                              ;
; C2_PH                         ; 0                 ; Signed Integer                              ;
; C3_PH                         ; 0                 ; Signed Integer                              ;
; C4_PH                         ; 0                 ; Signed Integer                              ;
; C5_PH                         ; 0                 ; Untyped                                     ;
; C6_PH                         ; 0                 ; Untyped                                     ;
; C7_PH                         ; 0                 ; Untyped                                     ;
; C8_PH                         ; 0                 ; Untyped                                     ;
; C9_PH                         ; 0                 ; Untyped                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                     ;
; L0_LOW                        ; 1                 ; Untyped                                     ;
; L1_LOW                        ; 1                 ; Untyped                                     ;
; G0_LOW                        ; 1                 ; Untyped                                     ;
; G1_LOW                        ; 1                 ; Untyped                                     ;
; G2_LOW                        ; 1                 ; Untyped                                     ;
; G3_LOW                        ; 1                 ; Untyped                                     ;
; E0_LOW                        ; 1                 ; Untyped                                     ;
; E1_LOW                        ; 1                 ; Untyped                                     ;
; E2_LOW                        ; 1                 ; Untyped                                     ;
; E3_LOW                        ; 1                 ; Untyped                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                     ;
; L0_PH                         ; 0                 ; Untyped                                     ;
; L1_PH                         ; 0                 ; Untyped                                     ;
; G0_PH                         ; 0                 ; Untyped                                     ;
; G1_PH                         ; 0                 ; Untyped                                     ;
; G2_PH                         ; 0                 ; Untyped                                     ;
; G3_PH                         ; 0                 ; Untyped                                     ;
; E0_PH                         ; 0                 ; Untyped                                     ;
; E1_PH                         ; 0                 ; Untyped                                     ;
; E2_PH                         ; 0                 ; Untyped                                     ;
; E3_PH                         ; 0                 ; Untyped                                     ;
; M_PH                          ; 0                 ; Signed Integer                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                     ;
; CLK0_COUNTER                  ; c0                ; Untyped                                     ;
; CLK1_COUNTER                  ; c1                ; Untyped                                     ;
; CLK2_COUNTER                  ; c2                ; Untyped                                     ;
; CLK3_COUNTER                  ; c3                ; Untyped                                     ;
; CLK4_COUNTER                  ; c4                ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                 ; Signed Integer                              ;
; LOOP_FILTER_R_BITS            ; 27                ; Signed Integer                              ;
; LOOP_FILTER_C_BITS            ; 0                 ; Signed Integer                              ;
; VCO_POST_SCALE                ; 1                 ; Signed Integer                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                     ;
; CBXI_PARAMETER                ; TMPPLL_altpll1    ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                              ;
+-------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                    ;
; LPM_DECODES            ; 4           ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                    ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                           ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                 ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                 ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                        ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RandomSeq:inst8|PLLout:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                ; Value             ; Type                                          ;
+-------------------------------+-------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                       ;
; M                             ; 0                 ; Untyped                                       ;
; N                             ; 1                 ; Untyped                                       ;
; M2                            ; 1                 ; Untyped                                       ;
; N2                            ; 1                 ; Untyped                                       ;
; SS                            ; 1                 ; Untyped                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                       ;
; C0_LOW                        ; 0                 ; Untyped                                       ;
; C1_LOW                        ; 0                 ; Untyped                                       ;
; C2_LOW                        ; 0                 ; Untyped                                       ;
; C3_LOW                        ; 0                 ; Untyped                                       ;
; C4_LOW                        ; 0                 ; Untyped                                       ;
; C5_LOW                        ; 0                 ; Untyped                                       ;
; C6_LOW                        ; 0                 ; Untyped                                       ;
; C7_LOW                        ; 0                 ; Untyped                                       ;
; C8_LOW                        ; 0                 ; Untyped                                       ;
; C9_LOW                        ; 0                 ; Untyped                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                       ;
; C0_PH                         ; 0                 ; Untyped                                       ;
; C1_PH                         ; 0                 ; Untyped                                       ;
; C2_PH                         ; 0                 ; Untyped                                       ;
; C3_PH                         ; 0                 ; Untyped                                       ;
; C4_PH                         ; 0                 ; Untyped                                       ;
; C5_PH                         ; 0                 ; Untyped                                       ;
; C6_PH                         ; 0                 ; Untyped                                       ;
; C7_PH                         ; 0                 ; Untyped                                       ;
; C8_PH                         ; 0                 ; Untyped                                       ;
; C9_PH                         ; 0                 ; Untyped                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                       ;
; L0_LOW                        ; 1                 ; Untyped                                       ;
; L1_LOW                        ; 1                 ; Untyped                                       ;
; G0_LOW                        ; 1                 ; Untyped                                       ;
; G1_LOW                        ; 1                 ; Untyped                                       ;
; G2_LOW                        ; 1                 ; Untyped                                       ;
; G3_LOW                        ; 1                 ; Untyped                                       ;
; E0_LOW                        ; 1                 ; Untyped                                       ;
; E1_LOW                        ; 1                 ; Untyped                                       ;
; E2_LOW                        ; 1                 ; Untyped                                       ;
; E3_LOW                        ; 1                 ; Untyped                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                       ;
; L0_PH                         ; 0                 ; Untyped                                       ;
; L1_PH                         ; 0                 ; Untyped                                       ;
; G0_PH                         ; 0                 ; Untyped                                       ;
; G1_PH                         ; 0                 ; Untyped                                       ;
; G2_PH                         ; 0                 ; Untyped                                       ;
; G3_PH                         ; 0                 ; Untyped                                       ;
; E0_PH                         ; 0                 ; Untyped                                       ;
; E1_PH                         ; 0                 ; Untyped                                       ;
; E2_PH                         ; 0                 ; Untyped                                       ;
; E3_PH                         ; 0                 ; Untyped                                       ;
; M_PH                          ; 0                 ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; CBXI_PARAMETER                ; PLLout_altpll     ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                ;
+-------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component ;
+-------------------------------+--------------------+-------------------------------------------------+
; Parameter Name                ; Value              ; Type                                            ;
+-------------------------------+--------------------+-------------------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                                         ;
; PLL_TYPE                      ; AUTO               ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG               ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                                         ;
; LOCK_HIGH                     ; 1                  ; Untyped                                         ;
; LOCK_LOW                      ; 1                  ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                                         ;
; SKIP_VCO                      ; OFF                ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                                         ;
; BANDWIDTH                     ; 0                  ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                  ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                 ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                                         ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                                  ;
; CLK1_MULTIPLY_BY              ; 1                  ; Signed Integer                                  ;
; CLK0_MULTIPLY_BY              ; 3                  ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                                         ;
; CLK2_DIVIDE_BY                ; 5000               ; Signed Integer                                  ;
; CLK1_DIVIDE_BY                ; 250                ; Signed Integer                                  ;
; CLK0_DIVIDE_BY                ; 23                 ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; 2500000            ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                  ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                                         ;
; VCO_MIN                       ; 0                  ; Untyped                                         ;
; VCO_MAX                       ; 0                  ; Untyped                                         ;
; VCO_CENTER                    ; 0                  ; Untyped                                         ;
; PFD_MIN                       ; 0                  ; Untyped                                         ;
; PFD_MAX                       ; 0                  ; Untyped                                         ;
; M_INITIAL                     ; 0                  ; Untyped                                         ;
; M                             ; 0                  ; Untyped                                         ;
; N                             ; 1                  ; Untyped                                         ;
; M2                            ; 1                  ; Untyped                                         ;
; N2                            ; 1                  ; Untyped                                         ;
; SS                            ; 1                  ; Untyped                                         ;
; C0_HIGH                       ; 0                  ; Untyped                                         ;
; C1_HIGH                       ; 0                  ; Untyped                                         ;
; C2_HIGH                       ; 0                  ; Untyped                                         ;
; C3_HIGH                       ; 0                  ; Untyped                                         ;
; C4_HIGH                       ; 0                  ; Untyped                                         ;
; C5_HIGH                       ; 0                  ; Untyped                                         ;
; C6_HIGH                       ; 0                  ; Untyped                                         ;
; C7_HIGH                       ; 0                  ; Untyped                                         ;
; C8_HIGH                       ; 0                  ; Untyped                                         ;
; C9_HIGH                       ; 0                  ; Untyped                                         ;
; C0_LOW                        ; 0                  ; Untyped                                         ;
; C1_LOW                        ; 0                  ; Untyped                                         ;
; C2_LOW                        ; 0                  ; Untyped                                         ;
; C3_LOW                        ; 0                  ; Untyped                                         ;
; C4_LOW                        ; 0                  ; Untyped                                         ;
; C5_LOW                        ; 0                  ; Untyped                                         ;
; C6_LOW                        ; 0                  ; Untyped                                         ;
; C7_LOW                        ; 0                  ; Untyped                                         ;
; C8_LOW                        ; 0                  ; Untyped                                         ;
; C9_LOW                        ; 0                  ; Untyped                                         ;
; C0_INITIAL                    ; 0                  ; Untyped                                         ;
; C1_INITIAL                    ; 0                  ; Untyped                                         ;
; C2_INITIAL                    ; 0                  ; Untyped                                         ;
; C3_INITIAL                    ; 0                  ; Untyped                                         ;
; C4_INITIAL                    ; 0                  ; Untyped                                         ;
; C5_INITIAL                    ; 0                  ; Untyped                                         ;
; C6_INITIAL                    ; 0                  ; Untyped                                         ;
; C7_INITIAL                    ; 0                  ; Untyped                                         ;
; C8_INITIAL                    ; 0                  ; Untyped                                         ;
; C9_INITIAL                    ; 0                  ; Untyped                                         ;
; C0_MODE                       ; BYPASS             ; Untyped                                         ;
; C1_MODE                       ; BYPASS             ; Untyped                                         ;
; C2_MODE                       ; BYPASS             ; Untyped                                         ;
; C3_MODE                       ; BYPASS             ; Untyped                                         ;
; C4_MODE                       ; BYPASS             ; Untyped                                         ;
; C5_MODE                       ; BYPASS             ; Untyped                                         ;
; C6_MODE                       ; BYPASS             ; Untyped                                         ;
; C7_MODE                       ; BYPASS             ; Untyped                                         ;
; C8_MODE                       ; BYPASS             ; Untyped                                         ;
; C9_MODE                       ; BYPASS             ; Untyped                                         ;
; C0_PH                         ; 0                  ; Untyped                                         ;
; C1_PH                         ; 0                  ; Untyped                                         ;
; C2_PH                         ; 0                  ; Untyped                                         ;
; C3_PH                         ; 0                  ; Untyped                                         ;
; C4_PH                         ; 0                  ; Untyped                                         ;
; C5_PH                         ; 0                  ; Untyped                                         ;
; C6_PH                         ; 0                  ; Untyped                                         ;
; C7_PH                         ; 0                  ; Untyped                                         ;
; C8_PH                         ; 0                  ; Untyped                                         ;
; C9_PH                         ; 0                  ; Untyped                                         ;
; L0_HIGH                       ; 1                  ; Untyped                                         ;
; L1_HIGH                       ; 1                  ; Untyped                                         ;
; G0_HIGH                       ; 1                  ; Untyped                                         ;
; G1_HIGH                       ; 1                  ; Untyped                                         ;
; G2_HIGH                       ; 1                  ; Untyped                                         ;
; G3_HIGH                       ; 1                  ; Untyped                                         ;
; E0_HIGH                       ; 1                  ; Untyped                                         ;
; E1_HIGH                       ; 1                  ; Untyped                                         ;
; E2_HIGH                       ; 1                  ; Untyped                                         ;
; E3_HIGH                       ; 1                  ; Untyped                                         ;
; L0_LOW                        ; 1                  ; Untyped                                         ;
; L1_LOW                        ; 1                  ; Untyped                                         ;
; G0_LOW                        ; 1                  ; Untyped                                         ;
; G1_LOW                        ; 1                  ; Untyped                                         ;
; G2_LOW                        ; 1                  ; Untyped                                         ;
; G3_LOW                        ; 1                  ; Untyped                                         ;
; E0_LOW                        ; 1                  ; Untyped                                         ;
; E1_LOW                        ; 1                  ; Untyped                                         ;
; E2_LOW                        ; 1                  ; Untyped                                         ;
; E3_LOW                        ; 1                  ; Untyped                                         ;
; L0_INITIAL                    ; 1                  ; Untyped                                         ;
; L1_INITIAL                    ; 1                  ; Untyped                                         ;
; G0_INITIAL                    ; 1                  ; Untyped                                         ;
; G1_INITIAL                    ; 1                  ; Untyped                                         ;
; G2_INITIAL                    ; 1                  ; Untyped                                         ;
; G3_INITIAL                    ; 1                  ; Untyped                                         ;
; E0_INITIAL                    ; 1                  ; Untyped                                         ;
; E1_INITIAL                    ; 1                  ; Untyped                                         ;
; E2_INITIAL                    ; 1                  ; Untyped                                         ;
; E3_INITIAL                    ; 1                  ; Untyped                                         ;
; L0_MODE                       ; BYPASS             ; Untyped                                         ;
; L1_MODE                       ; BYPASS             ; Untyped                                         ;
; G0_MODE                       ; BYPASS             ; Untyped                                         ;
; G1_MODE                       ; BYPASS             ; Untyped                                         ;
; G2_MODE                       ; BYPASS             ; Untyped                                         ;
; G3_MODE                       ; BYPASS             ; Untyped                                         ;
; E0_MODE                       ; BYPASS             ; Untyped                                         ;
; E1_MODE                       ; BYPASS             ; Untyped                                         ;
; E2_MODE                       ; BYPASS             ; Untyped                                         ;
; E3_MODE                       ; BYPASS             ; Untyped                                         ;
; L0_PH                         ; 0                  ; Untyped                                         ;
; L1_PH                         ; 0                  ; Untyped                                         ;
; G0_PH                         ; 0                  ; Untyped                                         ;
; G1_PH                         ; 0                  ; Untyped                                         ;
; G2_PH                         ; 0                  ; Untyped                                         ;
; G3_PH                         ; 0                  ; Untyped                                         ;
; E0_PH                         ; 0                  ; Untyped                                         ;
; E1_PH                         ; 0                  ; Untyped                                         ;
; E2_PH                         ; 0                  ; Untyped                                         ;
; E3_PH                         ; 0                  ; Untyped                                         ;
; M_PH                          ; 0                  ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                 ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                 ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                 ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                 ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                  ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                  ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                  ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III        ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_ARESET                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_USED          ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; CBXI_PARAMETER                ; RandomPLLs_altpll  ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                                         ;
; DEVICE_FAMILY                 ; Cyclone III        ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                                  ;
+-------------------------------+--------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT              ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 128                    ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 11                     ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 2048                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 128                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 11                     ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 2048                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ;                        ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_B                 ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 512                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_sch3        ; Untyped                                                                                                                             ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 4                                                       ;
; Entity Instance               ; UartPLL:inst19|altpll:altpll_component                  ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
; Entity Instance               ; PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                                       ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
; Entity Instance               ; RandomSeq:inst8|PLLout:inst1|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
; Entity Instance               ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                      ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 1                                                ;
; Entity Instance            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                     ;
;     -- lpm_width           ; 128                                              ;
;     -- LPM_NUMWORDS        ; 2048                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                               ;
;     -- USE_EAB             ; ON                                               ;
+----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 32                                                                                            ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                ;
; Entity Instance                           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 128                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                     ;
;     -- WIDTH_B                            ; 128                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version
    Info: Processing started: Mon Nov 14 23:50:32 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file trigclrdelay.v
    Info: Found entity 1: TrigClrDelay
Info: Found 1 design units, including 1 entities, in source file 16trig.bdf
    Info: Found entity 1: 16Trig
Info: Found 1 design units, including 1 entities, in source file clkd16.v
    Info: Found entity 1: CLKD16
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file tmppll.v
    Info: Found entity 1: TMPPLL
Info: Found 1 design units, including 1 entities, in source file block1.bdf
    Info: Found entity 1: Block1
Info: Found 1 design units, including 1 entities, in source file dshift.v
    Info: Found entity 1: DShift
Info: Found 1 design units, including 1 entities, in source file clkmaker.v
    Info: Found entity 1: CLKmaker
Info: Found 1 design units, including 1 entities, in source file shifts.bdf
    Info: Found entity 1: Shifts
Info: Found 1 design units, including 1 entities, in source file shiftreg.v
    Info: Found entity 1: ShiftReg
Info: Found 1 design units, including 1 entities, in source file asignal.bdf
    Info: Found entity 1: ASignal
Info: Found 1 design units, including 1 entities, in source file qsignal.bdf
    Info: Found entity 1: QSignal
Info: Found 1 design units, including 1 entities, in source file cross.v
    Info: Found entity 1: Cross
Info: Found 1 design units, including 1 entities, in source file fifo.v
    Info: Found entity 1: FIFO
Info: Found 1 design units, including 1 entities, in source file cmp.v
    Info: Found entity 1: CMP
Info: Found 1 design units, including 1 entities, in source file trig.v
    Info: Found entity 1: trig
Info: Found 1 design units, including 1 entities, in source file tmptop.bdf
    Info: Found entity 1: TMPTOP
Info: Found 1 design units, including 1 entities, in source file qtrig.bdf
    Info: Found entity 1: QTrig
Info: Found 1 design units, including 1 entities, in source file decode24.v
    Info: Found entity 1: Decode24
Info: Found 1 design units, including 1 entities, in source file outputcontroller.v
    Info: Found entity 1: OutputController
Info: Found 7 design units, including 7 entities, in source file uart.v
    Info: Found entity 1: uart_log_module
    Info: Found entity 2: uart_tx
    Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_rx_stimulus_source
    Info: Found entity 5: uart_rx
    Info: Found entity 6: uart_regs
    Info: Found entity 7: uart
Info: Found 1 design units, including 1 entities, in source file core.v
    Info: Found entity 1: core
Info: Found 1 design units, including 1 entities, in source file signaltap.v
    Info: Found entity 1: SignalTap
Info: Found 1 design units, including 1 entities, in source file myuart.v
    Info: Found entity 1: MyUart
Info: Found 1 design units, including 1 entities, in source file uartpll.v
    Info: Found entity 1: UartPLL
Info: Found 1 design units, including 1 entities, in source file allstore.bdf
    Info: Found entity 1: AllStore
Info: Found 1 design units, including 1 entities, in source file myrx.v
    Info: Found entity 1: MyRx
Info: Found 1 design units, including 1 entities, in source file decode.v
    Info: Found entity 1: Decode
Info: Found 2 design units, including 2 entities, in source file altpll_recfg.v
    Info: Found entity 1: ALTPLL_RECFG_pllrcfg_hb61
    Info: Found entity 2: ALTPLL_RECFG
Info: Found 1 design units, including 1 entities, in source file trigreg.v
    Info: Found entity 1: TrigReg
Info: Found 1 design units, including 1 entities, in source file add_latch.v
    Info: Found entity 1: ADD_LATCH
Info: Found 1 design units, including 1 entities, in source file testoutput.v
    Info: Found entity 1: TestOutput
Info: Found 1 design units, including 1 entities, in source file randomseq.bdf
    Info: Found entity 1: RandomSeq
Info: Found 1 design units, including 1 entities, in source file led_sw.v
    Info: Found entity 1: LED_SW
Info: Found 1 design units, including 1 entities, in source file uarttop.bdf
    Info: Found entity 1: UartTop
Info: Found 1 design units, including 1 entities, in source file pll_timer.bdf
    Info: Found entity 1: PLL_TIMER
Info: Found 1 design units, including 1 entities, in source file outclkctri.v
    Info: Found entity 1: OutClkCtrl
Info: Found 1 design units, including 1 entities, in source file pllout.v
    Info: Found entity 1: PLLout
Info: Elaborating entity "Block1" for the top level hierarchy
Info: Elaborating entity "core" for hierarchy "core:inst14"
Info (10662): Verilog HDL Assignment information at core.v(29): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(34): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(39): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(40): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(45): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(50): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10230): Verilog HDL assignment warning at core.v(55): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at core.v(58): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(67): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(69): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(75): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(77): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(83): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(85): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(91): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(93): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "OutputController" for hierarchy "OutputController:inst13"
Warning (10230): Verilog HDL assignment warning at OutputConTroller.v(32): truncated value with size 128 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at OutputConTroller.v(33): truncated value with size 32 to match size of target (5)
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(38): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(47): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(67): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(69): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "MyUart" for hierarchy "MyUart:inst15"
Info (10662): Verilog HDL Assignment information at Myuart.v(14): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(15): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(16): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(17): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(29): truncated unsized constant literal with size 32 to size 5 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(32): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(33): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(34): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(35): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(36): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(37): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(38): size of case item expression (32) exceeds the size of the case expression (5)
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(39): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(44): truncated unsized constant literal with size 32 to size 5 with no loss of information
Warning (10230): Verilog HDL assignment warning at Myuart.v(46): truncated value with size 32 to match size of target (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(50): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(56): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(58): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "UartPLL" for hierarchy "UartPLL:inst19"
Info: Elaborating entity "altpll" for hierarchy "UartPLL:inst19|altpll:altpll_component"
Info: Elaborated megafunction instantiation "UartPLL:inst19|altpll:altpll_component"
Info: Instantiated megafunction "UartPLL:inst19|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "434"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "217"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=UartPLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/uartpll_altpll.v
    Info: Found entity 1: UartPLL_altpll
Info: Elaborating entity "UartPLL_altpll" for hierarchy "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated"
Info: Elaborating entity "AllStore" for hierarchy "AllStore:inst2"
Info: Elaborating entity "FIFO" for hierarchy "AllStore:inst2|FIFO:inst"
Info: Elaborating entity "scfifo" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "AllStore:inst2|FIFO:inst|scfifo:scfifo_component"
Info: Instantiated megafunction "AllStore:inst2|FIFO:inst|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_full_value" = "2020"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "128"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_i0c1.tdf
    Info: Found entity 1: scfifo_i0c1
Info: Elaborating entity "scfifo_i0c1" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ku81.tdf
    Info: Found entity 1: a_dpfifo_ku81
Info: Elaborating entity "a_dpfifo_ku81" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf
    Info: Found entity 1: altsyncram_t1g1
Info: Elaborating entity "altsyncram_t1g1" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf
    Info: Found entity 1: cmpr_ms8
Info: Elaborating entity "cmpr_ms8" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cmpr_ms8:almost_full_comparer"
Info: Elaborating entity "cmpr_ms8" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cmpr_ms8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf
    Info: Found entity 1: cntr_3ob
Info: Elaborating entity "cntr_3ob" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info: Found entity 1: cntr_go7
Info: Elaborating entity "cntr_go7" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info: Found entity 1: cntr_4ob
Info: Elaborating entity "cntr_4ob" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr"
Info: Elaborating entity "21mux" for hierarchy "AllStore:inst2|21mux:inst19"
Info: Elaborated megafunction instantiation "AllStore:inst2|21mux:inst19"
Info: Elaborating entity "QSignal" for hierarchy "AllStore:inst2|QSignal:inst3"
Info: Elaborating entity "ASignal" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5"
Info: Elaborating entity "Cross" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5|Cross:inst4"
Info: Elaborating entity "ShiftReg" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "RIGHT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "4"
Info: Elaborating entity "PLL_TIMER" for hierarchy "PLL_TIMER:inst"
Info: Elaborating entity "TMPPLL" for hierarchy "PLL_TIMER:inst|TMPPLL:inst"
Info: Elaborating entity "altpll" for hierarchy "PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component"
Info: Instantiated megafunction "PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "charge_pump_current_bits" = "1"
    Info: Parameter "compensate_clock" = "CLK4"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "loop_filter_c_bits" = "0"
    Info: Parameter "loop_filter_r_bits" = "27"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=TMPPLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "m" = "20"
    Info: Parameter "m_initial" = "1"
    Info: Parameter "m_ph" = "0"
    Info: Parameter "n" = "1"
    Info: Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "vco_post_scale" = "1"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "c0_high" = "2"
    Info: Parameter "c0_initial" = "1"
    Info: Parameter "c0_low" = "2"
    Info: Parameter "c0_mode" = "even"
    Info: Parameter "c0_ph" = "0"
    Info: Parameter "c1_high" = "2"
    Info: Parameter "c1_initial" = "3"
    Info: Parameter "c1_low" = "2"
    Info: Parameter "c1_mode" = "even"
    Info: Parameter "c1_ph" = "0"
    Info: Parameter "c2_high" = "8"
    Info: Parameter "c2_initial" = "1"
    Info: Parameter "c2_low" = "8"
    Info: Parameter "c2_mode" = "even"
    Info: Parameter "c2_ph" = "0"
    Info: Parameter "c3_high" = "8"
    Info: Parameter "c3_initial" = "9"
    Info: Parameter "c3_low" = "8"
    Info: Parameter "c3_mode" = "even"
    Info: Parameter "c3_ph" = "0"
    Info: Parameter "c4_high" = "3"
    Info: Parameter "c4_initial" = "1"
    Info: Parameter "c4_low" = "2"
    Info: Parameter "c4_mode" = "odd"
    Info: Parameter "c4_ph" = "0"
    Info: Parameter "clk0_counter" = "c0"
    Info: Parameter "clk1_counter" = "c1"
    Info: Parameter "clk2_counter" = "c2"
    Info: Parameter "clk3_counter" = "c3"
    Info: Parameter "clk4_counter" = "c4"
Info: Found 1 design units, including 1 entities, in source file db/tmppll_altpll1.v
    Info: Found entity 1: TMPPLL_altpll1
Info: Elaborating entity "TMPPLL_altpll1" for hierarchy "PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated"
Info: Elaborating entity "OutClkCtrl" for hierarchy "PLL_TIMER:inst|OutClkCtrl:inst2"
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(44): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(45): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(76): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(87): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(89): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(96): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(98): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(105): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(107): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(113): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(115): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(121): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(123): truncated unsized constant literal with size 32 to size 3 with no loss of information
Warning (10230): Verilog HDL assignment warning at OutCLKCtri.v(129): truncated value with size 32 to match size of target (3)
Info (10662): Verilog HDL Assignment information at OutCLKCtri.v(131): truncated unsized constant literal with size 32 to size 3 with no loss of information
Info: Elaborating entity "Decode" for hierarchy "Decode:inst3"
Info (10662): Verilog HDL Assignment information at Decode.v(38): truncated unsized constant literal with size 32 to size 2 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Decode.v(41): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10230): Verilog HDL assignment warning at Decode.v(43): truncated value with size 32 to match size of target (2)
Warning (10271): Verilog HDL Case Statement warning at Decode.v(45): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10230): Verilog HDL assignment warning at Decode.v(47): truncated value with size 32 to match size of target (2)
Warning (10271): Verilog HDL Case Statement warning at Decode.v(49): size of case item expression (32) exceeds the size of the case expression (2)
Info (10662): Verilog HDL Assignment information at Decode.v(50): truncated unsized constant literal with size 32 to size 2 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Decode.v(52): size of case item expression (32) exceeds the size of the case expression (2)
Info (10662): Verilog HDL Assignment information at Decode.v(53): truncated unsized constant literal with size 32 to size 2 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(61): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(63): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(65): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(70): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(71): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(72): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(73): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(74): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(75): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(89): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(93): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(97): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(102): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(106): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(109): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(112): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(116): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(117): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(118): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(119): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(120): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "CLR" at Decode.v(6) has no fan-out
Info: Elaborating entity "MyRx" for hierarchy "MyRx:inst1"
Info (10662): Verilog HDL Assignment information at MyRx.v(16): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10230): Verilog HDL assignment warning at MyRx.v(17): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at MyRx.v(19): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(23): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(25): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at MyRx.v(26): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(29): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(30): truncated value with size 32 to match size of target (4)
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(33): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(34): truncated value with size 32 to match size of target (4)
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(36): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(37): truncated value with size 32 to match size of target (4)
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(39): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(41): truncated value with size 12 to match size of target (8)
Info (10662): Verilog HDL Assignment information at MyRx.v(44): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(45): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(46): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(48): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10230): Verilog HDL assignment warning at MyRx.v(49): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at MyRx.v(53): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(57): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(58): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info: Elaborating entity "TrigClrDelay" for hierarchy "TrigClrDelay:inst25"
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(16): truncated unsized constant literal with size 32 to size 12 with no loss of information
Warning (10230): Verilog HDL assignment warning at trigclrdelay.v(28): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at trigclrdelay.v(38): truncated value with size 32 to match size of target (12)
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(46): truncated unsized constant literal with size 32 to size 12 with no loss of information
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(51): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(53): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "16Trig" for hierarchy "16Trig:inst4"
Info: Elaborating entity "QTrig" for hierarchy "16Trig:inst4|QTrig:inst7"
Info: Elaborating entity "trig" for hierarchy "16Trig:inst4|QTrig:inst7|trig:inst"
Info (10662): Verilog HDL Assignment information at Trig.v(42): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Trig.v(47): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Trig.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Trig.v(53): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "wCMD[2]" at Trig.v(19) has no fan-out
Info: Elaborating entity "Decode24" for hierarchy "16Trig:inst4|QTrig:inst7|Decode24:inst4"
Info: Elaborating entity "lpm_decode" for hierarchy "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "4"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "2"
Info: Found 1 design units, including 1 entities, in source file db/decode_cdi.tdf
    Info: Found entity 1: decode_cdi
Info: Elaborating entity "decode_cdi" for hierarchy "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated"
Info: Elaborating entity "RandomSeq" for hierarchy "RandomSeq:inst8"
Info: Elaborating entity "PLLout" for hierarchy "RandomSeq:inst8|PLLout:inst1"
Info: Elaborating entity "altpll" for hierarchy "RandomSeq:inst8|PLLout:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "RandomSeq:inst8|PLLout:inst1|altpll:altpll_component"
Info: Instantiated megafunction "RandomSeq:inst8|PLLout:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "5"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLLout"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pllout_altpll.v
    Info: Found entity 1: PLLout_altpll
Info: Elaborating entity "PLLout_altpll" for hierarchy "RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated"
Warning: Using design file randomplls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RandomPLLs
Info: Elaborating entity "RandomPLLs" for hierarchy "RandomSeq:inst8|RandomPLLs:inst"
Info: Elaborating entity "altpll" for hierarchy "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component"
Info: Instantiated megafunction "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "23"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "3"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "250"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "2500000"
    Info: Parameter "clk2_divide_by" = "5000"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RandomPLLs"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/randomplls_altpll.v
    Info: Found entity 1: RandomPLLs_altpll
Info: Elaborating entity "RandomPLLs_altpll" for hierarchy "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated"
Info: Elaborating entity "4count" for hierarchy "RandomSeq:inst8|4count:inst4"
Info: Elaborated megafunction instantiation "RandomSeq:inst8|4count:inst4"
Info: Elaborating entity "74138" for hierarchy "RandomSeq:inst8|74138:inst6"
Info: Elaborated megafunction instantiation "RandomSeq:inst8|74138:inst6"
Info: Elaborating entity "CLKD16" for hierarchy "RandomSeq:inst8|CLKD16:inst12"
Warning (10230): Verilog HDL assignment warning at CLKD16.v(29): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:inst28"
Info: Elaborating entity "LED_SW" for hierarchy "LED_SW:inst17"
Warning (14130): Reduced register "TrigClrDelay:inst25|tdelay[11]" with stuck data_in port to stuck value GND
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]
    Warning: Found clock multiplexer PLL_TIMER:inst|OutClkCtrl:inst2|Mux0
    Warning: Found clock multiplexer PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]
    Warning: Found clock multiplexer PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[0]
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Warning (14130): Reduced register "MyRx:inst1|state[3]" with stuck data_in port to stuck value GND
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer AllStore:inst2|21mux:inst16|5~synth
Warning (14130): Reduced register "core:inst14|state[0]" with stuck data_in port to stuck value GND
Info: Converted the following 1 logical RAM block slices to smaller depth
    Info: Converted the following logical RAM block "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a48"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a40"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a32"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a56"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a72"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a80"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a64"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a88"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a8"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a16"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a0"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a24"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a112"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a104"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a96"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a120"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a51"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a83"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a19"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a115"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a75"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a43"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a11"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a107"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a35"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a67"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a3"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a99"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a91"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a59"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a27"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a123"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a41"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a73"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a9"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a105"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a81"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a49"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a17"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a113"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a65"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a33"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a1"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a97"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a57"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a89"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a25"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a121"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a82"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a74"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a66"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a90"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a42"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a50"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a34"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a58"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a18"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a10"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a2"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a26"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a106"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a114"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a98"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a122"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a52"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a44"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a36"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a60"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a76"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a84"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a68"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a92"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a12"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a20"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a4"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a28"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a116"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a108"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a100"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a124"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a55"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a87"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a23"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a119"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a79"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a47"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a15"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a111"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a39"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a71"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a7"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a103"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a95"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a63"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a31"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a127"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a45"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a77"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a13"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a109"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a85"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a53"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a21"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a117"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a69"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a37"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a5"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a101"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a61"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a93"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a29"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a125"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a86"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a78"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a70"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a94"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a46"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a54"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a38"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a62"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a22"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a14"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a6"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a30"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a110"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a118"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a102"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a126"
Info: Elaborated megafunction instantiation "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0"
Info: Instantiated megafunction "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "128"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "BYTEENA_ACLR_A" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info: Parameter "WIDTH_B" = "128"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "INDATA_REG_B" = "UNUSED"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "BYTEENA_REG_B" = "UNUSED"
    Info: Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_B" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info: Parameter "BYTEENA_ACLR_B" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "NORMAL"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "WIDTH_BYTEENA_B" = "1"
    Info: Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info: Parameter "BYTE_SIZE" = "8"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info: Parameter "INIT_FILE" = ""
    Info: Parameter "INIT_FILE_LAYOUT" = "PORT_B"
    Info: Parameter "MAXIMUM_DEPTH" = "512"
    Info: Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info: Parameter "INSTANCE_NAME" = "UNUSED"
    Info: Parameter "ENABLE_ECC" = "FALSE"
    Info: Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info: Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info: Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sch3.tdf
    Info: Found entity 1: altsyncram_sch3
Info: Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info: Found entity 1: decode_dra
Info: Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf
    Info: Found entity 1: mux_0pb
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 32 WYSIWYG logic cells and I/Os untouched
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at VCC
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[0]" is stuck at VCC
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register core:inst14|state[3] will power up to High
    Critical Warning (18010): Register OutputController:inst13|tIndex[1] will power up to Low
    Critical Warning (18010): Register OutputController:inst13|tIndex[2] will power up to Low
    Critical Warning (18010): Register OutputController:inst13|tIndex[3] will power up to Low
    Critical Warning (18010): Register OutputController:inst13|tIndex[4] will power up to Low
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|wren_a_store" lost all its fanouts during netlist optimizations.
Warning: PLL "PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|pll1" has parameter clk3_counter set to C3 specified but port CLK[3] is not connected
Info: Implemented 1696 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 62 output pins
    Info: Implemented 1093 logic cells
    Info: Implemented 512 RAM segments
    Info: Implemented 4 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Mon Nov 14 23:50:45 2011
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


