[14:10:25.259] <TB1>     INFO: *** Welcome to pxar ***
[14:10:25.259] <TB1>     INFO: *** Today: 2016/08/12
[14:10:25.266] <TB1>     INFO: *** Version: b2a7-dirty
[14:10:25.266] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:25.267] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:25.267] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:25.267] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:25.344] <TB1>     INFO:         clk: 4
[14:10:25.344] <TB1>     INFO:         ctr: 4
[14:10:25.344] <TB1>     INFO:         sda: 19
[14:10:25.344] <TB1>     INFO:         tin: 9
[14:10:25.344] <TB1>     INFO:         level: 15
[14:10:25.344] <TB1>     INFO:         triggerdelay: 0
[14:10:25.344] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:25.344] <TB1>     INFO: Log level: DEBUG
[14:10:25.355] <TB1>     INFO: Found DTB DTB_WRECOM
[14:10:25.367] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:10:25.370] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:10:25.373] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:26.932] <TB1>     INFO: DUT info: 
[14:10:26.932] <TB1>     INFO: The DUT currently contains the following objects:
[14:10:26.932] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:26.932] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:26.932] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:26.932] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:26.932] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.932] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.932] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.932] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.932] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.932] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:26.933] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:26.934] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:26.935] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:26.936] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:26.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:26.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:26.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:26.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:26.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:26.952] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29859840
[14:10:26.952] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x27c6f90
[14:10:26.952] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x273d770
[14:10:26.952] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbeb1d94010
[14:10:26.952] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbeb7fff510
[14:10:26.952] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29925376 fPxarMemory = 0x7fbeb1d94010
[14:10:26.954] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[14:10:26.955] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[14:10:26.955] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[14:10:26.955] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:27.356] <TB1>     INFO: enter 'restricted' command line mode
[14:10:27.356] <TB1>     INFO: enter test to run
[14:10:27.356] <TB1>     INFO:   test: FPIXTest no parameter change
[14:10:27.356] <TB1>     INFO:   running: fpixtest
[14:10:27.356] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:27.359] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:27.359] <TB1>     INFO: ######################################################################
[14:10:27.359] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:10:27.359] <TB1>     INFO: ######################################################################
[14:10:27.362] <TB1>     INFO: ######################################################################
[14:10:27.363] <TB1>     INFO: PixTestPretest::doTest()
[14:10:27.363] <TB1>     INFO: ######################################################################
[14:10:27.365] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:27.365] <TB1>     INFO:    PixTestPretest::programROC() 
[14:10:27.365] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:45.383] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:10:45.383] <TB1>     INFO: IA differences per ROC:  18.5 16.9 20.9 19.3 18.5 20.1 18.5 19.3 19.3 19.3 19.3 19.3 19.3 20.1 17.7 20.1
[14:10:45.454] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:45.454] <TB1>     INFO:    PixTestPretest::checkIdig() 
[14:10:45.454] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:46.707] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:10:47.219] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:10:47.721] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:10:48.222] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:10:48.724] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:10:49.226] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:10:49.728] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:10:50.229] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:10:50.731] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:10:51.233] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:10:51.734] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:10:52.236] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:10:52.738] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:10:53.240] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:10:53.741] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:10:54.243] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:10:54.496] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:10:54.497] <TB1>     INFO: Test took 9046 ms.
[14:10:54.497] <TB1>     INFO: PixTestPretest::checkIdig() done.
[14:10:54.528] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:54.528] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:10:54.528] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:54.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:10:54.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[14:10:54.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[14:10:54.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[14:10:55.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.4688 mA
[14:10:55.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.6688 mA
[14:10:55.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 23.8687 mA
[14:10:55.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[14:10:55.439] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[14:10:55.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[14:10:55.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[14:10:55.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[14:10:55.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[14:10:55.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[14:10:56.046] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[14:10:56.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:10:56.249] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:10:56.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.0687 mA
[14:10:56.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  87 Ia 25.4688 mA
[14:10:56.551] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 23.0687 mA
[14:10:56.652] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 24.6688 mA
[14:10:56.752] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  82 Ia 23.8687 mA
[14:10:56.854] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:10:56.954] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[14:10:57.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8687 mA
[14:10:57.157] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:10:57.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 25.4688 mA
[14:10:57.358] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.0687 mA
[14:10:57.459] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 24.6688 mA
[14:10:57.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.8687 mA
[14:10:57.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[14:10:57.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 25.4688 mA
[14:10:57.865] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 23.0687 mA
[14:10:57.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 24.6688 mA
[14:10:58.067] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.8687 mA
[14:10:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[14:10:58.269] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[14:10:58.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.6688 mA
[14:10:58.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.8687 mA
[14:10:58.574] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[14:10:58.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[14:10:58.775] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 24.6688 mA
[14:10:58.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  78 Ia 23.0687 mA
[14:10:58.977] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  84 Ia 24.6688 mA
[14:10:59.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  81 Ia 23.8687 mA
[14:10:59.180] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[14:10:59.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.6688 mA
[14:10:59.381] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 24.6688 mA
[14:10:59.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 23.8687 mA
[14:10:59.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[14:10:59.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.4688 mA
[14:10:59.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  93 Ia 24.6688 mA
[14:10:59.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  90 Ia 23.8687 mA
[14:10:59.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[14:11:00.014] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  88
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[14:11:00.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[14:11:00.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[14:11:00.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:11:00.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  90
[14:11:00.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[14:11:01.848] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[14:11:01.848] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  20.1  20.1  20.1  20.1  19.3  19.3  20.1  20.1  20.1  20.1  20.1  20.1
[14:11:01.886] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:01.886] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:01.886] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:02.023] <TB1>     INFO: Expecting 231680 events.
[14:11:08.019] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 7 ROCs were found
[14:11:08.019] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[14:11:08.019] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 1 readouts!
[14:11:08.025] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 4 readouts!
[14:11:08.025] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[14:11:08.031] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:11:08.031] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 2 readouts!
[14:11:08.031] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 13 readouts!
[14:11:08.031] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 14 readouts!
[14:11:08.045] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 7 ROCs were found
[14:11:08.045] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[14:11:08.045] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:11:08.050] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:11:08.050] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 2 readouts!
[14:11:08.050] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 14 readouts!
[14:11:08.056] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 12 readouts!
[14:11:08.056] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 4 readouts!
[14:11:08.056] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[14:11:10.243] <TB1>     INFO: 231680 events read in total (7503ms).
[14:11:10.397] <TB1>     INFO: Test took 8508ms.
[14:11:10.599] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:11:10.603] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 85 and Delta(CalDel) = 60
[14:11:10.607] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:11:10.610] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 102 and Delta(CalDel) = 61
[14:11:10.614] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 64
[14:11:10.619] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 63
[14:11:10.622] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:11:10.626] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:11:10.629] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:11:10.633] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:11:10.638] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 96 and Delta(CalDel) = 59
[14:11:10.642] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:11:10.645] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 60
[14:11:10.653] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 123 and Delta(CalDel) = 63
[14:11:10.657] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 78 and Delta(CalDel) = 60
[14:11:10.660] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 102 and Delta(CalDel) = 62
[14:11:10.705] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:11:10.739] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:10.740] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:10.740] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:10.875] <TB1>     INFO: Expecting 231680 events.
[14:11:16.828] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 12 readouts!
[14:11:16.828] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 4 readouts!
[14:11:16.834] <TB1>  WARNING: Channel 1 ROC 2: Readback start marker after 4 readouts!
[14:11:16.834] <TB1>  WARNING: Channel 1 ROC 2: Readback start marker after 12 readouts!
[14:11:16.850] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 12 readouts!
[14:11:16.850] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 4 readouts!
[14:11:16.856] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 12 readouts!
[14:11:16.856] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 4 readouts!
[14:11:16.871] <TB1>  WARNING: Channel 0 ROC 5: Readback start marker after 3 readouts!
[14:11:16.871] <TB1>  WARNING: Channel 0 ROC 5: Readback start marker after 13 readouts!
[14:11:16.882] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[14:11:16.882] <TB1>  WARNING: Channel 1 ROC 5: Readback start marker after 5 readouts!
[14:11:16.882] <TB1>  WARNING: Channel 1 ROC 5: Readback start marker after 11 readouts!
[14:11:16.882] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 12 readouts!
[14:11:16.882] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 4 readouts!
[14:11:16.890] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[14:11:19.054] <TB1>     INFO: 231680 events read in total (7465ms).
[14:11:19.058] <TB1>     INFO: Test took 8315ms.
[14:11:19.082] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:11:19.402] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[14:11:19.406] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[14:11:19.409] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:11:19.413] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[14:11:19.417] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[14:11:19.420] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[14:11:19.424] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:11:19.428] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:11:19.432] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 33.5
[14:11:19.436] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[14:11:19.440] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:11:19.443] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:11:19.453] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31.5
[14:11:19.456] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[14:11:19.460] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31.5
[14:11:19.505] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:19.505] <TB1>     INFO: CalDel:      132   125   136   131   142   138   139   138   133   134   124   127   131   132   128   130
[14:11:19.506] <TB1>     INFO: VthrComp:     51    51    51    52    51    51    51    51    51    51    51    51    51    55    51    51
[14:11:19.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:19.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:19.510] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:19.511] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:19.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:19.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:19.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:19.512] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:19.512] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:19.512] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:19.512] <TB1>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[14:11:19.512] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:19.602] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:19.602] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:19.602] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:19.602] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:19.604] <TB1>     INFO: ######################################################################
[14:11:19.605] <TB1>     INFO: PixTestTiming::doTest()
[14:11:19.605] <TB1>     INFO: ######################################################################
[14:11:19.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:19.605] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:19.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:19.605] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:21.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:23.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:26.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:28.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:30.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:32.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:35.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:11:37.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:11:39.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:11:41.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:11:44.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:11:46.512] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:11:48.786] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:11:51.059] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:11:53.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:11:55.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:11:57.126] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:11:59.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:01.675] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:03.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:06.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:08.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:10.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:13.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:14.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:16.094] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:17.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:19.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:20.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:22.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:23.704] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:25.225] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:26.746] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:28.268] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:29.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:31.310] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:32.832] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:12:34.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:12:35.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:12:37.395] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:12:39.669] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:12:41.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:12:44.220] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:12:46.493] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:12:48.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:12:51.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:12:53.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:12:55.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:12:57.863] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:00.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:02.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:04.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:06.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:09.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:11.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:13.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:16.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:18.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:20.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:22.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:13:25.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:13:27.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:13:29.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:13:31.967] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:13:34.243] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:13:36.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:13:38.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:13:41.064] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:13:43.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:13:45.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:13:47.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:13:50.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:13:52.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:13:54.721] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:13:56.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:13:59.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:14:01.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:14:03.820] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:14:06.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:14:08.367] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:14:13.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:14:14.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:14:16.688] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:14:18.399] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:14:20.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:14:21.819] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:14:23.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:14:25.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:14:30.525] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:14:35.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:14:40.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:14:45.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:14:50.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:14:55.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:14:59.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:15:04.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:15:06.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:15:07.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:15:09.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:15:10.967] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:15:12.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:15:14.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:15:15.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:15:17.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:15:19.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:15:21.602] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:15:23.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:15:26.152] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:15:28.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:15:30.702] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:15:32.975] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:15:35.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:15:37.522] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:15:39.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:15:42.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:15:44.347] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:15:46.623] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:15:48.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:15:51.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:15:53.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:15:55.719] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:15:57.993] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:16:00.266] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:16:02.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:16:04.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:16:07.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:16:09.367] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:16:12.025] <TB1>     INFO: TBM Phase Settings: 236
[14:16:12.025] <TB1>     INFO: 400MHz Phase: 3
[14:16:12.025] <TB1>     INFO: 160MHz Phase: 7
[14:16:12.025] <TB1>     INFO: Functional Phase Area: 5
[14:16:12.030] <TB1>     INFO: Test took 292425 ms.
[14:16:12.030] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:16:12.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.030] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:16:12.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.030] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:16:17.607] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:16:21.674] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:16:25.650] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:16:29.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:16:33.805] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:16:37.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:16:41.848] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:16:46.492] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:16:51.395] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:16:56.299] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:17:01.204] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:17:06.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:17:11.010] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:17:15.913] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:17:20.816] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:17:27.977] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:17:29.496] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:17:31.769] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:17:34.042] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:17:36.320] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:17:38.589] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:17:40.862] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:17:43.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:17:44.656] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:17:46.174] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:17:48.448] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:17:50.722] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:17:52.995] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:17:55.268] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:17:57.542] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:17:59.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:18:01.335] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:18:02.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:18:05.128] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:18:07.401] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:18:09.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:18:11.948] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:18:14.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:18:16.498] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:18:18.207] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:18:19.726] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:18:21.003] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:18:24.277] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:18:26.551] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:18:28.823] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:18:31.097] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:18:33.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:18:34.893] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:18:36.412] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:18:38.685] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:18:40.958] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:18:43.233] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:18:45.509] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:18:47.783] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:18:50.058] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:18:51.579] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:18:56.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:19:02.149] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:19:07.431] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:19:12.712] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:19:17.002] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:19:23.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:19:28.570] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:19:34.236] <TB1>     INFO: ROC Delay Settings: 227
[14:19:34.236] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:19:34.236] <TB1>     INFO: ROC Port 0 Delay: 3
[14:19:34.236] <TB1>     INFO: ROC Port 1 Delay: 4
[14:19:34.236] <TB1>     INFO: Functional ROC Area: 5
[14:19:34.238] <TB1>     INFO: Test took 202208 ms.
[14:19:34.239] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:19:34.239] <TB1>     INFO:    ----------------------------------------------------------------------
[14:19:34.239] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:19:34.239] <TB1>     INFO:    ----------------------------------------------------------------------
[14:19:35.378] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 41e9 41e9 41e8 41e9 41e9 41eb 41e9 41e9 e062 c000 a101 8040 41eb 41eb 41e8 41eb 41eb 41e9 41eb 41eb e062 c000 
[14:19:35.378] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 41e9 41e9 41e9 41e9 41eb 41e8 41e9 41e9 e022 c000 a102 80b1 41e9 41e9 41e8 41e9 41e9 41e8 41e9 41e9 e022 c000 
[14:19:35.378] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 41e8 41e8 41eb 41e8 41e8 41e9 41e8 41e8 e022 c000 a103 80c0 41e8 41e8 41e8 41e8 41e9 41e9 41e9 41e9 e022 c000 
[14:19:35.378] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:19:49.576] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:49.576] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:20:03.722] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:03.722] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:20:17.907] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:17.908] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:20:32.105] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:32.105] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:20:46.266] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:46.266] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:21:00.490] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:00.490] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:21:14.670] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:14.670] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:21:29.094] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:29.094] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:21:43.499] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:43.499] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:21:58.050] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:58.438] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:58.451] <TB1>     INFO: Decoding statistics:
[14:21:58.451] <TB1>     INFO:   General information:
[14:21:58.451] <TB1>     INFO: 	 16bit words read:         240000000
[14:21:58.451] <TB1>     INFO: 	 valid events total:       20000000
[14:21:58.451] <TB1>     INFO: 	 empty events:             20000000
[14:21:58.451] <TB1>     INFO: 	 valid events with pixels: 0
[14:21:58.451] <TB1>     INFO: 	 valid pixel hits:         0
[14:21:58.451] <TB1>     INFO:   Event errors: 	           0
[14:21:58.451] <TB1>     INFO: 	 start marker:             0
[14:21:58.451] <TB1>     INFO: 	 stop marker:              0
[14:21:58.451] <TB1>     INFO: 	 overflow:                 0
[14:21:58.451] <TB1>     INFO: 	 invalid 5bit words:       0
[14:21:58.451] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:21:58.451] <TB1>     INFO:   TBM errors: 		           0
[14:21:58.451] <TB1>     INFO: 	 flawed TBM headers:       0
[14:21:58.451] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:21:58.451] <TB1>     INFO: 	 event ID mismatches:      0
[14:21:58.451] <TB1>     INFO:   ROC errors: 		           0
[14:21:58.451] <TB1>     INFO: 	 missing ROC header(s):    0
[14:21:58.451] <TB1>     INFO: 	 misplaced readback start: 0
[14:21:58.451] <TB1>     INFO:   Pixel decoding errors:	   0
[14:21:58.452] <TB1>     INFO: 	 pixel data incomplete:    0
[14:21:58.452] <TB1>     INFO: 	 pixel address:            0
[14:21:58.452] <TB1>     INFO: 	 pulse height fill bit:    0
[14:21:58.452] <TB1>     INFO: 	 buffer corruption:        0
[14:21:58.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.452] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:21:58.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.452] <TB1>     INFO:    Read back bit status: 1
[14:21:58.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.452] <TB1>     INFO:    Timings are good!
[14:21:58.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.452] <TB1>     INFO: Test took 144213 ms.
[14:21:58.452] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:21:58.452] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:21:58.452] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:21:58.452] <TB1>     INFO: PixTestTiming::doTest took 638850 ms.
[14:21:58.452] <TB1>     INFO: PixTestTiming::doTest() done
[14:21:58.452] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:21:58.452] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:21:58.452] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:21:58.452] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:21:58.453] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:21:58.453] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:21:58.453] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:21:58.800] <TB1>     INFO: ######################################################################
[14:21:58.801] <TB1>     INFO: PixTestAlive::doTest()
[14:21:58.802] <TB1>     INFO: ######################################################################
[14:21:58.806] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.807] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:58.807] <TB1>     INFO:    ----------------------------------------------------------------------
[14:21:58.809] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:59.160] <TB1>     INFO: Expecting 41600 events.
[14:22:03.244] <TB1>     INFO: 41600 events read in total (3369ms).
[14:22:03.244] <TB1>     INFO: Test took 4435ms.
[14:22:03.252] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:03.252] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:22:03.252] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:22:03.630] <TB1>     INFO: PixTestAlive::aliveTest() done with 10 decoding errors
[14:22:03.630] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    3    0    1    0    0    0    0    0    0    0
[14:22:03.630] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    3    0    1    0    0    0    0    0    0    0
[14:22:03.635] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:03.635] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:03.635] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:03.637] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:03.979] <TB1>     INFO: Expecting 41600 events.
[14:22:06.958] <TB1>     INFO: 41600 events read in total (2264ms).
[14:22:06.958] <TB1>     INFO: Test took 3321ms.
[14:22:06.958] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:06.958] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:22:06.958] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:22:06.958] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:22:07.392] <TB1>     INFO: PixTestAlive::maskTest() done
[14:22:07.392] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:07.395] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:07.395] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:07.395] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:07.396] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:07.755] <TB1>     INFO: Expecting 41600 events.
[14:22:11.856] <TB1>     INFO: 41600 events read in total (3385ms).
[14:22:11.861] <TB1>     INFO: Test took 4465ms.
[14:22:11.869] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:11.869] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:22:11.869] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:22:12.238] <TB1>     INFO: PixTestAlive::addressDecodingTest() done with 10 decoding errors
[14:22:12.238] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:12.238] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:22:12.238] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:22:12.247] <TB1>     INFO: ######################################################################
[14:22:12.247] <TB1>     INFO: PixTestTrim::doTest()
[14:22:12.247] <TB1>     INFO: ######################################################################
[14:22:12.251] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:12.251] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:22:12.251] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:12.327] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:22:12.327] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:22:12.340] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:12.340] <TB1>     INFO:     run 1 of 1
[14:22:12.340] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:12.683] <TB1>     INFO: Expecting 5025280 events.
[14:22:58.384] <TB1>     INFO: 1427344 events read in total (44986ms).
[14:23:42.955] <TB1>     INFO: 2838464 events read in total (89557ms).
[14:24:27.566] <TB1>     INFO: 4261424 events read in total (134168ms).
[14:24:51.095] <TB1>     INFO: 5025280 events read in total (157697ms).
[14:24:51.135] <TB1>     INFO: Test took 158795ms.
[14:24:51.191] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:51.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:52.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:54.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:55.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:56.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:58.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:59.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:00.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:02.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:03.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:04.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:06.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:07.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:08.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:10.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:11.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:12.914] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225558528
[14:25:12.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.662 minThrLimit = 100.646 minThrNLimit = 122.732 -> result = 100.662 -> 100
[14:25:12.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9087 minThrLimit = 91.8839 minThrNLimit = 110.85 -> result = 91.9087 -> 91
[14:25:12.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3502 minThrLimit = 91.345 minThrNLimit = 113.753 -> result = 91.3502 -> 91
[14:25:12.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.413 minThrLimit = 100.328 minThrNLimit = 122.847 -> result = 100.413 -> 100
[14:25:12.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0002 minThrLimit = 95.982 minThrNLimit = 115.814 -> result = 96.0002 -> 96
[14:25:12.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2753 minThrLimit = 84.2751 minThrNLimit = 107.069 -> result = 84.2753 -> 84
[14:25:12.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.878 minThrLimit = 95.8591 minThrNLimit = 115.56 -> result = 95.878 -> 95
[14:25:12.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3984 minThrLimit = 94.3827 minThrNLimit = 114.724 -> result = 94.3984 -> 94
[14:25:12.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2935 minThrLimit = 87.2464 minThrNLimit = 104.535 -> result = 87.2935 -> 87
[14:25:12.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.684 minThrLimit = 100.67 minThrNLimit = 120.266 -> result = 100.684 -> 100
[14:25:12.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0202 minThrLimit = 90.9795 minThrNLimit = 113.866 -> result = 91.0202 -> 91
[14:25:12.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3198 minThrLimit = 99.3128 minThrNLimit = 120.546 -> result = 99.3198 -> 99
[14:25:12.922] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6037 minThrLimit = 95.5811 minThrNLimit = 111.563 -> result = 95.6037 -> 95
[14:25:12.922] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.83 minThrLimit = 104.803 minThrNLimit = 130.063 -> result = 104.83 -> 104
[14:25:12.922] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.205 minThrLimit = 95.1985 minThrNLimit = 113.194 -> result = 95.205 -> 95
[14:25:12.923] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.601 minThrLimit = 106.58 minThrNLimit = 131.068 -> result = 106.601 -> 106
[14:25:12.923] <TB1>     INFO: ROC 0 VthrComp = 100
[14:25:12.923] <TB1>     INFO: ROC 1 VthrComp = 91
[14:25:12.923] <TB1>     INFO: ROC 2 VthrComp = 91
[14:25:12.923] <TB1>     INFO: ROC 3 VthrComp = 100
[14:25:12.923] <TB1>     INFO: ROC 4 VthrComp = 96
[14:25:12.924] <TB1>     INFO: ROC 5 VthrComp = 84
[14:25:12.924] <TB1>     INFO: ROC 6 VthrComp = 95
[14:25:12.924] <TB1>     INFO: ROC 7 VthrComp = 94
[14:25:12.924] <TB1>     INFO: ROC 8 VthrComp = 87
[14:25:12.924] <TB1>     INFO: ROC 9 VthrComp = 100
[14:25:12.924] <TB1>     INFO: ROC 10 VthrComp = 91
[14:25:12.924] <TB1>     INFO: ROC 11 VthrComp = 99
[14:25:12.924] <TB1>     INFO: ROC 12 VthrComp = 95
[14:25:12.924] <TB1>     INFO: ROC 13 VthrComp = 104
[14:25:12.924] <TB1>     INFO: ROC 14 VthrComp = 95
[14:25:12.925] <TB1>     INFO: ROC 15 VthrComp = 106
[14:25:12.925] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:25:12.925] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:25:12.938] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:12.939] <TB1>     INFO:     run 1 of 1
[14:25:12.939] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:13.285] <TB1>     INFO: Expecting 5025280 events.
[14:25:49.530] <TB1>     INFO: 889704 events read in total (35530ms).
[14:26:25.746] <TB1>     INFO: 1777624 events read in total (71746ms).
[14:27:02.369] <TB1>     INFO: 2665104 events read in total (108369ms).
[14:27:37.734] <TB1>     INFO: 3542888 events read in total (143734ms).
[14:28:14.222] <TB1>     INFO: 4416856 events read in total (180222ms).
[14:28:38.844] <TB1>     INFO: 5025280 events read in total (204844ms).
[14:28:38.912] <TB1>     INFO: Test took 205973ms.
[14:28:39.107] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:39.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:41.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:42.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:44.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:45.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:47.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:49.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:50.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:52.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:54.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:55.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:57.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:58.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:00.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:02.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:03.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:05.346] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263299072
[14:29:05.350] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.0386 for pixel 28/4 mean/min/max = 46.8461/32.4375/61.2547
[14:29:05.350] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.7953 for pixel 24/5 mean/min/max = 47.3879/33.9727/60.8031
[14:29:05.351] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.9464 for pixel 19/0 mean/min/max = 46.0798/33.2108/58.9488
[14:29:05.351] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 64.3263 for pixel 17/0 mean/min/max = 48.0601/31.2508/64.8694
[14:29:05.351] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.4697 for pixel 50/3 mean/min/max = 44.9212/32.3432/57.4991
[14:29:05.352] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.9904 for pixel 0/16 mean/min/max = 43.6794/32.3553/55.0034
[14:29:05.352] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.8556 for pixel 5/79 mean/min/max = 44.5024/33.1422/55.8627
[14:29:05.352] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.8345 for pixel 17/24 mean/min/max = 45.8231/33.6232/58.023
[14:29:05.353] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.5071 for pixel 2/79 mean/min/max = 45.7503/31.719/59.7817
[14:29:05.353] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.3134 for pixel 25/18 mean/min/max = 45.7442/31.9492/59.5392
[14:29:05.353] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.373 for pixel 40/79 mean/min/max = 44.2809/33.175/55.3868
[14:29:05.354] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.8208 for pixel 36/60 mean/min/max = 44.3507/31.4622/57.2393
[14:29:05.354] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.0811 for pixel 20/23 mean/min/max = 47.3371/33.4594/61.2148
[14:29:05.354] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 65.6101 for pixel 22/0 mean/min/max = 49.7034/33.4689/65.9379
[14:29:05.355] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.6709 for pixel 26/3 mean/min/max = 44.7916/32.5978/56.9854
[14:29:05.355] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 64.2077 for pixel 9/51 mean/min/max = 48.8938/33.5063/64.2813
[14:29:05.355] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:05.487] <TB1>     INFO: Expecting 411648 events.
[14:29:13.184] <TB1>     INFO: 411648 events read in total (6982ms).
[14:29:13.190] <TB1>     INFO: Expecting 411648 events.
[14:29:21.109] <TB1>     INFO: 411648 events read in total (7254ms).
[14:29:21.117] <TB1>     INFO: Expecting 411648 events.
[14:29:28.786] <TB1>     INFO: 411648 events read in total (7002ms).
[14:29:28.798] <TB1>     INFO: Expecting 411648 events.
[14:29:36.548] <TB1>     INFO: 411648 events read in total (7088ms).
[14:29:36.562] <TB1>     INFO: Expecting 411648 events.
[14:29:44.197] <TB1>     INFO: 411648 events read in total (6980ms).
[14:29:44.212] <TB1>     INFO: Expecting 411648 events.
[14:29:51.797] <TB1>     INFO: 411648 events read in total (6934ms).
[14:29:51.819] <TB1>     INFO: Expecting 411648 events.
[14:29:59.429] <TB1>     INFO: 411648 events read in total (6957ms).
[14:29:59.450] <TB1>     INFO: Expecting 411648 events.
[14:30:07.045] <TB1>     INFO: 411648 events read in total (6943ms).
[14:30:07.067] <TB1>     INFO: Expecting 411648 events.
[14:30:14.736] <TB1>     INFO: 411648 events read in total (7019ms).
[14:30:14.759] <TB1>     INFO: Expecting 411648 events.
[14:30:22.419] <TB1>     INFO: 411648 events read in total (7005ms).
[14:30:22.449] <TB1>     INFO: Expecting 411648 events.
[14:30:30.156] <TB1>     INFO: 411648 events read in total (7064ms).
[14:30:30.193] <TB1>     INFO: Expecting 411648 events.
[14:30:37.745] <TB1>     INFO: 411648 events read in total (6914ms).
[14:30:37.777] <TB1>     INFO: Expecting 411648 events.
[14:30:45.370] <TB1>     INFO: 411648 events read in total (6955ms).
[14:30:45.405] <TB1>     INFO: Expecting 411648 events.
[14:30:53.192] <TB1>     INFO: 411648 events read in total (7147ms).
[14:30:53.228] <TB1>     INFO: Expecting 411648 events.
[14:31:01.020] <TB1>     INFO: 411648 events read in total (7166ms).
[14:31:01.059] <TB1>     INFO: Expecting 411648 events.
[14:31:08.746] <TB1>     INFO: 411648 events read in total (7047ms).
[14:31:08.786] <TB1>     INFO: Test took 123431ms.
[14:31:09.286] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1738 < 35 for itrim = 113; old thr = 34.4451 ... break
[14:31:09.314] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5493 < 35 for itrim = 95; old thr = 33.6071 ... break
[14:31:09.347] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9874 < 35 for itrim+1 = 103; old thr = 34.7458 ... break
[14:31:09.381] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5982 < 35 for itrim+1 = 131; old thr = 34.4501 ... break
[14:31:09.414] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2297 < 35 for itrim = 104; old thr = 33.7906 ... break
[14:31:09.445] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5428 < 35 for itrim = 87; old thr = 34.1529 ... break
[14:31:09.473] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1749 < 35 for itrim = 95; old thr = 34.0928 ... break
[14:31:09.506] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0716 < 35 for itrim = 99; old thr = 34.3584 ... break
[14:31:09.529] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1091 < 35 for itrim = 91; old thr = 34.289 ... break
[14:31:09.562] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.7564 < 35 for itrim+1 = 102; old thr = 34.6847 ... break
[14:31:09.593] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9066 < 35 for itrim = 84; old thr = 33.8529 ... break
[14:31:09.629] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3415 < 35 for itrim = 106; old thr = 33.5526 ... break
[14:31:09.658] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2919 < 35 for itrim = 108; old thr = 34.1737 ... break
[14:31:09.693] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1137 < 35 for itrim = 131; old thr = 33.989 ... break
[14:31:09.720] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3344 < 35 for itrim = 87; old thr = 34.0992 ... break
[14:31:09.752] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2404 < 35 for itrim = 132; old thr = 34.3992 ... break
[14:31:09.828] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:31:09.838] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:09.838] <TB1>     INFO:     run 1 of 1
[14:31:09.838] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:10.181] <TB1>     INFO: Expecting 5025280 events.
[14:31:45.801] <TB1>     INFO: 870880 events read in total (34905ms).
[14:32:21.365] <TB1>     INFO: 1739888 events read in total (70469ms).
[14:32:56.494] <TB1>     INFO: 2608552 events read in total (105599ms).
[14:33:31.722] <TB1>     INFO: 3466800 events read in total (140826ms).
[14:34:07.007] <TB1>     INFO: 4320992 events read in total (176111ms).
[14:34:36.278] <TB1>     INFO: 5025280 events read in total (205382ms).
[14:34:36.359] <TB1>     INFO: Test took 206521ms.
[14:34:36.547] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:36.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:38.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:40.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:41.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:43.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:44.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:46.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:48.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:49.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:51.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:53.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:54.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:56.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:58.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:59.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:01.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:02.918] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261357568
[14:35:02.920] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.580612 .. 49.863848
[14:35:02.996] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:35:03.007] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:03.007] <TB1>     INFO:     run 1 of 1
[14:35:03.008] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:03.355] <TB1>     INFO: Expecting 1996800 events.
[14:35:44.806] <TB1>     INFO: 1173248 events read in total (40736ms).
[14:36:13.665] <TB1>     INFO: 1996800 events read in total (69595ms).
[14:36:13.689] <TB1>     INFO: Test took 70681ms.
[14:36:13.730] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:13.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:14.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:15.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:16.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:17.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:19.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:20.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:21.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:22.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:23.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:24.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:25.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:26.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:27.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:28.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:29.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:30.399] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296030208
[14:36:30.487] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.237256 .. 44.999703
[14:36:30.562] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:36:30.573] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:30.573] <TB1>     INFO:     run 1 of 1
[14:36:30.573] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:30.916] <TB1>     INFO: Expecting 1630720 events.
[14:37:12.699] <TB1>     INFO: 1171312 events read in total (41068ms).
[14:37:28.793] <TB1>     INFO: 1630720 events read in total (57162ms).
[14:37:28.811] <TB1>     INFO: Test took 58238ms.
[14:37:28.846] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:28.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:29.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:30.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:31.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:32.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:33.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:34.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:35.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:36.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:37.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:38.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:39.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:40.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:41.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:42.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:43.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:44.234] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258879488
[14:37:44.319] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.139251 .. 40.715603
[14:37:44.399] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:37:44.410] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:44.410] <TB1>     INFO:     run 1 of 1
[14:37:44.410] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:44.763] <TB1>     INFO: Expecting 1364480 events.
[14:38:27.211] <TB1>     INFO: 1194032 events read in total (41734ms).
[14:38:33.501] <TB1>     INFO: 1364480 events read in total (48024ms).
[14:38:33.519] <TB1>     INFO: Test took 49109ms.
[14:38:33.549] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:33.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:34.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:35.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:36.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:37.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:38.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:39.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:39.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:40.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:41.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:42.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:43.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:44.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:45.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:46.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:47.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:48.209] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296169472
[14:38:48.295] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.682318 .. 40.715603
[14:38:48.371] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:38:48.382] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:48.382] <TB1>     INFO:     run 1 of 1
[14:38:48.382] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:48.735] <TB1>     INFO: Expecting 1297920 events.
[14:39:30.346] <TB1>     INFO: 1176936 events read in total (40896ms).
[14:39:34.961] <TB1>     INFO: 1297920 events read in total (45511ms).
[14:39:34.977] <TB1>     INFO: Test took 46596ms.
[14:39:35.008] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:35.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:35.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:36.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:37.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:38.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:39.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:40.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:41.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:42.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:43.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:44.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:45.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:46.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:46.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:47.892] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:48.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:49.733] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315142144
[14:39:49.816] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:39:49.816] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:39:49.827] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:49.827] <TB1>     INFO:     run 1 of 1
[14:39:49.827] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:50.170] <TB1>     INFO: Expecting 1364480 events.
[14:40:29.985] <TB1>     INFO: 1075640 events read in total (39101ms).
[14:40:40.935] <TB1>     INFO: 1364480 events read in total (50052ms).
[14:40:40.956] <TB1>     INFO: Test took 51130ms.
[14:40:40.993] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:41.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:42.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:43.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:43.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:44.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:45.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:46.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:47.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:48.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:49.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:50.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:51.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:52.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:53.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:54.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:55.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:56.680] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360996864
[14:40:56.719] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C0.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C1.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C2.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C3.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C4.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C5.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C6.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C7.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C8.dat
[14:40:56.720] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C9.dat
[14:40:56.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C10.dat
[14:40:56.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C11.dat
[14:40:56.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C12.dat
[14:40:56.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C13.dat
[14:40:56.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C14.dat
[14:40:56.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C15.dat
[14:40:56.721] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C0.dat
[14:40:56.729] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C1.dat
[14:40:56.737] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C2.dat
[14:40:56.744] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C3.dat
[14:40:56.751] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C4.dat
[14:40:56.759] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C5.dat
[14:40:56.766] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C6.dat
[14:40:56.773] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C7.dat
[14:40:56.781] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C8.dat
[14:40:56.788] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C9.dat
[14:40:56.795] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C10.dat
[14:40:56.803] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C11.dat
[14:40:56.810] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C12.dat
[14:40:56.818] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C13.dat
[14:40:56.825] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C14.dat
[14:40:56.832] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C15.dat
[14:40:56.840] <TB1>     INFO: PixTestTrim::trimTest() done
[14:40:56.840] <TB1>     INFO: vtrim:     113  95 103 131 104  87  95  99  91 102  84 106 108 131  87 132 
[14:40:56.840] <TB1>     INFO: vthrcomp:  100  91  91 100  96  84  95  94  87 100  91  99  95 104  95 106 
[14:40:56.840] <TB1>     INFO: vcal mean:  34.99  34.96  34.98  34.97  34.98  35.00  34.95  34.96  34.95  34.96  34.99  34.88  34.98  34.98  34.95  34.98 
[14:40:56.840] <TB1>     INFO: vcal RMS:    0.88   0.84   0.81   0.93   0.86   0.81   1.24   0.84   1.05   0.90   0.80   0.88   0.88   0.92   0.84   0.92 
[14:40:56.840] <TB1>     INFO: bits mean:   9.27   8.84   9.15   9.24   9.76   9.80   9.76   9.53   9.41   9.61   9.92   9.98   9.20   8.78   9.60   9.16 
[14:40:56.840] <TB1>     INFO: bits RMS:    2.63   2.60   2.66   2.74   2.64   2.66   2.52   2.51   2.81   2.68   2.42   2.68   2.54   2.46   2.66   2.42 
[14:40:56.850] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:56.850] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:40:56.850] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:56.853] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:40:56.853] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:40:56.865] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:56.865] <TB1>     INFO:     run 1 of 1
[14:40:56.865] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:57.209] <TB1>     INFO: Expecting 4160000 events.
[14:41:44.938] <TB1>     INFO: 1169455 events read in total (47014ms).
[14:42:31.321] <TB1>     INFO: 2326880 events read in total (93397ms).
[14:43:17.005] <TB1>     INFO: 3470260 events read in total (139081ms).
[14:43:44.682] <TB1>     INFO: 4160000 events read in total (166758ms).
[14:43:44.738] <TB1>     INFO: Test took 167873ms.
[14:43:44.854] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:45.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:46.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:48.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:50.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:52.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:54.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:56.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:58.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:00.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:01.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:03.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:05.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:07.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:09.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:11.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:13.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:14.982] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379518976
[14:44:14.983] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:44:15.062] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:44:15.062] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[14:44:15.074] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:15.074] <TB1>     INFO:     run 1 of 1
[14:44:15.074] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:15.417] <TB1>     INFO: Expecting 3785600 events.
[14:45:02.828] <TB1>     INFO: 1178415 events read in total (46696ms).
[14:45:50.308] <TB1>     INFO: 2342330 events read in total (94176ms).
[14:46:36.438] <TB1>     INFO: 3493965 events read in total (140306ms).
[14:46:48.438] <TB1>     INFO: 3785600 events read in total (152306ms).
[14:46:48.481] <TB1>     INFO: Test took 153407ms.
[14:46:48.584] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:48.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:50.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:52.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:54.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:55.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:57.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:59.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:01.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:02.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:04.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:06.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:08.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:10.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:11.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:13.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:15.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:17.137] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382558208
[14:47:17.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:47:17.212] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:47:17.212] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:47:17.222] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:17.222] <TB1>     INFO:     run 1 of 1
[14:47:17.223] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:17.565] <TB1>     INFO: Expecting 3515200 events.
[14:48:06.236] <TB1>     INFO: 1230225 events read in total (47956ms).
[14:48:54.142] <TB1>     INFO: 2439635 events read in total (95862ms).
[14:49:38.935] <TB1>     INFO: 3515200 events read in total (140655ms).
[14:49:38.979] <TB1>     INFO: Test took 141756ms.
[14:49:39.070] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:39.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:41.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:42.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:44.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:46.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:48.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:50.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:52.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:54.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:56.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:57.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:59.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:01.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:03.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:04.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:06.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:08.187] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382558208
[14:50:08.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:50:08.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:50:08.261] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:50:08.272] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:08.272] <TB1>     INFO:     run 1 of 1
[14:50:08.273] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:08.620] <TB1>     INFO: Expecting 3536000 events.
[14:50:56.554] <TB1>     INFO: 1225455 events read in total (47219ms).
[14:51:44.330] <TB1>     INFO: 2430725 events read in total (94995ms).
[14:52:28.499] <TB1>     INFO: 3536000 events read in total (139165ms).
[14:52:28.541] <TB1>     INFO: Test took 140269ms.
[14:52:28.631] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:28.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:30.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:32.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:33.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:35.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:37.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:38.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:40.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:42.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:44.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:45.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:47.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:49.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:50.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:52.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:54.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:55.851] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382558208
[14:52:55.852] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:52:55.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:52:55.929] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:52:55.941] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:55.941] <TB1>     INFO:     run 1 of 1
[14:52:55.941] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:56.290] <TB1>     INFO: Expecting 3515200 events.
[14:53:44.500] <TB1>     INFO: 1229600 events read in total (47496ms).
[14:54:32.131] <TB1>     INFO: 2438660 events read in total (95127ms).
[14:55:13.783] <TB1>     INFO: 3515200 events read in total (136779ms).
[14:55:13.823] <TB1>     INFO: Test took 137882ms.
[14:55:13.909] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:14.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:15.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:17.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:19.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:20.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:22.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:24.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:26.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:27.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:29.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:31.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:32.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:34.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:36.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:37.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:39.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:41.175] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382558208
[14:55:41.176] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.3639, thr difference RMS: 1.26087
[14:55:41.176] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.70358, thr difference RMS: 1.69831
[14:55:41.176] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.37462, thr difference RMS: 1.60771
[14:55:41.176] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.68265, thr difference RMS: 1.31281
[14:55:41.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.62346, thr difference RMS: 1.73814
[14:55:41.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.32955, thr difference RMS: 1.29932
[14:55:41.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.5254, thr difference RMS: 1.7062
[14:55:41.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.41973, thr difference RMS: 1.66711
[14:55:41.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.94012, thr difference RMS: 1.57473
[14:55:41.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.8069, thr difference RMS: 1.20303
[14:55:41.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.39487, thr difference RMS: 1.4849
[14:55:41.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.32863, thr difference RMS: 1.54323
[14:55:41.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.543, thr difference RMS: 1.3271
[14:55:41.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.7096, thr difference RMS: 1.46603
[14:55:41.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.4862, thr difference RMS: 1.65856
[14:55:41.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.583, thr difference RMS: 1.37341
[14:55:41.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.2591, thr difference RMS: 1.25014
[14:55:41.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.72482, thr difference RMS: 1.67893
[14:55:41.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.31663, thr difference RMS: 1.58364
[14:55:41.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.61138, thr difference RMS: 1.31611
[14:55:41.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.60446, thr difference RMS: 1.72964
[14:55:41.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.39705, thr difference RMS: 1.27697
[14:55:41.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.46973, thr difference RMS: 1.68416
[14:55:41.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.46884, thr difference RMS: 1.66877
[14:55:41.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.01687, thr difference RMS: 1.52916
[14:55:41.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.7149, thr difference RMS: 1.20672
[14:55:41.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.50222, thr difference RMS: 1.48158
[14:55:41.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.2224, thr difference RMS: 1.5312
[14:55:41.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.5437, thr difference RMS: 1.3268
[14:55:41.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.8075, thr difference RMS: 1.46251
[14:55:41.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.5462, thr difference RMS: 1.68207
[14:55:41.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.5316, thr difference RMS: 1.33807
[14:55:41.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.2523, thr difference RMS: 1.24564
[14:55:41.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.79441, thr difference RMS: 1.67306
[14:55:41.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.30061, thr difference RMS: 1.59739
[14:55:41.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.73296, thr difference RMS: 1.29203
[14:55:41.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.67733, thr difference RMS: 1.72485
[14:55:41.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.46063, thr difference RMS: 1.28815
[14:55:41.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.4944, thr difference RMS: 1.67634
[14:55:41.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.55233, thr difference RMS: 1.6674
[14:55:41.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.17142, thr difference RMS: 1.54088
[14:55:41.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.6637, thr difference RMS: 1.19821
[14:55:41.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.78521, thr difference RMS: 1.46451
[14:55:41.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.20108, thr difference RMS: 1.54001
[14:55:41.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5085, thr difference RMS: 1.34114
[14:55:41.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.9553, thr difference RMS: 1.41725
[14:55:41.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.6032, thr difference RMS: 1.69614
[14:55:41.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.519, thr difference RMS: 1.34775
[14:55:41.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.167, thr difference RMS: 1.25075
[14:55:41.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.88493, thr difference RMS: 1.69888
[14:55:41.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.27712, thr difference RMS: 1.58444
[14:55:41.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.63145, thr difference RMS: 1.30236
[14:55:41.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.7083, thr difference RMS: 1.74415
[14:55:41.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.54424, thr difference RMS: 1.29123
[14:55:41.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.47599, thr difference RMS: 1.70357
[14:55:41.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.59682, thr difference RMS: 1.65757
[14:55:41.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.25667, thr difference RMS: 1.52845
[14:55:41.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.6771, thr difference RMS: 1.21213
[14:55:41.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.96758, thr difference RMS: 1.45469
[14:55:41.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.22555, thr difference RMS: 1.54986
[14:55:41.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.5978, thr difference RMS: 1.33732
[14:55:41.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.0342, thr difference RMS: 1.43287
[14:55:41.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.6904, thr difference RMS: 1.70905
[14:55:41.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.5687, thr difference RMS: 1.33508
[14:55:41.291] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:55:41.295] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2009 seconds
[14:55:41.295] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:55:41.004] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:55:42.004] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:55:42.007] <TB1>     INFO: ######################################################################
[14:55:42.008] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:55:42.008] <TB1>     INFO: ######################################################################
[14:55:42.008] <TB1>     INFO:    ----------------------------------------------------------------------
[14:55:42.008] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:55:42.008] <TB1>     INFO:    ----------------------------------------------------------------------
[14:55:42.009] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:55:42.020] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:55:42.020] <TB1>     INFO:     run 1 of 1
[14:55:42.021] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:42.365] <TB1>     INFO: Expecting 59072000 events.
[14:56:11.528] <TB1>     INFO: 1072800 events read in total (28448ms).
[14:56:39.678] <TB1>     INFO: 2141400 events read in total (56598ms).
[14:57:07.846] <TB1>     INFO: 3211600 events read in total (84766ms).
[14:57:36.180] <TB1>     INFO: 4283000 events read in total (113100ms).
[14:58:04.788] <TB1>     INFO: 5351000 events read in total (141708ms).
[14:58:33.450] <TB1>     INFO: 6420600 events read in total (170370ms).
[14:59:01.009] <TB1>     INFO: 7492200 events read in total (197929ms).
[14:59:29.221] <TB1>     INFO: 8560600 events read in total (226141ms).
[14:59:57.934] <TB1>     INFO: 9630600 events read in total (254854ms).
[15:00:26.421] <TB1>     INFO: 10701400 events read in total (283341ms).
[15:00:54.683] <TB1>     INFO: 11769200 events read in total (311603ms).
[15:01:23.223] <TB1>     INFO: 12838400 events read in total (340143ms).
[15:01:51.530] <TB1>     INFO: 13910000 events read in total (368450ms).
[15:02:20.085] <TB1>     INFO: 14978200 events read in total (397005ms).
[15:02:48.145] <TB1>     INFO: 16046000 events read in total (425065ms).
[15:03:16.684] <TB1>     INFO: 17118400 events read in total (453604ms).
[15:03:45.719] <TB1>     INFO: 18187000 events read in total (482639ms).
[15:04:14.239] <TB1>     INFO: 19256200 events read in total (511159ms).
[15:04:42.591] <TB1>     INFO: 20328400 events read in total (539511ms).
[15:05:11.204] <TB1>     INFO: 21396600 events read in total (568124ms).
[15:05:39.870] <TB1>     INFO: 22466200 events read in total (596790ms).
[15:06:08.538] <TB1>     INFO: 23537600 events read in total (625458ms).
[15:06:38.216] <TB1>     INFO: 24605800 events read in total (655136ms).
[15:07:09.934] <TB1>     INFO: 25675000 events read in total (686854ms).
[15:07:38.707] <TB1>     INFO: 26746600 events read in total (715627ms).
[15:08:07.091] <TB1>     INFO: 27815400 events read in total (744011ms).
[15:08:35.452] <TB1>     INFO: 28885200 events read in total (772372ms).
[15:09:03.830] <TB1>     INFO: 29956200 events read in total (800750ms).
[15:09:32.091] <TB1>     INFO: 31024200 events read in total (829011ms).
[15:10:00.470] <TB1>     INFO: 32092600 events read in total (857390ms).
[15:10:28.857] <TB1>     INFO: 33164400 events read in total (885777ms).
[15:10:56.679] <TB1>     INFO: 34233000 events read in total (913599ms).
[15:11:25.097] <TB1>     INFO: 35303000 events read in total (942017ms).
[15:11:53.534] <TB1>     INFO: 36374400 events read in total (970454ms).
[15:12:21.838] <TB1>     INFO: 37442200 events read in total (998758ms).
[15:12:50.097] <TB1>     INFO: 38510000 events read in total (1027017ms).
[15:13:18.348] <TB1>     INFO: 39581600 events read in total (1055268ms).
[15:13:46.582] <TB1>     INFO: 40650800 events read in total (1083502ms).
[15:14:14.906] <TB1>     INFO: 41719000 events read in total (1111826ms).
[15:14:43.198] <TB1>     INFO: 42788800 events read in total (1140118ms).
[15:15:11.483] <TB1>     INFO: 43857800 events read in total (1168403ms).
[15:15:40.187] <TB1>     INFO: 44925800 events read in total (1197107ms).
[15:16:23.875] <TB1>     INFO: 45994400 events read in total (1240992ms).
[15:17:42.762] <TB1>     INFO: 47064800 events read in total (1319682ms).
[15:18:11.561] <TB1>     INFO: 48133400 events read in total (1348481ms).
[15:18:40.596] <TB1>     INFO: 49201400 events read in total (1377516ms).
[15:19:09.780] <TB1>     INFO: 50270000 events read in total (1406700ms).
[15:19:38.546] <TB1>     INFO: 51340600 events read in total (1435466ms).
[15:20:09.856] <TB1>     INFO: 52407800 events read in total (1466776ms).
[15:20:40.012] <TB1>     INFO: 53475600 events read in total (1496932ms).
[15:21:08.554] <TB1>     INFO: 54545400 events read in total (1525474ms).
[15:21:37.905] <TB1>     INFO: 55615800 events read in total (1554825ms).
[15:22:07.071] <TB1>     INFO: 56682600 events read in total (1583991ms).
[15:22:35.798] <TB1>     INFO: 57750600 events read in total (1612718ms).
[15:23:04.651] <TB1>     INFO: 58823200 events read in total (1641571ms).
[15:23:11.659] <TB1>     INFO: 59072000 events read in total (1648579ms).
[15:23:11.714] <TB1>     INFO: Test took 1649694ms.
[15:23:11.861] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:16.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:16.042] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:17.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:17.779] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:18.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:18.967] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:20.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:20.160] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:21.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:21.356] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:22.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:22.529] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:23.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:23.678] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:24.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:24.832] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:25.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:25.998] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:27.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:27.174] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:28.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:28.338] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:29.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:29.493] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:30.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:30.672] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:31.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:31.841] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:32.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:32.004] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:34.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:34.161] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:35.477] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249643008
[15:23:35.529] <TB1>     INFO: PixTestScurves::scurves() done 
[15:23:35.529] <TB1>     INFO: Vcal mean:  35.09  35.14  35.07  35.15  35.13  35.06  35.08  35.08  35.06  35.14  35.08  34.87  35.02  35.08  35.08  35.11 
[15:23:35.529] <TB1>     INFO: Vcal RMS:    0.76   0.71   0.68   0.81   0.74   0.67   1.16   0.70   0.95   0.76   0.66   0.75   0.75   0.80   0.70   0.79 
[15:23:35.550] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:23:35.819] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:23:35.819] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:23:35.819] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:23:35.819] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:23:35.819] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:23:35.847] <TB1>     INFO: ######################################################################
[15:23:35.847] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:23:35.847] <TB1>     INFO: ######################################################################
[15:23:36.022] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:23:36.366] <TB1>     INFO: Expecting 41600 events.
[15:23:40.504] <TB1>     INFO: 41600 events read in total (3371ms).
[15:23:40.505] <TB1>     INFO: Test took 4483ms.
[15:23:40.513] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:40.513] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:23:40.513] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:23:40.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 3, 49] has eff 0/10
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 3, 49]
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 7, 49] has eff 0/10
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 7, 49]
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 3, 58] has eff 0/10
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 3, 58]
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 33, 41] has eff 0/10
[15:23:40.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 33, 41]
[15:23:40.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[15:23:40.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:23:40.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:23:40.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:23:40.860] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:23:41.213] <TB1>     INFO: Expecting 41600 events.
[15:23:45.352] <TB1>     INFO: 41600 events read in total (3421ms).
[15:23:45.353] <TB1>     INFO: Test took 4493ms.
[15:23:45.361] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:45.361] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:23:45.361] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:23:45.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.02
[15:23:45.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.874
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.964
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.212
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 169
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.546
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.298
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 171
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.832
[15:23:45.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.572
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.643
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 185
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.064
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 187
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.872
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.667
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:23:45.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.377
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.844
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 179
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.851
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.72
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:23:45.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:23:45.450] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:23:45.794] <TB1>     INFO: Expecting 41600 events.
[15:23:49.930] <TB1>     INFO: 41600 events read in total (3421ms).
[15:23:49.930] <TB1>     INFO: Test took 4480ms.
[15:23:49.938] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:49.938] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:23:49.938] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:23:49.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 3
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5455
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 77
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9941
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 79
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6041
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 72
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.5873
[15:23:49.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 57
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9973
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 88
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3058
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,8] phvalue 69
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.8952
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 90
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2906
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 81
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8308
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7115
[15:23:49.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 82
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3188
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 79
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3967
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 81
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.074
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 94
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0415
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 73
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.732
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 73
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5181
[15:23:49.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 73
[15:23:49.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[15:23:50.350] <TB1>     INFO: Expecting 2560 events.
[15:23:51.322] <TB1>     INFO: 2560 events read in total (257ms).
[15:23:51.323] <TB1>     INFO: Test took 1376ms.
[15:23:51.323] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:51.323] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 1 1
[15:23:51.832] <TB1>     INFO: Expecting 2560 events.
[15:23:52.791] <TB1>     INFO: 2560 events read in total (244ms).
[15:23:52.791] <TB1>     INFO: Test took 1468ms.
[15:23:52.792] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:52.792] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 2 2
[15:23:53.299] <TB1>     INFO: Expecting 2560 events.
[15:23:54.257] <TB1>     INFO: 2560 events read in total (243ms).
[15:23:54.257] <TB1>     INFO: Test took 1465ms.
[15:23:54.257] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:54.257] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[15:23:54.765] <TB1>     INFO: Expecting 2560 events.
[15:23:55.722] <TB1>     INFO: 2560 events read in total (242ms).
[15:23:55.723] <TB1>     INFO: Test took 1466ms.
[15:23:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 4 4
[15:23:56.230] <TB1>     INFO: Expecting 2560 events.
[15:23:57.188] <TB1>     INFO: 2560 events read in total (243ms).
[15:23:57.188] <TB1>     INFO: Test took 1465ms.
[15:23:57.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:57.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 8, 5 5
[15:23:57.696] <TB1>     INFO: Expecting 2560 events.
[15:23:58.653] <TB1>     INFO: 2560 events read in total (242ms).
[15:23:58.653] <TB1>     INFO: Test took 1465ms.
[15:23:58.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:58.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 6 6
[15:23:59.161] <TB1>     INFO: Expecting 2560 events.
[15:24:00.118] <TB1>     INFO: 2560 events read in total (242ms).
[15:24:00.118] <TB1>     INFO: Test took 1465ms.
[15:24:00.119] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:00.119] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 7 7
[15:24:00.626] <TB1>     INFO: Expecting 2560 events.
[15:24:01.583] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:01.584] <TB1>     INFO: Test took 1465ms.
[15:24:01.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:01.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:24:02.091] <TB1>     INFO: Expecting 2560 events.
[15:24:03.050] <TB1>     INFO: 2560 events read in total (244ms).
[15:24:03.050] <TB1>     INFO: Test took 1466ms.
[15:24:03.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:03.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 9 9
[15:24:03.558] <TB1>     INFO: Expecting 2560 events.
[15:24:04.517] <TB1>     INFO: 2560 events read in total (244ms).
[15:24:04.518] <TB1>     INFO: Test took 1468ms.
[15:24:04.518] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:04.518] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[15:24:05.026] <TB1>     INFO: Expecting 2560 events.
[15:24:05.988] <TB1>     INFO: 2560 events read in total (247ms).
[15:24:05.989] <TB1>     INFO: Test took 1471ms.
[15:24:05.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:05.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[15:24:06.497] <TB1>     INFO: Expecting 2560 events.
[15:24:07.454] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:07.454] <TB1>     INFO: Test took 1465ms.
[15:24:07.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:07.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 12 12
[15:24:07.962] <TB1>     INFO: Expecting 2560 events.
[15:24:08.920] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:08.921] <TB1>     INFO: Test took 1467ms.
[15:24:08.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:08.921] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 13 13
[15:24:09.428] <TB1>     INFO: Expecting 2560 events.
[15:24:10.388] <TB1>     INFO: 2560 events read in total (245ms).
[15:24:10.389] <TB1>     INFO: Test took 1468ms.
[15:24:10.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:10.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 14 14
[15:24:10.896] <TB1>     INFO: Expecting 2560 events.
[15:24:11.855] <TB1>     INFO: 2560 events read in total (244ms).
[15:24:11.856] <TB1>     INFO: Test took 1467ms.
[15:24:11.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:11.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 15 15
[15:24:12.363] <TB1>     INFO: Expecting 2560 events.
[15:24:13.324] <TB1>     INFO: 2560 events read in total (246ms).
[15:24:13.324] <TB1>     INFO: Test took 1467ms.
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:24:13.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:24:13.327] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:13.836] <TB1>     INFO: Expecting 655360 events.
[15:24:26.379] <TB1>     INFO: 655360 events read in total (11828ms).
[15:24:26.390] <TB1>     INFO: Expecting 655360 events.
[15:24:38.007] <TB1>     INFO: 655360 events read in total (11091ms).
[15:24:38.022] <TB1>     INFO: Expecting 655360 events.
[15:24:49.707] <TB1>     INFO: 655360 events read in total (11125ms).
[15:24:49.729] <TB1>     INFO: Expecting 655360 events.
[15:25:01.390] <TB1>     INFO: 655360 events read in total (11108ms).
[15:25:01.414] <TB1>     INFO: Expecting 655360 events.
[15:25:13.190] <TB1>     INFO: 655360 events read in total (11246ms).
[15:25:13.220] <TB1>     INFO: Expecting 655360 events.
[15:25:24.835] <TB1>     INFO: 655360 events read in total (11088ms).
[15:25:24.870] <TB1>     INFO: Expecting 655360 events.
[15:25:36.667] <TB1>     INFO: 655360 events read in total (11266ms).
[15:25:36.703] <TB1>     INFO: Expecting 655360 events.
[15:25:48.414] <TB1>     INFO: 655360 events read in total (11184ms).
[15:25:48.456] <TB1>     INFO: Expecting 655360 events.
[15:26:00.193] <TB1>     INFO: 655360 events read in total (11210ms).
[15:26:00.237] <TB1>     INFO: Expecting 655360 events.
[15:26:12.039] <TB1>     INFO: 655360 events read in total (11275ms).
[15:26:12.088] <TB1>     INFO: Expecting 655360 events.
[15:26:24.060] <TB1>     INFO: 655360 events read in total (11446ms).
[15:26:24.116] <TB1>     INFO: Expecting 655360 events.
[15:26:35.808] <TB1>     INFO: 655360 events read in total (11166ms).
[15:26:35.866] <TB1>     INFO: Expecting 655360 events.
[15:26:47.565] <TB1>     INFO: 655360 events read in total (11173ms).
[15:26:47.627] <TB1>     INFO: Expecting 655360 events.
[15:26:59.287] <TB1>     INFO: 655360 events read in total (11133ms).
[15:26:59.353] <TB1>     INFO: Expecting 655360 events.
[15:27:11.097] <TB1>     INFO: 655360 events read in total (11218ms).
[15:27:11.169] <TB1>     INFO: Expecting 655360 events.
[15:27:22.000] <TB1>     INFO: 655360 events read in total (11305ms).
[15:27:23.074] <TB1>     INFO: Test took 189747ms.
[15:27:23.204] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:23.508] <TB1>     INFO: Expecting 655360 events.
[15:27:35.366] <TB1>     INFO: 655360 events read in total (11143ms).
[15:27:35.379] <TB1>     INFO: Expecting 655360 events.
[15:27:47.065] <TB1>     INFO: 655360 events read in total (11129ms).
[15:27:47.081] <TB1>     INFO: Expecting 655360 events.
[15:27:58.721] <TB1>     INFO: 655360 events read in total (11084ms).
[15:27:58.740] <TB1>     INFO: Expecting 655360 events.
[15:28:10.190] <TB1>     INFO: 655360 events read in total (10899ms).
[15:28:10.213] <TB1>     INFO: Expecting 655360 events.
[15:28:21.593] <TB1>     INFO: 655360 events read in total (10827ms).
[15:28:21.625] <TB1>     INFO: Expecting 655360 events.
[15:28:33.270] <TB1>     INFO: 655360 events read in total (11105ms).
[15:28:33.305] <TB1>     INFO: Expecting 655360 events.
[15:28:44.000] <TB1>     INFO: 655360 events read in total (11156ms).
[15:28:45.036] <TB1>     INFO: Expecting 655360 events.
[15:28:57.037] <TB1>     INFO: 655360 events read in total (11463ms).
[15:28:57.077] <TB1>     INFO: Expecting 655360 events.
[15:29:08.779] <TB1>     INFO: 655360 events read in total (11166ms).
[15:29:08.824] <TB1>     INFO: Expecting 655360 events.
[15:29:20.413] <TB1>     INFO: 655360 events read in total (11062ms).
[15:29:20.462] <TB1>     INFO: Expecting 655360 events.
[15:29:32.191] <TB1>     INFO: 655360 events read in total (11200ms).
[15:29:32.244] <TB1>     INFO: Expecting 655360 events.
[15:29:43.903] <TB1>     INFO: 655360 events read in total (11132ms).
[15:29:43.961] <TB1>     INFO: Expecting 655360 events.
[15:29:55.694] <TB1>     INFO: 655360 events read in total (11207ms).
[15:29:55.757] <TB1>     INFO: Expecting 655360 events.
[15:30:07.397] <TB1>     INFO: 655360 events read in total (11113ms).
[15:30:07.463] <TB1>     INFO: Expecting 655360 events.
[15:30:14.561] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:30:15.045] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:30:15.593] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:30:19.129] <TB1>     INFO: 655360 events read in total (11139ms).
[15:30:19.200] <TB1>     INFO: Expecting 655360 events.
[15:30:30.899] <TB1>     INFO: 655360 events read in total (11173ms).
[15:30:30.975] <TB1>     INFO: Test took 187771ms.
[15:30:31.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:30:31.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:30:31.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:30:31.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:30:31.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:30:31.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:30:31.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:30:31.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:30:31.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:30:31.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:30:31.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:30:31.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:30:31.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:30:31.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:30:31.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:30:31.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:31.168] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:30:31.168] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.174] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.181] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:30:31.189] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:30:31.196] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:30:31.204] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:30:31.210] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.218] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.225] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.232] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.240] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.247] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.254] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.261] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.268] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.275] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.282] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.290] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.297] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.304] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:31.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:30:31.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C0.dat
[15:30:31.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C1.dat
[15:30:31.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C2.dat
[15:30:31.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C3.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C4.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C5.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C6.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C7.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C8.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C9.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C10.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C11.dat
[15:30:31.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C12.dat
[15:30:31.348] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C13.dat
[15:30:31.348] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C14.dat
[15:30:31.348] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C15.dat
[15:30:31.696] <TB1>     INFO: Expecting 41600 events.
[15:30:35.538] <TB1>     INFO: 41600 events read in total (3127ms).
[15:30:35.539] <TB1>     INFO: Test took 4188ms.
[15:30:36.187] <TB1>     INFO: Expecting 41600 events.
[15:30:40.017] <TB1>     INFO: 41600 events read in total (3115ms).
[15:30:40.017] <TB1>     INFO: Test took 4176ms.
[15:30:40.662] <TB1>     INFO: Expecting 41600 events.
[15:30:44.500] <TB1>     INFO: 41600 events read in total (3123ms).
[15:30:44.500] <TB1>     INFO: Test took 4181ms.
[15:30:44.801] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:44.933] <TB1>     INFO: Expecting 2560 events.
[15:30:45.891] <TB1>     INFO: 2560 events read in total (243ms).
[15:30:45.891] <TB1>     INFO: Test took 1090ms.
[15:30:45.893] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:46.400] <TB1>     INFO: Expecting 2560 events.
[15:30:47.357] <TB1>     INFO: 2560 events read in total (242ms).
[15:30:47.358] <TB1>     INFO: Test took 1465ms.
[15:30:47.359] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:47.866] <TB1>     INFO: Expecting 2560 events.
[15:30:48.826] <TB1>     INFO: 2560 events read in total (245ms).
[15:30:48.826] <TB1>     INFO: Test took 1467ms.
[15:30:48.830] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:49.335] <TB1>     INFO: Expecting 2560 events.
[15:30:50.298] <TB1>     INFO: 2560 events read in total (248ms).
[15:30:50.299] <TB1>     INFO: Test took 1469ms.
[15:30:50.301] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:50.807] <TB1>     INFO: Expecting 2560 events.
[15:30:51.767] <TB1>     INFO: 2560 events read in total (245ms).
[15:30:51.767] <TB1>     INFO: Test took 1466ms.
[15:30:51.769] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:52.275] <TB1>     INFO: Expecting 2560 events.
[15:30:53.236] <TB1>     INFO: 2560 events read in total (246ms).
[15:30:53.237] <TB1>     INFO: Test took 1468ms.
[15:30:53.241] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:53.746] <TB1>     INFO: Expecting 2560 events.
[15:30:54.707] <TB1>     INFO: 2560 events read in total (246ms).
[15:30:54.708] <TB1>     INFO: Test took 1467ms.
[15:30:54.713] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:55.218] <TB1>     INFO: Expecting 2560 events.
[15:30:56.178] <TB1>     INFO: 2560 events read in total (246ms).
[15:30:56.178] <TB1>     INFO: Test took 1466ms.
[15:30:56.181] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:56.692] <TB1>     INFO: Expecting 2560 events.
[15:30:57.650] <TB1>     INFO: 2560 events read in total (244ms).
[15:30:57.650] <TB1>     INFO: Test took 1469ms.
[15:30:57.652] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:58.159] <TB1>     INFO: Expecting 2560 events.
[15:30:59.116] <TB1>     INFO: 2560 events read in total (242ms).
[15:30:59.116] <TB1>     INFO: Test took 1464ms.
[15:30:59.118] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:59.625] <TB1>     INFO: Expecting 2560 events.
[15:31:00.583] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:00.583] <TB1>     INFO: Test took 1465ms.
[15:31:00.586] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:01.092] <TB1>     INFO: Expecting 2560 events.
[15:31:02.051] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:02.051] <TB1>     INFO: Test took 1465ms.
[15:31:02.053] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:02.560] <TB1>     INFO: Expecting 2560 events.
[15:31:03.518] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:03.519] <TB1>     INFO: Test took 1466ms.
[15:31:03.523] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:04.027] <TB1>     INFO: Expecting 2560 events.
[15:31:04.986] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:04.986] <TB1>     INFO: Test took 1464ms.
[15:31:04.988] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:05.495] <TB1>     INFO: Expecting 2560 events.
[15:31:06.451] <TB1>     INFO: 2560 events read in total (241ms).
[15:31:06.451] <TB1>     INFO: Test took 1463ms.
[15:31:06.453] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:06.960] <TB1>     INFO: Expecting 2560 events.
[15:31:07.918] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:07.918] <TB1>     INFO: Test took 1465ms.
[15:31:07.921] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:08.428] <TB1>     INFO: Expecting 2560 events.
[15:31:09.388] <TB1>     INFO: 2560 events read in total (246ms).
[15:31:09.388] <TB1>     INFO: Test took 1468ms.
[15:31:09.390] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:09.897] <TB1>     INFO: Expecting 2560 events.
[15:31:10.854] <TB1>     INFO: 2560 events read in total (242ms).
[15:31:10.854] <TB1>     INFO: Test took 1464ms.
[15:31:10.857] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:11.363] <TB1>     INFO: Expecting 2560 events.
[15:31:12.327] <TB1>     INFO: 2560 events read in total (250ms).
[15:31:12.327] <TB1>     INFO: Test took 1470ms.
[15:31:12.330] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:12.837] <TB1>     INFO: Expecting 2560 events.
[15:31:13.795] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:13.795] <TB1>     INFO: Test took 1465ms.
[15:31:13.797] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:14.303] <TB1>     INFO: Expecting 2560 events.
[15:31:15.261] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:15.261] <TB1>     INFO: Test took 1464ms.
[15:31:15.263] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:15.770] <TB1>     INFO: Expecting 2560 events.
[15:31:16.731] <TB1>     INFO: 2560 events read in total (246ms).
[15:31:16.732] <TB1>     INFO: Test took 1469ms.
[15:31:16.736] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:17.244] <TB1>     INFO: Expecting 2560 events.
[15:31:18.205] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:18.205] <TB1>     INFO: Test took 1470ms.
[15:31:18.208] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:18.714] <TB1>     INFO: Expecting 2560 events.
[15:31:19.674] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:19.675] <TB1>     INFO: Test took 1468ms.
[15:31:19.677] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:20.184] <TB1>     INFO: Expecting 2560 events.
[15:31:21.143] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:21.143] <TB1>     INFO: Test took 1466ms.
[15:31:21.146] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:21.654] <TB1>     INFO: Expecting 2560 events.
[15:31:22.612] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:22.613] <TB1>     INFO: Test took 1468ms.
[15:31:22.614] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:23.121] <TB1>     INFO: Expecting 2560 events.
[15:31:24.080] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:24.081] <TB1>     INFO: Test took 1467ms.
[15:31:24.083] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:24.589] <TB1>     INFO: Expecting 2560 events.
[15:31:25.546] <TB1>     INFO: 2560 events read in total (242ms).
[15:31:25.546] <TB1>     INFO: Test took 1463ms.
[15:31:25.549] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:26.055] <TB1>     INFO: Expecting 2560 events.
[15:31:27.013] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:27.013] <TB1>     INFO: Test took 1464ms.
[15:31:27.015] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:27.522] <TB1>     INFO: Expecting 2560 events.
[15:31:28.481] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:28.481] <TB1>     INFO: Test took 1466ms.
[15:31:28.483] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:28.989] <TB1>     INFO: Expecting 2560 events.
[15:31:29.948] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:29.948] <TB1>     INFO: Test took 1465ms.
[15:31:29.950] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:30.457] <TB1>     INFO: Expecting 2560 events.
[15:31:31.416] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:31.416] <TB1>     INFO: Test took 1466ms.
[15:31:32.448] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:31:32.448] <TB1>     INFO: PH scale (per ROC):    65  69  74  70  69  76  77  70  70  70  79  71  63  68  70  70
[15:31:32.448] <TB1>     INFO: PH offset (per ROC):  176 176 176 192 165 178 162 173 174 172 171 173 166 180 176 177
[15:31:32.621] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:31:32.626] <TB1>     INFO: ######################################################################
[15:31:32.626] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:31:32.626] <TB1>     INFO: ######################################################################
[15:31:32.626] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:31:32.663] <TB1>     INFO: scanning low vcal = 10
[15:31:33.005] <TB1>     INFO: Expecting 41600 events.
[15:31:36.731] <TB1>     INFO: 41600 events read in total (3011ms).
[15:31:36.731] <TB1>     INFO: Test took 4068ms.
[15:31:36.733] <TB1>     INFO: scanning low vcal = 20
[15:31:37.241] <TB1>     INFO: Expecting 41600 events.
[15:31:40.960] <TB1>     INFO: 41600 events read in total (3004ms).
[15:31:40.961] <TB1>     INFO: Test took 4228ms.
[15:31:40.964] <TB1>     INFO: scanning low vcal = 30
[15:31:41.469] <TB1>     INFO: Expecting 41600 events.
[15:31:45.191] <TB1>     INFO: 41600 events read in total (3007ms).
[15:31:45.192] <TB1>     INFO: Test took 4228ms.
[15:31:45.196] <TB1>     INFO: scanning low vcal = 40
[15:31:45.695] <TB1>     INFO: Expecting 41600 events.
[15:31:49.948] <TB1>     INFO: 41600 events read in total (3538ms).
[15:31:49.949] <TB1>     INFO: Test took 4753ms.
[15:31:49.952] <TB1>     INFO: scanning low vcal = 50
[15:31:50.367] <TB1>     INFO: Expecting 41600 events.
[15:31:54.663] <TB1>     INFO: 41600 events read in total (3581ms).
[15:31:54.665] <TB1>     INFO: Test took 4713ms.
[15:31:54.668] <TB1>     INFO: scanning low vcal = 60
[15:31:55.082] <TB1>     INFO: Expecting 41600 events.
[15:31:59.342] <TB1>     INFO: 41600 events read in total (3547ms).
[15:31:59.344] <TB1>     INFO: Test took 4676ms.
[15:31:59.347] <TB1>     INFO: scanning low vcal = 70
[15:31:59.762] <TB1>     INFO: Expecting 41600 events.
[15:32:04.024] <TB1>     INFO: 41600 events read in total (3548ms).
[15:32:04.025] <TB1>     INFO: Test took 4677ms.
[15:32:04.028] <TB1>     INFO: scanning low vcal = 80
[15:32:04.442] <TB1>     INFO: Expecting 41600 events.
[15:32:08.709] <TB1>     INFO: 41600 events read in total (3552ms).
[15:32:08.709] <TB1>     INFO: Test took 4681ms.
[15:32:08.713] <TB1>     INFO: scanning low vcal = 90
[15:32:09.132] <TB1>     INFO: Expecting 41600 events.
[15:32:13.408] <TB1>     INFO: 41600 events read in total (3561ms).
[15:32:13.409] <TB1>     INFO: Test took 4696ms.
[15:32:13.413] <TB1>     INFO: scanning low vcal = 100
[15:32:13.830] <TB1>     INFO: Expecting 41600 events.
[15:32:18.253] <TB1>     INFO: 41600 events read in total (3708ms).
[15:32:18.254] <TB1>     INFO: Test took 4841ms.
[15:32:18.257] <TB1>     INFO: scanning low vcal = 110
[15:32:18.678] <TB1>     INFO: Expecting 41600 events.
[15:32:22.950] <TB1>     INFO: 41600 events read in total (3557ms).
[15:32:22.950] <TB1>     INFO: Test took 4693ms.
[15:32:22.954] <TB1>     INFO: scanning low vcal = 120
[15:32:23.371] <TB1>     INFO: Expecting 41600 events.
[15:32:27.645] <TB1>     INFO: 41600 events read in total (3558ms).
[15:32:27.645] <TB1>     INFO: Test took 4691ms.
[15:32:27.648] <TB1>     INFO: scanning low vcal = 130
[15:32:28.066] <TB1>     INFO: Expecting 41600 events.
[15:32:32.325] <TB1>     INFO: 41600 events read in total (3545ms).
[15:32:32.325] <TB1>     INFO: Test took 4677ms.
[15:32:32.331] <TB1>     INFO: scanning low vcal = 140
[15:32:32.746] <TB1>     INFO: Expecting 41600 events.
[15:32:36.003] <TB1>     INFO: 41600 events read in total (3542ms).
[15:32:36.004] <TB1>     INFO: Test took 4673ms.
[15:32:37.007] <TB1>     INFO: scanning low vcal = 150
[15:32:37.425] <TB1>     INFO: Expecting 41600 events.
[15:32:41.693] <TB1>     INFO: 41600 events read in total (3554ms).
[15:32:41.694] <TB1>     INFO: Test took 4687ms.
[15:32:41.697] <TB1>     INFO: scanning low vcal = 160
[15:32:42.116] <TB1>     INFO: Expecting 41600 events.
[15:32:46.377] <TB1>     INFO: 41600 events read in total (3546ms).
[15:32:46.378] <TB1>     INFO: Test took 4681ms.
[15:32:46.383] <TB1>     INFO: scanning low vcal = 170
[15:32:46.798] <TB1>     INFO: Expecting 41600 events.
[15:32:51.090] <TB1>     INFO: 41600 events read in total (3577ms).
[15:32:51.091] <TB1>     INFO: Test took 4707ms.
[15:32:51.096] <TB1>     INFO: scanning low vcal = 180
[15:32:51.510] <TB1>     INFO: Expecting 41600 events.
[15:32:55.773] <TB1>     INFO: 41600 events read in total (3548ms).
[15:32:55.774] <TB1>     INFO: Test took 4678ms.
[15:32:55.776] <TB1>     INFO: scanning low vcal = 190
[15:32:56.192] <TB1>     INFO: Expecting 41600 events.
[15:33:00.455] <TB1>     INFO: 41600 events read in total (3548ms).
[15:33:00.456] <TB1>     INFO: Test took 4679ms.
[15:33:00.459] <TB1>     INFO: scanning low vcal = 200
[15:33:00.875] <TB1>     INFO: Expecting 41600 events.
[15:33:05.143] <TB1>     INFO: 41600 events read in total (3552ms).
[15:33:05.144] <TB1>     INFO: Test took 4685ms.
[15:33:05.146] <TB1>     INFO: scanning low vcal = 210
[15:33:05.562] <TB1>     INFO: Expecting 41600 events.
[15:33:09.826] <TB1>     INFO: 41600 events read in total (3547ms).
[15:33:09.826] <TB1>     INFO: Test took 4680ms.
[15:33:09.829] <TB1>     INFO: scanning low vcal = 220
[15:33:10.249] <TB1>     INFO: Expecting 41600 events.
[15:33:14.507] <TB1>     INFO: 41600 events read in total (3543ms).
[15:33:14.507] <TB1>     INFO: Test took 4678ms.
[15:33:14.510] <TB1>     INFO: scanning low vcal = 230
[15:33:14.930] <TB1>     INFO: Expecting 41600 events.
[15:33:19.221] <TB1>     INFO: 41600 events read in total (3576ms).
[15:33:19.221] <TB1>     INFO: Test took 4711ms.
[15:33:19.224] <TB1>     INFO: scanning low vcal = 240
[15:33:19.641] <TB1>     INFO: Expecting 41600 events.
[15:33:23.893] <TB1>     INFO: 41600 events read in total (3537ms).
[15:33:23.894] <TB1>     INFO: Test took 4670ms.
[15:33:23.897] <TB1>     INFO: scanning low vcal = 250
[15:33:24.315] <TB1>     INFO: Expecting 41600 events.
[15:33:28.583] <TB1>     INFO: 41600 events read in total (3554ms).
[15:33:28.583] <TB1>     INFO: Test took 4686ms.
[15:33:28.588] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:33:29.005] <TB1>     INFO: Expecting 41600 events.
[15:33:33.271] <TB1>     INFO: 41600 events read in total (3551ms).
[15:33:33.272] <TB1>     INFO: Test took 4685ms.
[15:33:33.276] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:33:33.690] <TB1>     INFO: Expecting 41600 events.
[15:33:37.950] <TB1>     INFO: 41600 events read in total (3545ms).
[15:33:37.951] <TB1>     INFO: Test took 4675ms.
[15:33:37.954] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:33:38.374] <TB1>     INFO: Expecting 41600 events.
[15:33:42.633] <TB1>     INFO: 41600 events read in total (3545ms).
[15:33:42.634] <TB1>     INFO: Test took 4680ms.
[15:33:42.638] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:33:43.052] <TB1>     INFO: Expecting 41600 events.
[15:33:47.316] <TB1>     INFO: 41600 events read in total (3549ms).
[15:33:47.316] <TB1>     INFO: Test took 4678ms.
[15:33:47.320] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:33:47.738] <TB1>     INFO: Expecting 41600 events.
[15:33:51.003] <TB1>     INFO: 41600 events read in total (3550ms).
[15:33:51.004] <TB1>     INFO: Test took 4684ms.
[15:33:52.546] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:33:52.550] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:33:52.550] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:33:52.550] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:33:52.550] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:33:52.550] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:33:52.551] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:33:52.551] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:33:52.551] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:33:52.551] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:33:52.551] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:33:52.552] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:33:52.552] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:33:52.552] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:33:52.552] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:33:52.552] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:33:52.552] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:34:30.567] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:34:30.567] <TB1>     INFO: non-linearity mean:  0.956 0.963 0.951 0.953 0.955 0.959 0.951 0.953 0.958 0.954 0.950 0.953 0.959 0.950 0.948 0.961
[15:34:30.567] <TB1>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.008 0.006 0.005 0.006 0.008 0.006 0.008 0.006 0.006 0.006 0.009 0.007 0.005
[15:34:30.567] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:34:30.592] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:34:30.615] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:34:30.639] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:34:30.662] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:34:30.686] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:34:30.710] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:34:30.733] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:34:30.757] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:34:30.780] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:34:30.803] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:34:30.827] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:34:30.850] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:34:30.874] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:34:30.897] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:34:30.920] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-09_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:34:30.943] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:34:30.943] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:34:30.969] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:34:30.969] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:34:30.982] <TB1>     INFO: ######################################################################
[15:34:30.982] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:34:30.982] <TB1>     INFO: ######################################################################
[15:34:30.986] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:34:30.997] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:30.997] <TB1>     INFO:     run 1 of 1
[15:34:30.997] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:31.340] <TB1>     INFO: Expecting 3120000 events.
[15:35:22.660] <TB1>     INFO: 1318160 events read in total (50605ms).
[15:36:12.857] <TB1>     INFO: 2621885 events read in total (100803ms).
[15:36:32.156] <TB1>     INFO: 3120000 events read in total (120102ms).
[15:36:32.196] <TB1>     INFO: Test took 121200ms.
[15:36:32.266] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:32.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:33.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:35.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:36.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:38.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:39.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:41.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:42.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:44.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:45.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:36:46.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:36:48.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:36:49.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:36:51.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:52.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:54.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:55.745] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311148544
[15:36:55.956] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:36:55.956] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3412, RMS = 1.45923
[15:36:55.956] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:36:55.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:36:55.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3622, RMS = 1.36554
[15:36:55.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:36:55.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:36:55.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8058, RMS = 1.35034
[15:36:55.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:55.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:36:55.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1243, RMS = 1.50681
[15:36:55.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:55.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:36:55.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7612, RMS = 1.2544
[15:36:55.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:36:55.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:36:55.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4047, RMS = 1.4725
[15:36:55.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:55.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:36:55.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5939, RMS = 1.69201
[15:36:55.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:36:55.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:36:55.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4376, RMS = 1.68253
[15:36:55.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:36:55.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:36:55.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0522, RMS = 1.21841
[15:36:55.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:36:55.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:36:55.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2128, RMS = 1.16837
[15:36:55.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:36:56.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:36:56.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8539, RMS = 1.15527
[15:36:56.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:36:56.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:36:56.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3642, RMS = 1.92224
[15:36:56.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:36:56.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:36:56.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8813, RMS = 1.94976
[15:36:56.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:36:56.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:36:56.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7852, RMS = 1.54761
[15:36:56.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:36:56.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:36:56.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2454, RMS = 0.919778
[15:36:56.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:36:56.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:36:56.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2559, RMS = 0.885736
[15:36:56.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:56.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:36:56.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6415, RMS = 1.28053
[15:36:56.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:36:56.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:36:56.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3205, RMS = 1.63953
[15:36:56.009] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:36:56.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:36:56.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1815, RMS = 1.86132
[15:36:56.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:36:56.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:36:56.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7827, RMS = 2.15489
[15:36:56.010] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:36:56.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:36:56.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.146, RMS = 0.94737
[15:36:56.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:56.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:36:56.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2714, RMS = 1.00712
[15:36:56.011] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:56.013] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:36:56.013] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4441, RMS = 1.71891
[15:36:56.013] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:36:56.013] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:36:56.013] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5963, RMS = 1.48436
[15:36:56.013] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:36:56.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:36:56.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6398, RMS = 1.14463
[15:36:56.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:36:56.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:36:56.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9652, RMS = 1.25985
[15:36:56.014] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:36:56.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:36:56.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7022, RMS = 1.60816
[15:36:56.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:36:56.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:36:56.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9745, RMS = 2.1789
[15:36:56.015] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:36:56.016] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:36:56.016] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.995, RMS = 1.17309
[15:36:56.016] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:36:56.016] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:36:56.016] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0496, RMS = 1.1474
[15:36:56.016] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:36:56.017] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:36:56.017] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1801, RMS = 1.80649
[15:36:56.017] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:36:56.017] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:36:56.017] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.7275, RMS = 2.11876
[15:36:56.017] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:36:56.023] <TB1>     INFO: PixTestBB3Map::doTest() done with 213 decoding errors: , duration: 145 seconds
[15:36:56.023] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0  501    1    0    0    1    0    3    0    2    0
[15:36:56.024] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:36:56.772] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:36:56.772] <TB1>     INFO: enter test to run
[15:36:56.772] <TB1>     INFO:   test:  no parameter change
[15:36:56.772] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[15:36:56.774] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[15:36:56.774] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:36:56.774] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:36:58.270] <TB1>    QUIET: Connection to board 26 closed.
[15:36:58.316] <TB1>     INFO: pXar: this is the end, my friend
[15:36:58.316] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
