Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May  3 07:35:15 2025
| Host         : goodkook-VirtualBox running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_wrapper_timing_summary_routed.rpt -pb fir_wrapper_timing_summary_routed.pb -rpx fir_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    490.080        0.000                      0                  284        0.165        0.000                      0                  284        4.020        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       490.080        0.000                      0                  226        0.176        0.000                      0                  226        4.020        0.000                       0                   139  
emu_clk_pin       498.393        0.000                      0                   19        0.167        0.000                      0                   19        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       495.517        0.000                      0                   27        0.165        0.000                      0                   27  
dut_clk_pin   emu_clk_pin       497.047        0.000                      0                   20        0.179        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      490.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             490.080ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_266_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 2.584ns (26.010%)  route 7.351ns (73.990%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          2.104    14.919    u_fir/shift_reg_U/_100_[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.327    15.246 r  u_fir/shift_reg_U/_280_/O
                         net (fo=1, routed)           0.000    15.246    u_fir/shift_reg_U/_020_
    SLICE_X6Y83          FDRE                                         r  u_fir/shift_reg_U/_266_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.596   505.009    u_fir/shift_reg_U/clk
    SLICE_X6Y83          FDRE                                         r  u_fir/shift_reg_U/_266_/C
                         clock pessimism              0.276   505.285    
                         clock uncertainty           -0.035   505.249    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.077   505.326    u_fir/shift_reg_U/_266_
  -------------------------------------------------------------------
                         required time                        505.326    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                490.080    

Slack (MET) :             490.094ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_269_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 2.584ns (26.036%)  route 7.341ns (73.964%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          2.094    14.909    u_fir/shift_reg_U/_100_[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.327    15.236 r  u_fir/shift_reg_U/_283_/O
                         net (fo=1, routed)           0.000    15.236    u_fir/shift_reg_U/_023_
    SLICE_X6Y83          FDRE                                         r  u_fir/shift_reg_U/_269_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.596   505.009    u_fir/shift_reg_U/clk
    SLICE_X6Y83          FDRE                                         r  u_fir/shift_reg_U/_269_/C
                         clock pessimism              0.276   505.285    
                         clock uncertainty           -0.035   505.249    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.081   505.330    u_fir/shift_reg_U/_269_
  -------------------------------------------------------------------
                         required time                        505.330    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                490.094    

Slack (MET) :             490.187ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_194_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 2.584ns (26.417%)  route 7.198ns (73.583%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          1.951    14.766    u_fir/shift_reg_U/_100_[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.327    15.093 r  u_fir/shift_reg_U/_274_/O
                         net (fo=1, routed)           0.000    15.093    u_fir/shift_reg_U/_014_
    SLICE_X5Y83          FDRE                                         r  u_fir/shift_reg_U/_194_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.596   505.009    u_fir/shift_reg_U/clk
    SLICE_X5Y83          FDRE                                         r  u_fir/shift_reg_U/_194_/C
                         clock pessimism              0.276   505.285    
                         clock uncertainty           -0.035   505.249    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.031   505.280    u_fir/shift_reg_U/_194_
  -------------------------------------------------------------------
                         required time                        505.280    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                490.187    

Slack (MET) :             490.541ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_253_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 2.385ns (25.163%)  route 7.093ns (74.837%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 505.011 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.448    12.772    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.124    12.896 r  u_fir/shift_reg_U/_104_/O
                         net (fo=16, routed)          1.769    14.666    u_fir/shift_reg_U/_101_[1]
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124    14.790 r  u_fir/shift_reg_U/_322_/O
                         net (fo=1, routed)           0.000    14.790    u_fir/shift_reg_U/_062_
    SLICE_X6Y85          FDRE                                         r  u_fir/shift_reg_U/_253_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.598   505.011    u_fir/shift_reg_U/clk
    SLICE_X6Y85          FDRE                                         r  u_fir/shift_reg_U/_253_/C
                         clock pessimism              0.276   505.287    
                         clock uncertainty           -0.035   505.251    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.079   505.330    u_fir/shift_reg_U/_253_
  -------------------------------------------------------------------
                         required time                        505.330    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                490.541    

Slack (MET) :             490.557ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_264_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 2.584ns (27.494%)  route 6.814ns (72.506%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          1.568    14.383    u_fir/shift_reg_U/_100_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.327    14.710 r  u_fir/shift_reg_U/_293_/O
                         net (fo=1, routed)           0.000    14.710    u_fir/shift_reg_U/_033_
    SLICE_X3Y86          FDRE                                         r  u_fir/shift_reg_U/_264_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.600   505.013    u_fir/shift_reg_U/clk
    SLICE_X3Y86          FDRE                                         r  u_fir/shift_reg_U/_264_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.236    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.031   505.267    u_fir/shift_reg_U/_264_
  -------------------------------------------------------------------
                         required time                        505.267    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                490.557    

Slack (MET) :             490.656ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_265_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.295ns  (logic 2.584ns (27.799%)  route 6.711ns (72.201%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 505.011 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          1.464    14.280    u_fir/shift_reg_U/_100_[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.327    14.607 r  u_fir/shift_reg_U/_279_/O
                         net (fo=1, routed)           0.000    14.607    u_fir/shift_reg_U/_019_
    SLICE_X1Y83          FDRE                                         r  u_fir/shift_reg_U/_265_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.598   505.011    u_fir/shift_reg_U/clk
    SLICE_X1Y83          FDRE                                         r  u_fir/shift_reg_U/_265_/C
                         clock pessimism              0.259   505.270    
                         clock uncertainty           -0.035   505.234    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.029   505.263    u_fir/shift_reg_U/_265_
  -------------------------------------------------------------------
                         required time                        505.263    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                490.656    

Slack (MET) :             490.785ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_262_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.584ns (28.186%)  route 6.584ns (71.814%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 505.010 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          1.337    14.152    u_fir/shift_reg_U/_100_[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.327    14.479 r  u_fir/shift_reg_U/_270_/O
                         net (fo=1, routed)           0.000    14.479    u_fir/shift_reg_U/_010_
    SLICE_X0Y82          FDRE                                         r  u_fir/shift_reg_U/_262_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.597   505.010    u_fir/shift_reg_U/clk
    SLICE_X0Y82          FDRE                                         r  u_fir/shift_reg_U/_262_/C
                         clock pessimism              0.259   505.269    
                         clock uncertainty           -0.035   505.233    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031   505.264    u_fir/shift_reg_U/_262_
  -------------------------------------------------------------------
                         required time                        505.264    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                490.785    

Slack (MET) :             490.850ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_197_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 2.584ns (28.339%)  route 6.534ns (71.661%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 505.011 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          1.287    14.103    u_fir/shift_reg_U/_100_[0]
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.327    14.430 r  u_fir/shift_reg_U/_277_/O
                         net (fo=1, routed)           0.000    14.430    u_fir/shift_reg_U/_017_
    SLICE_X5Y85          FDRE                                         r  u_fir/shift_reg_U/_197_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.598   505.011    u_fir/shift_reg_U/clk
    SLICE_X5Y85          FDRE                                         r  u_fir/shift_reg_U/_197_/C
                         clock pessimism              0.276   505.287    
                         clock uncertainty           -0.035   505.251    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.029   505.280    u_fir/shift_reg_U/_197_
  -------------------------------------------------------------------
                         required time                        505.280    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                490.850    

Slack (MET) :             490.851ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_200_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 2.385ns (26.196%)  route 6.720ns (73.804%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.448    12.772    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.124    12.896 r  u_fir/shift_reg_U/_104_/O
                         net (fo=16, routed)          1.396    14.292    u_fir/shift_reg_U/_101_[1]
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124    14.416 r  u_fir/shift_reg_U/_329_/O
                         net (fo=1, routed)           0.000    14.416    u_fir/shift_reg_U/_069_
    SLICE_X3Y85          FDRE                                         r  u_fir/shift_reg_U/_200_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.600   505.013    u_fir/shift_reg_U/clk
    SLICE_X3Y85          FDRE                                         r  u_fir/shift_reg_U/_200_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.236    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031   505.267    u_fir/shift_reg_U/_200_
  -------------------------------------------------------------------
                         required time                        505.267    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                490.851    

Slack (MET) :             490.868ns  (required time - arrival time)
  Source:                 u_fir/_20_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_192_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.584ns (28.292%)  route 6.549ns (71.708%))
  Logic Levels:           6  (CARRY4=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.719     5.312    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.768 f  u_fir/_20_/Q
                         net (fo=16, routed)          1.210     6.977    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.152     7.129 f  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_5_/O
                         net (fo=21, routed)          0.626     7.755    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_loop_init
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.319     8.074 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_18_/O
                         net (fo=2, routed)           0.723     8.797    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_08_[1]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.909     9.706 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_37_/O[2]
                         net (fo=1, routed)           0.317    10.023    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_11_[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.301    10.324 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_23_/O
                         net (fo=36, routed)          2.372    12.696    u_fir/shift_reg_U/address1[2]
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.120    12.816 r  u_fir/shift_reg_U/_111_/O
                         net (fo=16, routed)          1.303    14.118    u_fir/shift_reg_U/_100_[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.327    14.445 r  u_fir/shift_reg_U/_272_/O
                         net (fo=1, routed)           0.000    14.445    u_fir/shift_reg_U/_012_
    SLICE_X2Y86          FDRE                                         r  u_fir/shift_reg_U/_192_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.600   505.013    u_fir/shift_reg_U/clk
    SLICE_X2Y86          FDRE                                         r  u_fir/shift_reg_U/_192_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.236    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077   505.313    u_fir/shift_reg_U/_192_
  -------------------------------------------------------------------
                         required time                        505.313    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                490.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_fir/shift_reg_U/_258_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_218_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.597     1.506    u_fir/shift_reg_U/clk
    SLICE_X7Y82          FDRE                                         r  u_fir/shift_reg_U/_258_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_fir/shift_reg_U/_258_/Q
                         net (fo=8, routed)           0.123     1.770    u_fir/shift_reg_U/d0[4]
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  u_fir/shift_reg_U/_295_/O
                         net (fo=1, routed)           0.000     1.815    u_fir/shift_reg_U/_035_
    SLICE_X6Y82          FDRE                                         r  u_fir/shift_reg_U/_218_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.866     2.021    u_fir/shift_reg_U/clk
    SLICE_X6Y82          FDRE                                         r  u_fir/shift_reg_U/_218_/C
                         clock pessimism             -0.501     1.519    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.120     1.639    u_fir/shift_reg_U/_218_
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_fir/shift_reg_U/_258_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_250_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.597     1.506    u_fir/shift_reg_U/clk
    SLICE_X7Y82          FDRE                                         r  u_fir/shift_reg_U/_258_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_fir/shift_reg_U/_258_/Q
                         net (fo=8, routed)           0.127     1.774    u_fir/shift_reg_U/d0[4]
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  u_fir/shift_reg_U/_320_/O
                         net (fo=1, routed)           0.000     1.819    u_fir/shift_reg_U/_060_
    SLICE_X6Y82          FDRE                                         r  u_fir/shift_reg_U/_250_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.866     2.021    u_fir/shift_reg_U/clk
    SLICE_X6Y82          FDRE                                         r  u_fir/shift_reg_U/_250_/C
                         clock pessimism             -0.501     1.519    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.121     1.640    u_fir/shift_reg_U/_250_
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_fir/_22_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_206_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.598     1.507    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_22_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_fir/_22_/Q
                         net (fo=8, routed)           0.134     1.782    u_fir/shift_reg_U/_077_[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  u_fir/shift_reg_U/_278_/O
                         net (fo=1, routed)           0.000     1.827    u_fir/shift_reg_U/_018_
    SLICE_X2Y82          FDRE                                         r  u_fir/shift_reg_U/_206_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/shift_reg_U/clk
    SLICE_X2Y82          FDRE                                         r  u_fir/shift_reg_U/_206_/C
                         clock pessimism             -0.503     1.520    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120     1.640    u_fir/shift_reg_U/_206_
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_fir/_22_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_222_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.598     1.507    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_22_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_fir/_22_/Q
                         net (fo=8, routed)           0.138     1.786    u_fir/shift_reg_U/_077_[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  u_fir/shift_reg_U/_306_/O
                         net (fo=1, routed)           0.000     1.831    u_fir/shift_reg_U/_046_
    SLICE_X2Y82          FDRE                                         r  u_fir/shift_reg_U/_222_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/shift_reg_U/clk
    SLICE_X2Y82          FDRE                                         r  u_fir/shift_reg_U/_222_/C
                         clock pessimism             -0.503     1.520    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.641    u_fir/shift_reg_U/_222_
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_fir/shift_reg_U/_213_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_237_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.599     1.508    u_fir/shift_reg_U/clk
    SLICE_X4Y84          FDRE                                         r  u_fir/shift_reg_U/_213_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_fir/shift_reg_U/_213_/Q
                         net (fo=3, routed)           0.108     1.757    u_fir/shift_reg_U/_079_[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  u_fir/shift_reg_U/_145_/O
                         net (fo=1, routed)           0.000     1.802    u_fir/shift_reg_U/_001_[7]
    SLICE_X5Y84          FDRE                                         r  u_fir/shift_reg_U/_237_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.868     2.023    u_fir/shift_reg_U/clk
    SLICE_X5Y84          FDRE                                         r  u_fir/shift_reg_U/_237_/C
                         clock pessimism             -0.501     1.521    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.091     1.612    u_fir/shift_reg_U/_237_
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_fir/_31_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_31_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.254ns (76.010%)  route 0.080ns (23.990%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.573     1.482    u_fir/ap_clk
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  u_fir/_31_/Q
                         net (fo=7, routed)           0.080     1.727    u_fir/ap_CS_fsm[1]
    SLICE_X8Y88          MUXF7 (Prop_muxf7_S_O)       0.090     1.817 r  u_fir/_12_/O
                         net (fo=1, routed)           0.000     1.817    u_fir/ap_NS_fsm[1]
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.844     1.999    u_fir/ap_clk
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/C
                         clock pessimism             -0.516     1.482    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.134     1.616    u_fir/_31_
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_fir/shift_reg_U/_259_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_211_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.597     1.506    u_fir/shift_reg_U/clk
    SLICE_X4Y82          FDRE                                         r  u_fir/shift_reg_U/_259_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_fir/shift_reg_U/_259_/Q
                         net (fo=8, routed)           0.121     1.768    u_fir/shift_reg_U/d0[5]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  u_fir/shift_reg_U/_309_/O
                         net (fo=1, routed)           0.000     1.813    u_fir/shift_reg_U/_049_
    SLICE_X5Y82          FDRE                                         r  u_fir/shift_reg_U/_211_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.866     2.021    u_fir/shift_reg_U/clk
    SLICE_X5Y82          FDRE                                         r  u_fir/shift_reg_U/_211_/C
                         clock pessimism             -0.501     1.519    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.092     1.611    u_fir/shift_reg_U/_211_
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_fir/shift_reg_U/_259_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/shift_reg_U/_227_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.597     1.506    u_fir/shift_reg_U/clk
    SLICE_X4Y82          FDRE                                         r  u_fir/shift_reg_U/_259_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_fir/shift_reg_U/_259_/Q
                         net (fo=8, routed)           0.120     1.767    u_fir/shift_reg_U/d0[5]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  u_fir/shift_reg_U/_303_/O
                         net (fo=1, routed)           0.000     1.812    u_fir/shift_reg_U/_043_
    SLICE_X5Y82          FDRE                                         r  u_fir/shift_reg_U/_227_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.866     2.021    u_fir/shift_reg_U/clk
    SLICE_X5Y82          FDRE                                         r  u_fir/shift_reg_U/_227_/C
                         clock pessimism             -0.501     1.519    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.091     1.610    u_fir/shift_reg_U/_227_
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.150%)  route 0.255ns (60.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/clk
    SLICE_X8Y90          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/_8_/Q
                         net (fo=2, routed)           0.255     1.902    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/b[0]
    DSP48_X0Y36          DSP48E1                                      r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.934     2.089    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/CLK
                         clock pessimism             -0.479     1.610    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.692    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/_5_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.045%)  route 0.256ns (60.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/clk
    SLICE_X8Y90          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/_5_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/filter_taps_U/_5_/Q
                         net (fo=2, routed)           0.256     1.903    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/b[5]
    DSP48_X0Y36          DSP48E1                                      r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.934     2.089    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/CLK
                         clock pessimism             -0.479     1.610    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     1.692    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _027_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y36     u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X7Y86     u_fir/_20_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X6Y89     u_fir/_21_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X3Y82     u_fir/_22_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X3Y82     u_fir/_23_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X3Y82     u_fir/_24_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X3Y82     u_fir/_25_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X3Y82     u_fir/_26_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X3Y82     u_fir/_27_/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         495.000     494.020    SLICE_X6Y90     u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_50_/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         495.000     494.020    SLICE_X6Y90     u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_50_/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X7Y86     u_fir/_20_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X7Y86     u_fir/_20_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X6Y89     u_fir/_21_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X6Y89     u_fir/_21_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X3Y82     u_fir/_22_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X3Y82     u_fir/_22_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X3Y82     u_fir/_23_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X3Y82     u_fir/_23_/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y90     u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_50_/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y90     u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_50_/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y86     u_fir/_20_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y86     u_fir/_20_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y89     u_fir/_21_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y89     u_fir/_21_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y82     u_fir/_22_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y82     u_fir/_22_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y82     u_fir/_23_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y82     u_fir/_23_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.393ns  (required time - arrival time)
  Source:                 _064_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _056_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.642ns (39.942%)  route 0.965ns (60.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X12Y92         FDRE                                         r  _064_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _064_/Q
                         net (fo=1, routed)           0.965     6.737    vectOut[0][3]
    SLICE_X8Y92          LUT5 (Prop_lut5_I0_O)        0.124     6.861 r  _024_/O
                         net (fo=1, routed)           0.000     6.861    _006_[3]
    SLICE_X8Y92          FDRE                                         r  _056_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X8Y92          FDRE                                         r  _056_/C
                         clock pessimism              0.259   505.211    
                         clock uncertainty           -0.035   505.175    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.079   505.254    _056_
  -------------------------------------------------------------------
                         required time                        505.254    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                498.393    

Slack (MET) :             498.478ns  (required time - arrival time)
  Source:                 _035_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _045_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.478ns (38.267%)  route 0.771ns (61.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 505.023 - 500.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.714     5.323    _015_
    SLICE_X2Y81          FDRE                                         r  _035_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  _035_/Q
                         net (fo=1, routed)           0.771     6.572    stimIn[1][6]
    SLICE_X3Y81          FDRE                                         r  _045_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.595   505.023    _015_
    SLICE_X3Y81          FDRE                                         r  _045_/C
                         clock pessimism              0.277   505.301    
                         clock uncertainty           -0.035   505.265    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)       -0.215   505.050    _045_
  -------------------------------------------------------------------
                         required time                        505.050    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                498.478    

Slack (MET) :             498.481ns  (required time - arrival time)
  Source:                 _036_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _046_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.478ns (38.321%)  route 0.769ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 505.023 - 500.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.714     5.323    _015_
    SLICE_X2Y81          FDRE                                         r  _036_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  _036_/Q
                         net (fo=1, routed)           0.769     6.570    stimIn[1][7]
    SLICE_X3Y81          FDRE                                         r  _046_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.595   505.023    _015_
    SLICE_X3Y81          FDRE                                         r  _046_/C
                         clock pessimism              0.277   505.301    
                         clock uncertainty           -0.035   505.265    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)       -0.214   505.051    _046_
  -------------------------------------------------------------------
                         required time                        505.051    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                498.481    

Slack (MET) :             498.512ns  (required time - arrival time)
  Source:                 _068_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _060_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.642ns (43.960%)  route 0.818ns (56.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X14Y92         FDRE                                         r  _068_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _068_/Q
                         net (fo=1, routed)           0.818     6.590    vectOut[0][7]
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  _080_/O
                         net (fo=1, routed)           0.000     6.714    _010_
    SLICE_X13Y93         FDRE                                         r  _060_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.524   504.952    _015_
    SLICE_X13Y93         FDRE                                         r  _060_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.032   505.226    _060_
  -------------------------------------------------------------------
                         required time                        505.226    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                498.512    

Slack (MET) :             498.529ns  (required time - arrival time)
  Source:                 _075_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _059_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.642ns (44.547%)  route 0.799ns (55.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X14Y93         FDRE                                         r  _075_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _075_/Q
                         net (fo=1, routed)           0.799     6.572    vectOut[1][6]
    SLICE_X13Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.696 r  _079_/O
                         net (fo=1, routed)           0.000     6.696    _009_
    SLICE_X13Y93         FDRE                                         r  _059_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.524   504.952    _015_
    SLICE_X13Y93         FDRE                                         r  _059_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.031   505.225    _059_
  -------------------------------------------------------------------
                         required time                        505.225    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                498.529    

Slack (MET) :             498.530ns  (required time - arrival time)
  Source:                 _065_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _057_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.642ns (44.609%)  route 0.797ns (55.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X12Y92         FDRE                                         r  _065_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _065_/Q
                         net (fo=1, routed)           0.797     6.569    vectOut[0][4]
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.693 r  _077_/O
                         net (fo=1, routed)           0.000     6.693    _007_
    SLICE_X13Y93         FDRE                                         r  _057_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.524   504.952    _015_
    SLICE_X13Y93         FDRE                                         r  _057_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.029   505.223    _057_
  -------------------------------------------------------------------
                         required time                        505.223    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                498.530    

Slack (MET) :             498.541ns  (required time - arrival time)
  Source:                 _071_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _055_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.952%)  route 0.819ns (56.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X10Y92         FDRE                                         r  _071_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _071_/Q
                         net (fo=1, routed)           0.819     6.591    vectOut[1][2]
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  _023_/O
                         net (fo=1, routed)           0.000     6.715    _006_[2]
    SLICE_X8Y92          FDRE                                         r  _055_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X8Y92          FDRE                                         r  _055_/C
                         clock pessimism              0.259   505.211    
                         clock uncertainty           -0.035   505.175    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.081   505.256    _055_
  -------------------------------------------------------------------
                         required time                        505.256    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                498.541    

Slack (MET) :             498.541ns  (required time - arrival time)
  Source:                 _069_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _053_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.642ns (44.014%)  route 0.817ns (55.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X10Y92         FDRE                                         r  _069_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _069_/Q
                         net (fo=1, routed)           0.817     6.589    _017_[0]
    SLICE_X8Y92          LUT5 (Prop_lut5_I0_O)        0.124     6.713 r  _021_/O
                         net (fo=1, routed)           0.000     6.713    _006_[0]
    SLICE_X8Y92          FDRE                                         r  _053_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X8Y92          FDRE                                         r  _053_/C
                         clock pessimism              0.259   505.211    
                         clock uncertainty           -0.035   505.175    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.079   505.254    _053_
  -------------------------------------------------------------------
                         required time                        505.254    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                498.541    

Slack (MET) :             498.546ns  (required time - arrival time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _050_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.642ns (46.558%)  route 0.737ns (53.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X6Y86          FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  _038_/Q
                         net (fo=4, routed)           0.737     6.582    u_fir/ap_start
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.706 r  u_fir/_16_/O
                         net (fo=1, routed)           0.000     6.706    ap_idle
    SLICE_X8Y91          FDRE                                         r  _050_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X8Y91          FDRE                                         r  _050_/C
                         clock pessimism              0.259   505.211    
                         clock uncertainty           -0.035   505.175    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.077   505.252    _050_
  -------------------------------------------------------------------
                         required time                        505.252    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                498.546    

Slack (MET) :             498.554ns  (required time - arrival time)
  Source:                 _074_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _058_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.774ns (54.599%)  route 0.644ns (45.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X12Y92         FDRE                                         r  _074_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     5.732 r  _074_/Q
                         net (fo=1, routed)           0.644     6.375    _016_[1]
    SLICE_X13Y93         LUT6 (Prop_lut6_I4_O)        0.296     6.671 r  _078_/O
                         net (fo=1, routed)           0.000     6.671    _008_
    SLICE_X13Y93         FDRE                                         r  _058_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.524   504.952    _015_
    SLICE_X13Y93         FDRE                                         r  _058_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.031   505.225    _058_
  -------------------------------------------------------------------
                         required time                        505.225    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                498.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _061_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _053_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.168%)  route 0.139ns (42.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X11Y92         FDRE                                         r  _061_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _061_/Q
                         net (fo=1, routed)           0.139     1.779    _017_[1]
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.824 r  _021_/O
                         net (fo=1, routed)           0.000     1.824    _006_[0]
    SLICE_X8Y92          FDRE                                         r  _053_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y92          FDRE                                         r  _053_/C
                         clock pessimism             -0.480     1.536    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121     1.657    _053_
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _047_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _037_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.600     1.525    _015_
    SLICE_X4Y87          FDRE                                         r  _047_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  _047_/Q
                         net (fo=1, routed)           0.119     1.786    stimIn[0][0]
    SLICE_X4Y86          FDRE                                         r  _037_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.869     2.040    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
                         clock pessimism             -0.501     1.539    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.070     1.609    _037_
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _029_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _039_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X2Y81          FDRE                                         r  _029_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  _029_/Q
                         net (fo=1, routed)           0.105     1.791    stimIn[1][0]
    SLICE_X3Y81          FDRE                                         r  _039_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X3Y81          FDRE                                         r  _039_/C
                         clock pessimism             -0.504     1.535    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.046     1.581    _039_
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 _032_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _042_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X2Y81          FDRE                                         r  _032_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  _032_/Q
                         net (fo=1, routed)           0.108     1.794    stimIn[1][3]
    SLICE_X3Y81          FDRE                                         r  _042_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X3Y81          FDRE                                         r  _042_/C
                         clock pessimism             -0.504     1.535    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.047     1.582    _042_
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 _050_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _054_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X8Y91          FDRE                                         r  _050_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _050_/Q
                         net (fo=1, routed)           0.143     1.806    vectOut[2][1]
    SLICE_X8Y92          LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  _022_/O
                         net (fo=1, routed)           0.000     1.851    _006_[1]
    SLICE_X8Y92          FDRE                                         r  _054_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y92          FDRE                                         r  _054_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.120     1.635    _054_
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 _051_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _055_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X8Y91          FDRE                                         r  _051_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _051_/Q
                         net (fo=1, routed)           0.145     1.808    vectOut[2][2]
    SLICE_X8Y92          LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  _023_/O
                         net (fo=1, routed)           0.000     1.853    _006_[2]
    SLICE_X8Y92          FDRE                                         r  _055_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y92          FDRE                                         r  _055_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121     1.636    _055_
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _038_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.600     1.525    _015_
    SLICE_X4Y87          FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  _048_/Q
                         net (fo=1, routed)           0.161     1.827    stimIn[0][1]
    SLICE_X6Y86          FDRE                                         r  _038_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.869     2.040    _015_
    SLICE_X6Y86          FDRE                                         r  _038_/C
                         clock pessimism             -0.501     1.539    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.059     1.598    _038_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 _033_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _043_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X2Y81          FDRE                                         r  _033_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  _033_/Q
                         net (fo=1, routed)           0.116     1.787    stimIn[1][4]
    SLICE_X3Y81          FDRE                                         r  _043_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X3Y81          FDRE                                         r  _043_/C
                         clock pessimism             -0.504     1.535    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.022     1.557    _043_
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 _034_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _044_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X2Y81          FDRE                                         r  _034_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  _034_/Q
                         net (fo=1, routed)           0.120     1.790    stimIn[1][5]
    SLICE_X3Y81          FDRE                                         r  _044_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X3Y81          FDRE                                         r  _044_/C
                         clock pessimism             -0.504     1.535    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.017     1.552    _044_
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 _072_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _056_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.388%)  route 0.198ns (48.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X10Y92         FDRE                                         r  _072_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _072_/Q
                         net (fo=1, routed)           0.198     1.861    vectOut[1][3]
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.906 r  _024_/O
                         net (fo=1, routed)           0.000     1.906    _006_[3]
    SLICE_X8Y92          FDRE                                         r  _056_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y92          FDRE                                         r  _056_/C
                         clock pessimism             -0.480     1.536    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121     1.657    _056_
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _028_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _029_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _030_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _031_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _032_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _033_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _034_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _035_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y81     _036_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y86     _037_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _029_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _029_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _030_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _030_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _031_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _031_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _032_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _032_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _033_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y81     _033_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _029_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _029_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _030_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _030_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _031_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _031_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _032_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _032_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _033_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     _033_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.517ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_7_/S
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.608ns (17.950%)  route 2.779ns (82.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.154     7.937    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.152     8.089 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_2_/O
                         net (fo=1, routed)           0.625     8.715    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_1_
    SLICE_X6Y92          FDSE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_7_/S
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.602   505.015    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X6Y92          FDSE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_7_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X6Y92          FDSE (Setup_fdse_C_S)       -0.748   504.231    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_7_
  -------------------------------------------------------------------
                         required time                        504.231    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                495.517    

Slack (MET) :             495.554ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_46_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.580ns (16.237%)  route 2.992ns (83.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          1.920     7.703    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_rst
    SLICE_X5Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.827 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_16_/O
                         net (fo=1, routed)           1.072     8.900    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_02_
    SLICE_X6Y88          FDRE                                         r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_46_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.600   505.013    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/ap_clk
    SLICE_X6Y88          FDRE                                         r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_46_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524   504.453    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_46_
  -------------------------------------------------------------------
                         required time                        504.453    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                495.554    

Slack (MET) :             495.845ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_7_/S
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.182%)  route 2.796ns (82.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.154     7.937    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_2_/O
                         net (fo=1, routed)           0.642     8.703    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_1_
    SLICE_X4Y88          FDSE                                         r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_7_/S
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.600   505.013    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X4Y88          FDSE                                         r  u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_7_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X4Y88          FDSE (Setup_fdse_C_S)       -0.429   504.548    u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_7_
  -------------------------------------------------------------------
                         required time                        504.548    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                495.845    

Slack (MET) :             496.325ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_67_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.456ns (16.162%)  route 2.365ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 504.939 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.365     8.149    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_rst
    SLICE_X11Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_67_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.526   504.939    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X11Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_67_/C
                         clock pessimism              0.000   504.939    
                         clock uncertainty           -0.035   504.903    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   504.474    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_67_
  -------------------------------------------------------------------
                         required time                        504.474    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                496.325    

Slack (MET) :             496.529ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_33_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.104%)  route 2.063ns (81.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 504.935 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.063     7.846    u_fir/ap_rst
    SLICE_X8Y89          FDRE                                         r  u_fir/_33_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.522   504.935    u_fir/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/_33_/C
                         clock pessimism              0.000   504.935    
                         clock uncertainty           -0.035   504.899    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524   504.375    u_fir/_33_
  -------------------------------------------------------------------
                         required time                        504.375    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                496.529    

Slack (MET) :             496.529ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_34_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.104%)  route 2.063ns (81.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 504.935 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.063     7.846    u_fir/ap_rst
    SLICE_X8Y89          FDRE                                         r  u_fir/_34_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.522   504.935    u_fir/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/_34_/C
                         clock pessimism              0.000   504.935    
                         clock uncertainty           -0.035   504.899    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524   504.375    u_fir/_34_
  -------------------------------------------------------------------
                         required time                        504.375    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                496.529    

Slack (MET) :             496.529ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_68_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.104%)  route 2.063ns (81.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 504.935 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.063     7.846    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_rst
    SLICE_X8Y89          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_68_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.522   504.935    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_68_/C
                         clock pessimism              0.000   504.935    
                         clock uncertainty           -0.035   504.899    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524   504.375    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_68_
  -------------------------------------------------------------------
                         required time                        504.375    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                496.529    

Slack (MET) :             496.529ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_70_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.104%)  route 2.063ns (81.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 504.935 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          2.063     7.846    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_rst
    SLICE_X8Y89          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_70_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.522   504.935    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_70_/C
                         clock pessimism              0.000   504.935    
                         clock uncertainty           -0.035   504.899    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524   504.375    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_70_
  -------------------------------------------------------------------
                         required time                        504.375    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                496.529    

Slack (MET) :             496.676ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_30_/S
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.456ns (19.237%)  route 1.914ns (80.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 504.934 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          1.914     7.698    u_fir/ap_rst
    SLICE_X8Y88          FDSE                                         r  u_fir/_30_/S
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.521   504.934    u_fir/ap_clk
    SLICE_X8Y88          FDSE                                         r  u_fir/_30_/C
                         clock pessimism              0.000   504.934    
                         clock uncertainty           -0.035   504.898    
    SLICE_X8Y88          FDSE (Setup_fdse_C_S)       -0.524   504.374    u_fir/_30_
  -------------------------------------------------------------------
                         required time                        504.374    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                496.676    

Slack (MET) :             496.676ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_31_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.456ns (19.237%)  route 1.914ns (80.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 504.934 - 500.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.719     5.328    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  _037_/Q
                         net (fo=16, routed)          1.914     7.698    u_fir/ap_rst
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _100_/O
                         net (fo=1, routed)           1.920   503.321    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=138, routed)         1.521   504.934    u_fir/ap_clk
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/C
                         clock pessimism              0.000   504.934    
                         clock uncertainty           -0.035   504.898    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524   504.374    u_fir/_31_
  -------------------------------------------------------------------
                         required time                        504.374    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                496.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_25_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.812%)  route 0.609ns (81.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X3Y81          FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _042_/Q
                         net (fo=1, routed)           0.609     2.272    u_fir/x[3]
    SLICE_X3Y82          FDRE                                         r  u_fir/_25_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_25_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.047     2.106    u_fir/_25_
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_22_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.678%)  route 0.614ns (81.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X3Y81          FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _039_/Q
                         net (fo=1, routed)           0.614     2.277    u_fir/x[0]
    SLICE_X3Y82          FDRE                                         r  u_fir/_22_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_22_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.046     2.105    u_fir/_22_
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _046_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_29_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.128ns (17.331%)  route 0.611ns (82.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X3Y81          FDRE                                         r  _046_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _046_/Q
                         net (fo=1, routed)           0.611     2.261    u_fir/x[7]
    SLICE_X3Y82          FDRE                                         r  u_fir/_29_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_29_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.025     2.084    u_fir/_29_
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 _044_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_27_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.304%)  route 0.612ns (82.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X3Y81          FDRE                                         r  _044_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _044_/Q
                         net (fo=1, routed)           0.612     2.262    u_fir/x[5]
    SLICE_X3Y82          FDRE                                         r  u_fir/_27_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_27_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.018     2.077    u_fir/_27_
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_69_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.237ns (35.312%)  route 0.434ns (64.688%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.599     1.524    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _037_/Q
                         net (fo=16, routed)          0.202     1.867    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_rst
    SLICE_X6Y91          MUXF7 (Prop_muxf7_S_O)       0.096     1.963 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_15_/O
                         net (fo=1, routed)           0.232     2.195    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_03_
    SLICE_X6Y91          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_69_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.873     2.028    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X6Y91          FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_69_/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.063    
    SLICE_X6Y91          FDRE (Hold_fdre_C_R)        -0.054     2.009    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_69_
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 _045_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_28_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.951%)  route 0.627ns (83.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X3Y81          FDRE                                         r  _045_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _045_/Q
                         net (fo=1, routed)           0.627     2.277    u_fir/x[6]
    SLICE_X3Y82          FDRE                                         r  u_fir/_28_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_28_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.023     2.082    u_fir/_28_
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_23_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.043%)  route 0.640ns (81.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.597     1.522    _015_
    SLICE_X3Y81          FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _040_/Q
                         net (fo=1, routed)           0.640     2.304    u_fir/x[1]
    SLICE_X3Y82          FDRE                                         r  u_fir/_23_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X3Y82          FDRE                                         r  u_fir/_23_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.047     2.106    u_fir/_23_
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_20_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.273%)  route 0.631ns (81.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.599     1.524    _015_
    SLICE_X4Y86          FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _037_/Q
                         net (fo=16, routed)          0.631     2.296    u_fir/ap_rst
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X7Y86          FDRE (Hold_fdre_C_R)        -0.018     2.041    u_fir/_20_
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_20_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.116%)  route 0.695ns (76.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.599     1.524    _015_
    SLICE_X6Y86          FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _038_/Q
                         net (fo=4, routed)           0.695     2.383    u_fir/ap_start
    SLICE_X7Y86          LUT4 (Prop_lut4_I2_O)        0.045     2.428 r  u_fir/_35_/O
                         net (fo=1, routed)           0.000     2.428    u_fir/_03_
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.869     2.024    u_fir/ap_clk
    SLICE_X7Y86          FDRE                                         r  u_fir/_20_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091     2.150    u_fir/_20_
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir/_31_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.271ns (28.362%)  route 0.685ns (71.638%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.599     1.524    _015_
    SLICE_X6Y86          FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _038_/Q
                         net (fo=4, routed)           0.685     2.373    u_fir/ap_start
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.045     2.418 r  u_fir/_10_/O
                         net (fo=1, routed)           0.000     2.418    u_fir/_00_
    SLICE_X8Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     2.480 r  u_fir/_12_/O
                         net (fo=1, routed)           0.000     2.480    u_fir/ap_NS_fsm[1]
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _100_/O
                         net (fo=1, routed)           0.699     1.126    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=138, routed)         0.844     1.999    u_fir/ap_clk
    SLICE_X8Y88          FDRE                                         r  u_fir/_31_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.134     2.168    u_fir/_31_
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.047ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_65_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _075_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.518ns (20.028%)  route 2.068ns (79.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.646     5.239    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y93         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_65_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_65_/Q
                         net (fo=2, routed)           2.068     7.825    y[14]
    SLICE_X14Y93         FDRE                                         r  _075_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.524   504.952    _015_
    SLICE_X14Y93         FDRE                                         r  _075_/C
                         clock pessimism              0.000   504.952    
                         clock uncertainty           -0.035   504.917    
    SLICE_X14Y93         FDRE (Setup_fdre_C_D)       -0.045   504.872    _075_
  -------------------------------------------------------------------
                         required time                        504.872    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                497.047    

Slack (MET) :             497.056ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_53_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _063_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.456ns (17.677%)  route 2.124ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.645     5.238    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X13Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_53_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_53_/Q
                         net (fo=2, routed)           2.124     7.817    y[2]
    SLICE_X12Y92         FDRE                                         r  _063_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X12Y92         FDRE                                         r  _063_/C
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.916    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.043   504.873    _063_
  -------------------------------------------------------------------
                         required time                        504.873    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                497.056    

Slack (MET) :             497.086ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_60_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _070_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.518ns (20.308%)  route 2.033ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 504.954 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.645     5.238    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_60_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_60_/Q
                         net (fo=2, routed)           2.033     7.788    y[9]
    SLICE_X10Y92         FDRE                                         r  _070_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.526   504.954    _015_
    SLICE_X10Y92         FDRE                                         r  _070_/C
                         clock pessimism              0.000   504.954    
                         clock uncertainty           -0.035   504.919    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)       -0.045   504.874    _070_
  -------------------------------------------------------------------
                         required time                        504.874    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                497.086    

Slack (MET) :             497.094ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_55_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _065_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.518ns (20.399%)  route 2.021ns (79.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.645     5.238    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_55_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_55_/Q
                         net (fo=2, routed)           2.021     7.777    y[4]
    SLICE_X12Y92         FDRE                                         r  _065_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X12Y92         FDRE                                         r  _065_/C
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.916    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.045   504.871    _065_
  -------------------------------------------------------------------
                         required time                        504.871    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                497.094    

Slack (MET) :             497.174ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_66_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _076_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.518ns (20.790%)  route 1.974ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.645     5.238    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_66_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_66_/Q
                         net (fo=2, routed)           1.974     7.729    y[15]
    SLICE_X12Y92         FDRE                                         r  _076_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X12Y92         FDRE                                         r  _076_/C
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.916    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.013   504.903    _076_
  -------------------------------------------------------------------
                         required time                        504.903    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                497.174    

Slack (MET) :             497.202ns  (required time - arrival time)
  Source:                 u_fir/_34_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _051_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.518ns (21.296%)  route 1.914ns (78.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.644     5.237    u_fir/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/_34_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  u_fir/_34_/Q
                         net (fo=5, routed)           1.914     7.669    ap_ready
    SLICE_X8Y91          FDRE                                         r  _051_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X8Y91          FDRE                                         r  _051_/C
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.916    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.045   504.871    _051_
  -------------------------------------------------------------------
                         required time                        504.871    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                497.202    

Slack (MET) :             497.251ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_56_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _066_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.518ns (21.603%)  route 1.880ns (78.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.645     5.238    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_56_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_56_/Q
                         net (fo=2, routed)           1.880     7.635    y[5]
    SLICE_X12Y92         FDRE                                         r  _066_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X12Y92         FDRE                                         r  _066_/C
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.916    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.030   504.886    _066_
  -------------------------------------------------------------------
                         required time                        504.886    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                497.251    

Slack (MET) :             497.255ns  (required time - arrival time)
  Source:                 u_fir/_30_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _050_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.642ns (25.653%)  route 1.861ns (74.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.643     5.236    u_fir/ap_clk
    SLICE_X8Y88          FDSE                                         r  u_fir/_30_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDSE (Prop_fdse_C_Q)         0.518     5.754 r  u_fir/_30_/Q
                         net (fo=12, routed)          1.861     7.614    u_fir/ap_CS_fsm[0]
    SLICE_X8Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  u_fir/_16_/O
                         net (fo=1, routed)           0.000     7.738    ap_idle
    SLICE_X8Y91          FDRE                                         r  _050_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.523   504.951    _015_
    SLICE_X8Y91          FDRE                                         r  _050_/C
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.916    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.077   504.993    _050_
  -------------------------------------------------------------------
                         required time                        504.993    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                497.255    

Slack (MET) :             497.286ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_51_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _061_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.456ns (19.588%)  route 1.872ns (80.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 504.954 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.645     5.238    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X13Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_51_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_51_/Q
                         net (fo=2, routed)           1.872     7.566    y[0]
    SLICE_X11Y92         FDRE                                         r  _061_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.526   504.954    _015_
    SLICE_X11Y92         FDRE                                         r  _061_/C
                         clock pessimism              0.000   504.954    
                         clock uncertainty           -0.035   504.919    
    SLICE_X11Y92         FDRE (Setup_fdre_C_D)       -0.067   504.852    _061_
  -------------------------------------------------------------------
                         required time                        504.852    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                497.286    

Slack (MET) :             497.375ns  (required time - arrival time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_63_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _073_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.518ns (22.801%)  route 1.754ns (77.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _100_/O
                         net (fo=1, routed)           2.025     3.496    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=138, routed)         1.646     5.239    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y93         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_63_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_63_/Q
                         net (fo=2, routed)           1.754     7.511    y[12]
    SLICE_X14Y93         FDRE                                         r  _073_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _101_/O
                         net (fo=1, routed)           1.920   503.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=48, routed)          1.524   504.952    _015_
    SLICE_X14Y93         FDRE                                         r  _073_/C
                         clock pessimism              0.000   504.952    
                         clock uncertainty           -0.035   504.917    
    SLICE_X14Y93         FDRE (Setup_fdre_C_D)       -0.031   504.886    _073_
  -------------------------------------------------------------------
                         required time                        504.886    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                497.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_62_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _072_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.415%)  route 0.669ns (82.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X13Y92         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_62_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_62_/Q
                         net (fo=2, routed)           0.669     2.293    y[11]
    SLICE_X10Y92         FDRE                                         r  _072_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X10Y92         FDRE                                         r  _072_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.063     2.114    _072_
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_58_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _068_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X13Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_58_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_58_/Q
                         net (fo=2, routed)           0.670     2.294    y[7]
    SLICE_X14Y92         FDRE                                         r  _068_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X14Y92         FDRE                                         r  _068_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.052     2.103    _068_
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_54_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _064_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.379%)  route 0.682ns (80.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y90         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_54_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_54_/Q
                         net (fo=2, routed)           0.682     2.330    y[3]
    SLICE_X12Y92         FDRE                                         r  _064_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X12Y92         FDRE                                         r  _064_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.076     2.127    _064_
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_52_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _062_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.164ns (19.602%)  route 0.673ns (80.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y90         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_52_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_52_/Q
                         net (fo=2, routed)           0.673     2.320    y[1]
    SLICE_X12Y92         FDRE                                         r  _062_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X12Y92         FDRE                                         r  _062_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.059     2.110    _062_
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_57_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _067_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.141ns (16.742%)  route 0.701ns (83.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.574     1.483    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X13Y91         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_57_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_57_/Q
                         net (fo=2, routed)           0.701     2.326    y[6]
    SLICE_X14Y92         FDRE                                         r  _067_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X14Y92         FDRE                                         r  _067_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.059     2.110    _067_
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_fir/_34_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _052_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.164ns (19.164%)  route 0.692ns (80.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.573     1.482    u_fir/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/_34_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  u_fir/_34_/Q
                         net (fo=5, routed)           0.692     2.338    y_ap_vld
    SLICE_X8Y91          FDRE                                         r  _052_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y91          FDRE                                         r  _052_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.063     2.114    _052_
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_64_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _074_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.164ns (18.972%)  route 0.700ns (81.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.575     1.484    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y93         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_64_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_64_/Q
                         net (fo=2, routed)           0.700     2.349    y[13]
    SLICE_X12Y92         FDRE                                         r  _074_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X12Y92         FDRE                                         r  _074_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.064     2.115    _074_
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_fir/_34_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _049_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.000%)  route 0.699ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.573     1.482    u_fir/ap_clk
    SLICE_X8Y89          FDRE                                         r  u_fir/_34_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  u_fir/_34_/Q
                         net (fo=5, routed)           0.699     2.346    ap_done
    SLICE_X8Y91          FDRE                                         r  _049_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y91          FDRE                                         r  _049_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.060     2.111    _049_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_63_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _073_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.006%)  route 0.699ns (80.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.575     1.484    u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/ap_clk
    SLICE_X12Y93         FDRE                                         r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_63_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_63_/Q
                         net (fo=2, routed)           0.699     2.347    y[12]
    SLICE_X14Y93         FDRE                                         r  _073_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.846     2.017    _015_
    SLICE_X14Y93         FDRE                                         r  _073_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.059     2.111    _073_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_fir/_30_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _050_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.688%)  route 0.755ns (78.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _100_/O
                         net (fo=1, routed)           0.644     0.884    _004_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=138, routed)         0.573     1.482    u_fir/ap_clk
    SLICE_X8Y88          FDSE                                         r  u_fir/_30_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDSE (Prop_fdse_C_Q)         0.164     1.646 r  u_fir/_30_/Q
                         net (fo=12, routed)          0.755     2.401    u_fir/ap_CS_fsm[0]
    SLICE_X8Y91          LUT2 (Prop_lut2_I1_O)        0.045     2.446 r  u_fir/_16_/O
                         net (fo=1, routed)           0.000     2.446    ap_idle
    SLICE_X8Y91          FDRE                                         r  _050_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.845     2.016    _015_
    SLICE_X8Y91          FDRE                                         r  _050_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.120     2.171    _050_
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.275    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _056_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 4.057ns (56.356%)  route 3.142ns (43.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X8Y92          FDRE                                         r  _056_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _056_/Q
                         net (fo=1, routed)           3.142     8.913    _013_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.452 r  _095_/O
                         net (fo=0)                   0.000    12.452    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _053_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.052ns (57.184%)  route 3.034ns (42.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X8Y92          FDRE                                         r  _053_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _053_/Q
                         net (fo=1, routed)           3.034     8.806    _013_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.340 r  _092_/O
                         net (fo=0)                   0.000    12.340    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _055_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 4.056ns (57.594%)  route 2.987ns (42.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X8Y92          FDRE                                         r  _055_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _055_/Q
                         net (fo=1, routed)           2.987     8.758    _013_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.296 r  _094_/O
                         net (fo=0)                   0.000    12.296    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _054_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 4.064ns (58.209%)  route 2.918ns (41.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.645     5.254    _015_
    SLICE_X8Y92          FDRE                                         r  _054_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _054_/Q
                         net (fo=1, routed)           2.918     8.689    _013_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.236 r  _093_/O
                         net (fo=0)                   0.000    12.236    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _057_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.395ns  (logic 3.992ns (62.416%)  route 2.403ns (37.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X13Y93         FDRE                                         r  _057_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _057_/Q
                         net (fo=2, routed)           2.403     8.114    _013_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.650 r  _096_/O
                         net (fo=0)                   0.000    11.650    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _059_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 3.991ns (62.720%)  route 2.372ns (37.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X13Y93         FDRE                                         r  _059_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _059_/Q
                         net (fo=2, routed)           2.372     8.083    _013_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.618 r  _098_/O
                         net (fo=0)                   0.000    11.618    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 3.992ns (62.820%)  route 2.362ns (37.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X13Y93         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _058_/Q
                         net (fo=2, routed)           2.362     8.073    _013_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.609 r  _097_/O
                         net (fo=0)                   0.000    11.609    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _060_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.336ns  (logic 3.988ns (62.950%)  route 2.347ns (37.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _101_/O
                         net (fo=1, routed)           2.025     3.512    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=48, routed)          1.646     5.255    _015_
    SLICE_X13Y93         FDRE                                         r  _060_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _060_/Q
                         net (fo=2, routed)           2.347     8.058    _013_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.590 r  _099_/O
                         net (fo=0)                   0.000    11.590    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _060_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.374ns (67.015%)  route 0.676ns (32.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.575     1.500    _015_
    SLICE_X13Y93         FDRE                                         r  _060_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _060_/Q
                         net (fo=2, routed)           0.676     2.318    _013_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.551 r  _099_/O
                         net (fo=0)                   0.000     3.551    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _059_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.377ns (66.803%)  route 0.684ns (33.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.575     1.500    _015_
    SLICE_X13Y93         FDRE                                         r  _059_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _059_/Q
                         net (fo=2, routed)           0.684     2.325    _013_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.562 r  _098_/O
                         net (fo=0)                   0.000     3.562    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.377ns (66.645%)  route 0.689ns (33.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.575     1.500    _015_
    SLICE_X13Y93         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _058_/Q
                         net (fo=2, routed)           0.689     2.330    _013_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.567 r  _097_/O
                         net (fo=0)                   0.000     3.567    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _057_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.377ns (65.876%)  route 0.713ns (34.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.575     1.500    _015_
    SLICE_X13Y93         FDRE                                         r  _057_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _057_/Q
                         net (fo=2, routed)           0.713     2.355    _013_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.591 r  _096_/O
                         net (fo=0)                   0.000     3.591    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _054_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.411ns (61.084%)  route 0.899ns (38.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X8Y92          FDRE                                         r  _054_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _054_/Q
                         net (fo=1, routed)           0.899     2.562    _013_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.809 r  _093_/O
                         net (fo=0)                   0.000     3.809    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _055_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.403ns (59.334%)  route 0.962ns (40.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X8Y92          FDRE                                         r  _055_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _055_/Q
                         net (fo=1, routed)           0.962     2.625    _013_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.864 r  _094_/O
                         net (fo=0)                   0.000     3.864    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _053_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.399ns (58.733%)  route 0.983ns (41.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X8Y92          FDRE                                         r  _053_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _053_/Q
                         net (fo=1, routed)           0.983     2.646    _013_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.882 r  _092_/O
                         net (fo=0)                   0.000     3.882    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _056_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.404ns (58.161%)  route 1.010ns (41.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _101_/O
                         net (fo=1, routed)           0.644     0.899    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=48, routed)          0.574     1.499    _015_
    SLICE_X8Y92          FDRE                                         r  _056_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _056_/Q
                         net (fo=1, routed)           1.010     2.673    _013_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.913 r  _095_/O
                         net (fo=0)                   0.000     3.913    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _029_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _029_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _029_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _030_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _030_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _030_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _031_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _031_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _031_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _032_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _032_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _032_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _033_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _033_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _033_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _034_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _034_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _034_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _035_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _035_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _035_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _036_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.633ns (22.083%)  route 5.761ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _102_/O
                         net (fo=8, routed)           4.641     6.122    _018_[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I0_O)        0.152     6.274 r  _025_/O
                         net (fo=8, routed)           1.120     7.394    _003_
    SLICE_X2Y81          FDRE                                         r  _036_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.595     5.023    _015_
    SLICE_X2Y81          FDRE                                         r  _036_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _062_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.195ns  (logic 1.624ns (22.579%)  route 5.570ns (77.421%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _103_/O
                         net (fo=18, routed)          4.427     5.928    _018_[1]
    SLICE_X8Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.052 r  _019_/O
                         net (fo=20, routed)          1.143     7.195    _000_
    SLICE_X12Y92         FDRE                                         r  _062_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.523     4.951    _015_
    SLICE_X12Y92         FDRE                                         r  _062_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _063_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.195ns  (logic 1.624ns (22.579%)  route 5.570ns (77.421%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _103_/O
                         net (fo=18, routed)          4.427     5.928    _018_[1]
    SLICE_X8Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.052 r  _019_/O
                         net (fo=20, routed)          1.143     7.195    _000_
    SLICE_X12Y92         FDRE                                         r  _063_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _101_/O
                         net (fo=1, routed)           1.920     3.337    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=48, routed)          1.523     4.951    _015_
    SLICE_X12Y92         FDRE                                         r  _063_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _036_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.266ns (30.658%)  route 0.602ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _091_/O
                         net (fo=1, routed)           0.602     0.868    _012_[7]
    SLICE_X2Y81          FDRE                                         r  _036_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _036_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _035_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.241%)  route 0.720ns (72.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _090_/O
                         net (fo=1, routed)           0.720     0.990    _012_[6]
    SLICE_X2Y81          FDRE                                         r  _035_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _035_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _033_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.265ns (26.788%)  route 0.725ns (73.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _088_/O
                         net (fo=1, routed)           0.725     0.990    _012_[4]
    SLICE_X2Y81          FDRE                                         r  _033_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _033_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _029_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.291ns (29.027%)  route 0.711ns (70.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _084_/O
                         net (fo=2, routed)           0.711     1.002    _012_[0]
    SLICE_X2Y81          FDRE                                         r  _029_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _029_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _030_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.283ns (27.821%)  route 0.734ns (72.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _085_/O
                         net (fo=2, routed)           0.734     1.017    _012_[1]
    SLICE_X2Y81          FDRE                                         r  _030_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _030_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _032_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.282ns (27.573%)  route 0.740ns (72.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _087_/O
                         net (fo=1, routed)           0.740     1.022    _012_[3]
    SLICE_X2Y81          FDRE                                         r  _032_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _032_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _034_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.267ns (26.007%)  route 0.760ns (73.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _089_/O
                         net (fo=1, routed)           0.760     1.027    _012_[5]
    SLICE_X2Y81          FDRE                                         r  _034_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _034_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _047_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.291ns (28.039%)  route 0.746ns (71.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _084_/O
                         net (fo=2, routed)           0.746     1.037    _012_[0]
    SLICE_X4Y87          FDRE                                         r  _047_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.870     2.041    _015_
    SLICE_X4Y87          FDRE                                         r  _047_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _031_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.292ns (27.887%)  route 0.754ns (72.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _086_/O
                         net (fo=1, routed)           0.754     1.045    _012_[2]
    SLICE_X2Y81          FDRE                                         r  _031_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.868     2.039    _015_
    SLICE_X2Y81          FDRE                                         r  _031_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _048_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.283ns (24.475%)  route 0.873ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _085_/O
                         net (fo=2, routed)           0.873     1.156    _012_[1]
    SLICE_X4Y87          FDRE                                         r  _048_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _101_/O
                         net (fo=1, routed)           0.699     1.142    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=48, routed)          0.870     2.041    _015_
    SLICE_X4Y87          FDRE                                         r  _048_/C





