m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projetos/Quartus/ChaChaVerilog/software/TesteSoftware/obj/default/runtime/sim/mentor
vchacha
Z1 !s110 1723683614
!i10b 1
!s100 19_VGMSJ^h?S<19z<VaIE0
Id^zWU;SUT6[UlYD`dj`a73
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1723680712
8C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha.v
FC:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha.v
L0 38
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1723683614.000000
!s107 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha.v|
!s90 -reportprogress|300|C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha.v|-work|ChaCha20|
!i113 1
Z6 o-work ChaCha20
Z7 tCvgOpt 0
vchacha_core
R1
!i10b 1
!s100 CL251hXZdMcX5[G2jc01J1
IQm;g0=S[Sjn_oB`lBe^zh3
R2
R0
R3
8C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_core.v
FC:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_core.v
L0 39
R4
r1
!s85 0
31
R5
!s107 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_core.v|
!s90 -reportprogress|300|C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_core.v|-work|ChaCha20|
!i113 1
R6
R7
vchacha_qr
R1
!i10b 1
!s100 LU1j8SGG^ECNW]BLMjK?b1
IhRmBPmd]zY[MmJk@OL<`22
R2
R0
R3
8C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_qr.v
FC:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_qr.v
L0 43
R4
r1
!s85 0
31
R5
!s107 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_qr.v|
!s90 -reportprogress|300|C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_qr.v|-work|ChaCha20|
!i113 1
R6
R7
