##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock                      | Frequency: 38.70 MHz  | Target: 12.00 MHz  | 
Clock: Clock_1                    | Frequency: 62.08 MHz  | Target: 2.00 MHz   | 
Clock: Clock_Millis               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Millis(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 39.91 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          83333.3          57496       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        500000           483892      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          16608       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                       Setup to Clk  Clock Name:Phase  
------------------------------  ------------  ----------------  
Drive_DC_Motor_Enc_A(0)_PAD     16115         Clock:R           
Drive_DC_Motor_Enc_B(0)_PAD     20544         Clock:R           
Pendulum_DC_Motor_Enc_A(0)_PAD  16847         Clock:R           
Pendulum_DC_Motor_Enc_B(0)_PAD  17305         Clock:R           
RC_Ch1(0)_PAD                   27203         CyBUS_CLK:R       
RC_Ch2(0)_PAD                   25010         CyBUS_CLK:R       
RC_Ch3(0)_PAD                   26701         CyBUS_CLK:R       
RC_Ch4(0)_PAD                   25339         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                     Clock to Out  Clock Name:Phase             
----------------------------  ------------  ---------------------------  
Drive_DC_Motor_In1(0)_PAD     23716         Clock:R                      
Drive_DC_Motor_In2(0)_PAD     23398         Clock:R                      
Flywheel_DC_Motor_In1(0)_PAD  24722         Clock:R                      
Flywheel_DC_Motor_In2(0)_PAD  24284         Clock:R                      
Head_Servo(0)_PAD             23239         Clock_1:R                    
MPU6050_SCL(0)_PAD:out        25126         CyBUS_CLK(fixed-function):R  
MPU6050_SDA(0)_PAD:out        25192         CyBUS_CLK(fixed-function):R  
Pendulum_DC_Motor_In1(0)_PAD  24693         Clock:R                      
Pendulum_DC_Motor_In2(0)_PAD  24658         Clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 38.70 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57496p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21608
-------------------------------------   ----- 
End-of-path arrival time (ps)           21608
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      6556  10056  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  13406  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   3072  16478  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell18   5130  21608  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell19      0  21608  57496  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 62.08 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 483892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11878
-------------------------------------   ----- 
End-of-path arrival time (ps)           11878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3248   6748  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11878  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11878  483892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.91 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 16608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20829
-------------------------------------   ----- 
End-of-path arrival time (ps)           20829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3081  12399  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  20829  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  20829  16608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 16608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20829
-------------------------------------   ----- 
End-of-path arrival time (ps)           20829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3081  12399  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  20829  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  20829  16608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57496p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21608
-------------------------------------   ----- 
End-of-path arrival time (ps)           21608
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      6556  10056  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  13406  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   3072  16478  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell18   5130  21608  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell19      0  21608  57496  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 483892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11878
-------------------------------------   ----- 
End-of-path arrival time (ps)           11878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3248   6748  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11878  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11878  483892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 16608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20829
-------------------------------------   ----- 
End-of-path arrival time (ps)           20829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3081  12399  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  20829  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  20829  16608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19758
-------------------------------------   ----- 
End-of-path arrival time (ps)           19758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2803   4013  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7363  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   3965  11328  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16458  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16458  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell12   3300  19758  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell13      0  19758  17679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18618
-------------------------------------   ----- 
End-of-path arrival time (ps)           18618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10      2829   4039  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7389  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    2798  10188  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  15318  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  15318  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  18618  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  18618  18819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18550
-------------------------------------   ----- 
End-of-path arrival time (ps)           18550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2790   4000  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7350  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2770  10120  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15250  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15250  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell6   3300  18550  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell7      0  18550  18886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 19908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17529
-------------------------------------   ----- 
End-of-path arrival time (ps)           17529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3081  12399  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  17529  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  17529  19908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 20979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16458
-------------------------------------   ----- 
End-of-path arrival time (ps)           16458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2803   4013  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7363  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   3965  11328  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16458  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16458  20979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10     2829   4039  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7389  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2798  10188  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8   5130  15318  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9      0  15318  22119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15250
-------------------------------------   ----- 
End-of-path arrival time (ps)           15250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2790   4000  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7350  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2770  10120  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15250  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15250  22186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 22286p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13320
-------------------------------------   ----- 
End-of-path arrival time (ps)           13320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   4002  13320  22286  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12403
-------------------------------------   ----- 
End-of-path arrival time (ps)           12403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   3084  12403  23204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 23208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12399
-------------------------------------   ----- 
End-of-path arrival time (ps)           12399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      4758   5968  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   9318  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3081  12399  23208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16900
-------------------------------------   ----- 
End-of-path arrival time (ps)           16900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/main_2         macrocell3      4311   9021  24267  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/q              macrocell3      3350  12371  24267  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    4529  16900  24267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2803   4013  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7363  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell12   3966  11329  24278  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 24279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11328
-------------------------------------   ----- 
End-of-path arrival time (ps)           11328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2803   4013  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7363  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   3965  11328  24279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11096
-------------------------------------   ----- 
End-of-path arrival time (ps)           11096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4     1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10      2829   4039  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7389  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell10   3707  11096  24510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 24543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13614
-------------------------------------   ----- 
End-of-path arrival time (ps)           13614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     4758   5968  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   9318  24543  RISE       1
MODIN2_0/main_0                                             macrocell52    4295  13614  24543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      4758   5968  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   9318  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell4   4665  13984  24553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2790   4000  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7350  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   3692  11042  24565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13569
-------------------------------------   ----- 
End-of-path arrival time (ps)           13569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2803   4013  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7363  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell12   6206  13569  24968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 25112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     4758   5968  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   9318  24543  RISE       1
MODIN2_1/main_0                                             macrocell51    3726  13045  25112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     4758   5968  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   9318  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0                macrocell53    3726  13045  25112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2803   4013  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7363  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell13   2914  10276  25330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10202
-------------------------------------   ----- 
End-of-path arrival time (ps)           10202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10     2829   4039  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7389  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell9   2813  10202  25404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_1                     macrocell10     2829   4039  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7389  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2798  10188  25419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2790   4000  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7350  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   2795  10145  25461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      4758   5968  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   9318  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell3   3748  13066  25471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2790   4000  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7350  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2770  10120  25486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12900
-------------------------------------   ----- 
End-of-path arrival time (ps)           12900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      4758   5968  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   9318  24543  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell2   3582  12900  25636  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : MODIN8_0/main_0
Capture Clock  : MODIN8_0/clock_0
Path slack     : 25838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12318
-------------------------------------   ----- 
End-of-path arrival time (ps)           12318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q         macrocell64   1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell8    3615   4865  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q       macrocell8    3350   8215  25838  RISE       1
MODIN8_0/main_0                                macrocell66   4103  12318  25838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2803   4013  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7363  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell13   5324  12687  25850  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12471
-------------------------------------   ----- 
End-of-path arrival time (ps)           12471
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2803   4013  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7363  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell11   5108  12471  26066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q           macrocell64      1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell8       3615   4865  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q         macrocell8       3350   8215  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell10   4095  12310  26226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 26551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11605
-------------------------------------   ----- 
End-of-path arrival time (ps)           11605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q         macrocell57   1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell5    2796   4046  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q       macrocell5    3350   7396  26551  RISE       1
MODIN5_1/main_0                                macrocell58   4209  11605  26551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2803   4013  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7363  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell71    4233  11596  26561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2803   4013  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7363  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell72    4233  11596  26561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11866
-------------------------------------   ----- 
End-of-path arrival time (ps)           11866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q           macrocell57     1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell5      2796   4046  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q         macrocell5      3350   7396  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell7   4470  11866  26671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : MODIN8_1/main_0
Capture Clock  : MODIN8_1/clock_0
Path slack     : 26742p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q         macrocell64   1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell8    3615   4865  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q       macrocell8    3350   8215  25838  RISE       1
MODIN8_1/main_0                                macrocell65   3199  11414  26742  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q         macrocell64   1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell8    3615   4865  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q       macrocell8    3350   8215  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0   macrocell67   3188  11403  26754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell12   3808   8518  27089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14071
-------------------------------------   ----- 
End-of-path arrival time (ps)           14071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/main_2         macrocell6      3686   8396  27096  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/q              macrocell6      3350  11746  27096  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2325  14071  27096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14064
-------------------------------------   ----- 
End-of-path arrival time (ps)           14064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell11    760    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell12      0    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell12   1210   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell13      0   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell13   2740   4710  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/main_2         macrocell12      3693   8403  27102  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/q              macrocell12      3350  11753  27102  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2312  14064  27102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q           macrocell64     1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell8      3615   4865  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q         macrocell8      3350   8215  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell9   3211  11426  27110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q           macrocell64     1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell8      3615   4865  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q         macrocell8      3350   8215  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell8   3210  11425  27111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    3700   8410  27197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    3698   8408  27198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q         macrocell57   1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell5    2796   4046  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q       macrocell5    3350   7396  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0   macrocell60   3559  10955  27201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8404
-------------------------------------   ---- 
End-of-path arrival time (ps)           8404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3694   8404  27203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 27210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10946
-------------------------------------   ----- 
End-of-path arrival time (ps)           10946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q         macrocell57   1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell5    2796   4046  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q       macrocell5    3350   7396  26551  RISE       1
MODIN5_0/main_0                                macrocell59   3550  10946  27210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   3676   8386  27220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10817
-------------------------------------   ----- 
End-of-path arrival time (ps)           10817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2803   4013  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7363  24968  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2                macrocell73    3455  10817  27339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13743
-------------------------------------   ----- 
End-of-path arrival time (ps)           13743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/main_2         macrocell9       3359   8069  27423  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/q              macrocell9       3350  11419  27423  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2324  13743  27423  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3389   8099  27508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8097
-------------------------------------   ---- 
End-of-path arrival time (ps)           8097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3387   8097  27509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3385   8095  27511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10962
-------------------------------------   ----- 
End-of-path arrival time (ps)           10962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q           macrocell57     1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell5      2796   4046  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q         macrocell5      3350   7396  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell6   3566  10962  27575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q           macrocell57     1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell5      2796   4046  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q         macrocell5      3350   7396  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell5   3551  10947  27590  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20620  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell13   2926   7636  27970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20911  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2616   7326  28281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20597  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   2616   7326  28281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20909  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2304   7014  28593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell56    5829   7039  31118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                                    macrocell58   1250   1250  32038  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1  macrocell60   4869   6119  32038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  16608  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell55    4758   5968  32188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell58   1250   1250  32038  RISE       1
MODIN5_0/main_1  macrocell59   4299   5549  32607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell64   1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell69   4163   5413  32744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell50   1250   1250  25121  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell55   4140   5390  32766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_0/main_1
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell65   1250   1250  33210  RISE       1
MODIN8_0/main_1  macrocell66   3697   4947  33210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_0/main_3
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33267  RISE       1
MODIN8_0/main_3                                             macrocell66    3680   4890  33267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell64   1250   1250  25838  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell68   3615   4865  33292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33378  RISE       1
MODIN5_1/main_3                                             macrocell58    3569   4779  33378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33396  RISE       1
MODIN5_1/main_4                                             macrocell58    3550   4760  33396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell59   1250   1250  33396  RISE       1
MODIN5_1/main_2  macrocell58   3510   4760  33396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_0/main_4
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33476  RISE       1
MODIN8_0/main_4                                             macrocell66    3471   4681  33476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q                                    macrocell66   1250   1250  33509  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2  macrocell67   3398   4648  33509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_1/main_2
Capture Clock  : MODIN8_1/clock_0
Path slack     : 33517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell66   1250   1250  33509  RISE       1
MODIN8_1/main_2  macrocell65   3390   4640  33517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q    macrocell71   1250   1250  33520  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3  macrocell73   3387   4637  33520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q    macrocell72   1250   1250  33522  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4  macrocell73   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33524  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell71    3422   4632  33524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33524  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell72    3422   4632  33524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33535  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell71    3412   4622  33535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33535  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell72    3412   4622  33535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33568  RISE       1
MODIN2_0/main_3                                             macrocell52    3379   4589  33568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  18100  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell55    3266   4476  33681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 33682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell52   1250   1250  33682  RISE       1
MODIN2_1/main_2  macrocell51   3225   4475  33682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                    macrocell52   1250   1250  33682  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell53   3225   4475  33682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell51   1250   1250  33706  RISE       1
MODIN2_0/main_1  macrocell52   3201   4451  33706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  18100  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell56    3223   4433  33724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33747  RISE       1
MODIN2_0/main_4                                             macrocell52    3200   4410  33747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_1/main_1
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell65   1250   1250  33210  RISE       1
MODIN8_1/main_1  macrocell65   2805   4055  34102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q                                    macrocell65   1250   1250  33210  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1  macrocell67   2801   4051  34105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell57   1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell62   2796   4046  34111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell68    2829   4039  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell57   1250   1250  26551  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell63   2787   4037  34120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33267  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3                macrocell67    2825   4035  34121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18819  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell69    2817   4027  34130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell75    2810   4020  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17679  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell74    2803   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell63    2802   4012  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4007
-------------------------------------   ---- 
End-of-path arrival time (ps)           4007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  17685  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell74    2797   4007  34150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  17685  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell75    2795   4005  34152  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18898  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell63    2791   4001  34156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18886  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell62    2790   4000  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_1/main_3
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33267  RISE       1
MODIN8_1/main_3                                             macrocell65    2786   3996  34161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18898  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell62    2779   3989  34168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell58   1250   1250  32038  RISE       1
MODIN5_1/main_1  macrocell58   2619   3869  34288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell72   1250   1250  33522  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell71   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell72   1250   1250  33522  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell72   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell71   1250   1250  33520  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell71   2616   3866  34290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell71   1250   1250  33520  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell72   2616   3866  34290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell50   1250   1250  25121  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell56   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33378  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3                macrocell60    2644   3854  34303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33535  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0                macrocell73    2641   3851  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19010  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell68    2639   3849  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19010  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell69    2637   3847  34310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33568  RISE       1
MODIN2_1/main_3                                             macrocell51    2636   3846  34310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33568  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3                macrocell53    2636   3846  34310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33378  RISE       1
MODIN5_0/main_3                                             macrocell59    2634   3844  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell70   1250   1250  25138  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell75   2592   3842  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell70   1250   1250  25138  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell74   2592   3842  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33524  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1                macrocell73    2629   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33396  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4                macrocell60    2626   3836  34321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                                    macrocell59   1250   1250  33396  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2  macrocell60   2582   3832  34325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33476  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4                macrocell67    2621   3831  34325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell59   1250   1250  33396  RISE       1
MODIN5_0/main_2  macrocell59   2576   3826  34330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33396  RISE       1
MODIN5_0/main_4                                             macrocell59    2616   3826  34330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_1/main_4
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33476  RISE       1
MODIN8_1/main_4                                             macrocell65    2608   3818  34338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell51   1250   1250  33706  RISE       1
MODIN2_1/main_1  macrocell51   2306   3556  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                    macrocell51   1250   1250  33706  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell53   2306   3556  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33747  RISE       1
MODIN2_1/main_4                                             macrocell51    2346   3556  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33747  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4                macrocell53    2346   3556  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q       macrocell56   1250   1250  34604  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell56   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell52   1250   1250  33682  RISE       1
MODIN2_0/main_2  macrocell52   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q       macrocell69   1250   1250  34607  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell69   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_0/main_2
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell66   1250   1250  33509  RISE       1
MODIN8_0/main_2  macrocell66   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q       macrocell62   1250   1250  19339  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell62   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q       macrocell74   1250   1250  18145  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell74   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q       macrocell75   1250   1250  34613  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell75   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q       macrocell63   1250   1250  34619  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell63   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q       macrocell68   1250   1250  19321  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell68   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q       macrocell55   1250   1250  19040  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell55   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/q         macrocell53    1250   1250  37602  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2315   3565  37602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/q         macrocell60    1250   1250  37604  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/q         macrocell67    1250   1250  37604  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/q         macrocell73    1250   1250  37618  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57496p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21608
-------------------------------------   ----- 
End-of-path arrival time (ps)           21608
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      6556  10056  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  13406  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   3072  16478  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell18   5130  21608  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell19      0  21608  57496  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 59813p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23020
-------------------------------------   ----- 
End-of-path arrival time (ps)           23020
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/main_0            macrocell26      9827  13327  59813  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  16677  59813  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell10    6343  23020  59813  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59920p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19183
-------------------------------------   ----- 
End-of-path arrival time (ps)           19183
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4412   7912  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11262  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2791  14053  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  19183  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  19183  59920  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60792p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16482
-------------------------------------   ----- 
End-of-path arrival time (ps)           16482
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      6556  10056  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  13406  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell19   3075  16482  60792  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 60796p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16478
-------------------------------------   ----- 
End-of-path arrival time (ps)           16478
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      6556  10056  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  13406  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   3072  16478  60796  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_7
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 61140p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18683
-------------------------------------   ----- 
End-of-path arrival time (ps)           18683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q             macrocell99   1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251_split\/main_1  macrocell54   9735  10985  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251_split\/q       macrocell54   3350  14335  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_7        macrocell90   4348  18683  61140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_7
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 62976p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16847
-------------------------------------   ----- 
End-of-path arrival time (ps)           16847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251_split\/main_2   macrocell61   10022  11272  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251_split\/q        macrocell61    3350  14622  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_7         macrocell103   2225  16847  62976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63211p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14062
-------------------------------------   ----- 
End-of-path arrival time (ps)           14062
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4412   7912  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11262  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell17   2800  14062  63211  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63220p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14053
-------------------------------------   ----- 
End-of-path arrival time (ps)           14053
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4412   7912  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11262  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2791  14053  63220  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63304p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13969
-------------------------------------   ----- 
End-of-path arrival time (ps)           13969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell109     1250   1250  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      6748   7998  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350  11348  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell18   2622  13969  63304  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63306p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13968
-------------------------------------   ----- 
End-of-path arrival time (ps)           13968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell109     1250   1250  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      6748   7998  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350  11348  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell19   2620  13968  63306  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65191p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell96      1250   1250  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      4396   5646  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   8996  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell17   3087  12083  65191  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65194p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12080
-------------------------------------   ----- 
End-of-path arrival time (ps)           12080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell96      1250   1250  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      4396   5646  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   8996  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell16   3084  12080  65194  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 65238p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17595
-------------------------------------   ----- 
End-of-path arrival time (ps)           17595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                macrocell103    1250   1250  64316  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_530\/main_1            macrocell28     7522   8772  65238  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_530\/q                 macrocell28     3350  12122  65238  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0  statusicell11   5473  17595  65238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 65963p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13861
-------------------------------------   ----- 
End-of-path arrival time (ps)           13861
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell105    10361  13861  65963  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell105        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66042p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16792
-------------------------------------   ----- 
End-of-path arrival time (ps)           16792
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/main_0            macrocell19      4423   7923  66042  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/q                 macrocell19      3350  11273  66042  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell8     5519  16792  66042  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67612p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9661
-------------------------------------   ---- 
End-of-path arrival time (ps)           9661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell103     1250   1250  64316  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell19   8411   9661  67612  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67616p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9658
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell103     1250   1250  64316  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell18   8408   9658  67616  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 67746p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15087
-------------------------------------   ----- 
End-of-path arrival time (ps)           15087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q         macrocell76    1250   1250  67746  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/main_0          macrocell14    7616   8866  67746  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell14    3350  12216  67746  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6   2871  15087  67746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 68026p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_1   macrocell113  10548  11798  68026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 68112p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9161
-------------------------------------   ---- 
End-of-path arrival time (ps)           9161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell76      1250   1250  67746  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   7911   9161  68112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 68296p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q               macrocell99    1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0  macrocell102  10277  11527  68296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 68466p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14367
-------------------------------------   ----- 
End-of-path arrival time (ps)           14367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                macrocell103    1250   1250  64316  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_611\/main_1            macrocell29     7527   8777  68466  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_611\/q                 macrocell29     3350  12127  68466  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1  statusicell11   2240  14367  68466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 68491p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_2         macrocell103  10082  11332  68491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 69129p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell101   1250   1250  61964  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4  macrocell102   9444  10694  69129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69216p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13618
-------------------------------------   ----- 
End-of-path arrival time (ps)           13618
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                  model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/main_0             macrocell24      3772   7402  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/q                  macrocell24      3350  10752  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell10    2865  13618  69216  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1426/main_0
Capture Clock  : Net_1426/clock_0
Path slack     : 69358p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell76   1250   1250  67746  RISE       1
Net_1426/main_0                                  macrocell81   9215  10465  69358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 69375p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1  macrocell114   9198  10448  69375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69670p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13163
-------------------------------------   ----- 
End-of-path arrival time (ps)           13163
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/main_0            macrocell25      3531   6921  69670  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350  10271  69670  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell10    2892  13163  69670  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69754p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13080
-------------------------------------   ----- 
End-of-path arrival time (ps)           13080
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/main_0            macrocell18      3405   6795  69754  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/q                 macrocell18      3350  10145  69754  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell8     2934  13080  69754  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 69771p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_0                             macrocell106     6552  10052  69771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0              macrocell106        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 69799p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell102   1250   1250  67316  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_3     macrocell99    8774  10024  69799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 69808p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell98    1250   1250  62634  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2  macrocell102   8765  10015  69808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 69812p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10011
-------------------------------------   ----- 
End-of-path arrival time (ps)           10011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell102   1250   1250  67316  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5  macrocell101   8761  10011  69812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_6
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 70188p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell115   1250   1250  67668  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_6     macrocell109   8385   9635  70188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 70338p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_2         macrocell109   8236   9486  70338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70495p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell15   2290   2290  70495  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell15   4489   6779  70495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 70675p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9149
-------------------------------------   ---- 
End-of-path arrival time (ps)           9149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell97    1250   1250  62987  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1  macrocell102   7899   9149  70675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 70749p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell115   1250   1250  67668  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_3     macrocell112   7824   9074  70749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 70749p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell115   1250   1250  67668  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5  macrocell114   7824   9074  70749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 70826p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell104     5607   8997  70826  RISE       1

Capture Clock Path
pin name                                                              model name      delay     AT  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                 clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell104        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_6
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 70876p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell102   1250   1250  67316  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_6     macrocell96    7697   8947  70876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71059p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q         macrocell83    1250   1250  71059  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/main_0          macrocell15    4862   6112  71059  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell15    3350   9462  71059  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell7   2313  11774  71059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71116p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell83      1250   1250  71059  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell15   4907   6157  71116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 71163p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_1   macrocell99    7410   8660  71163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71196p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q     macrocell101   1250   1250  61964  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_4  macrocell100   7377   8627  71196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71208p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11625
-------------------------------------   ----- 
End-of-path arrival time (ps)           11625
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                               model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/main_0             macrocell17      2320   5950  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/q                  macrocell17      3350   9300  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2326  11625  71208  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1275\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 71250p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/main_0                             macrocell93      5073   8573  71250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71333p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8490
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q             macrocell99    1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_0  macrocell100   7240   8490  71333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1427/main_0
Capture Clock  : Net_1427/clock_0
Path slack     : 71461p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell76   1250   1250  67746  RISE       1
Net_1427/main_0                                  macrocell82   7112   8362  71461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1427/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 71512p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell113   1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3  macrocell115   7061   8311  71512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71515p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell97    1250   1250  62987  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_1   macrocell100   7059   8309  71515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 71590p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell111   1250   1250  66547  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_3         macrocell103   6984   8234  71590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71784p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  71784  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell1      2536   4826  71784  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell1      3350   8176  71784  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2874  11050  71784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_6
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 71785p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell102   1250   1250  67316  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_6     macrocell90    6788   8038  71785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 71802p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1  macrocell115   6771   8021  71802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 71826p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                              macrocell109   1250   1250  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell108   6748   7998  71826  RISE       1

Capture Clock Path
pin name                                                              model name      delay     AT  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                 clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell108        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71877p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98    1250   1250  62634  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_2   macrocell100   6696   7946  71877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71892p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                  model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  69216  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell107     4301   7931  71892  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell107        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71911p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7912
-------------------------------------   ---- 
End-of-path arrival time (ps)           7912
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell92      4412   7912  71911  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell92         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72052p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell111   1250   1250  66547  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_2   macrocell113   6521   7771  72052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 72095p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_4   macrocell96    6479   7729  72095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 72156p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3  macrocell101   6417   7667  72156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72203p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  71549  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   2780   5070  72203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 72253p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell99   1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_1  macrocell90   6321   7571  72253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72302p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10531
-------------------------------------   ----- 
End-of-path arrival time (ps)           10531
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  57496  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell10    7031  10531  72302  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 72413p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell113   1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_1   macrocell112   6161   7411  72413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 72413p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell113   1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3  macrocell114   6161   7411  72413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72462p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  71784  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2521   4811  72462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72474p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell90      1250   1250  65879  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell16   3549   4799  72474  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 72525p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell114   1250   1250  67492  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_5     macrocell103   6048   7298  72525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72571p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q     macrocell114   1250   1250  67492  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_4  macrocell113   6002   7252  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_6
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 72577p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell115   1250   1250  67668  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_6     macrocell103   5996   7246  72577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72591p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q     macrocell115   1250   1250  67668  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_5  macrocell113   5982   7232  72591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72630p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell90      1250   1250  65879  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell17   3393   4643  72630  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 72677p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell94         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/q  macrocell94    1250   1250  72677  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_530\/main_2                  macrocell21    3233   4483  72677  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_530\/q                       macrocell21    3350   7833  72677  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0        statusicell9   2323  10156  72677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 72679p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell94         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/q  macrocell94    1250   1250  72677  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_611\/main_2                  macrocell22    3233   4483  72679  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_611\/q                       macrocell22    3350   7833  72679  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1        statusicell9   2321  10154  72679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72693p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q     macrocell102   1250   1250  67316  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_5  macrocell100   5880   7130  72693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72743p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  59920  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     6590  10090  72743  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 72949p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6874
-------------------------------------   ---- 
End-of-path arrival time (ps)           6874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell111   1250   1250  66547  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2  macrocell114   5624   6874  72949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72980p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q             macrocell112   1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_0  macrocell113   5593   6843  72980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73000p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell112   1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_1  macrocell103   5574   6824  73000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1275\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 73028p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/main_1                             macrocell93      3405   6795  73028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 73032p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3  macrocell102   5541   6791  73032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73040p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  62143  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell91      3394   6784  73040  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell91         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 73406p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9427
-------------------------------------   ---- 
End-of-path arrival time (ps)           9427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q                macrocell112    1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2  statusicell11   8177   9427  73406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73487p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell43     1250   1250  72836  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2536   3786  73487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73508p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell111   1250   1250  66547  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_3         macrocell109   5066   6316  73508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 73535p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  60631  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_1                             macrocell106     2898   6288  73535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0              macrocell106        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73542p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell101   1250   1250  61964  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_5     macrocell96    5032   6282  73542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73544p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell99   1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_0  macrocell96   5029   6279  73544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73591p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell101   1250   1250  61964  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_5     macrocell90    4982   6232  73591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 73639p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell87         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell87    1250   1250  73639  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell7   7944   9194  73639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1631/main_0
Capture Clock  : Net_1631/clock_0
Path slack     : 73664p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell83   1250   1250  71059  RISE       1
Net_1631/main_0                                  macrocell88   4909   6159  73664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1632/main_0
Capture Clock  : Net_1632/clock_0
Path slack     : 73668p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell83   1250   1250  71059  RISE       1
Net_1632/main_0                                  macrocell89   4905   6155  73668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1632/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73728p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell113   1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_4   macrocell109   4845   6095  73728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1426/main_1
Capture Clock  : Net_1426/clock_0
Path slack     : 73836p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  73836  RISE       1
Net_1426/main_1                                       macrocell81      3477   5987  73836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73873p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                               model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  71208  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell94      2320   5950  73873  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell94         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73951p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell97   1250   1250  62987  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_2         macrocell90   4622   5872  73951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73970p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell113   1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_4   macrocell103   4604   5854  73970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 73971p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell113   1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_3  macrocell113   4602   5852  73971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 74115p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q               macrocell112   1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0  macrocell115   4458   5708  74115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 74140p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q       macrocell96   1250   1250  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_1  macrocell96   4434   5684  74140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74190p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74190  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell44     3123   5633  74190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell44         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74190p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74190  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell46     3123   5633  74190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell46         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 74240p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98   1250   1250  62634  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_3         macrocell90   4334   5584  74240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 74261p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q          macrocell113    1250   1250  68151  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3  statusicell11   7323   8573  74261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 74315p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell112   1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_0  macrocell109   4258   5508  74315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74406p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell31         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q       macrocell31   1250   1250  74406  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0  macrocell32   4168   5418  74406  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell32         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74412p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74412  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell84      2901   5411  74412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell84         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1631/main_1
Capture Clock  : Net_1631/clock_0
Path slack     : 74415p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74412  RISE       1
Net_1631/main_1                                       macrocell88      2899   5409  74415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74422p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74412  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell86      2891   5401  74422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell86         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74698p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Recovery time                                0
----------------------------------------   ----- 
End-of-path required time (ps)             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q                             macrocell112    1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell10   7385   8635  74698  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 74700p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell114   1250   1250  67492  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4  macrocell115   3873   5123  74700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  73836  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell77      2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell77         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74716p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  73836  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell79      2597   5107  74716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 74852p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q       macrocell103   1250   1250  64316  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_0  macrocell103   3721   4971  74852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 74864p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell97   1250   1250  62987  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_2         macrocell96   3709   4959  74864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74965p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q  macrocell31   1250   1250  74406  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0  macrocell97   3608   4858  74965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75014p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell112   1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_0  macrocell112   3560   4810  75014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75014p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q               macrocell112   1250   1250  58191  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0  macrocell114   3560   4810  75014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75024p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell111   1250   1250  66547  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2  macrocell115   3550   4800  75024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75054p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q       macrocell110   1250   1250  62976  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3  macrocell110   3519   4769  75054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 75069p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74190  RISE       1
Net_140/main_1                                     macrocell48     2244   4754  75069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75111p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                                          model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                              macrocell96   1250   1250  61894  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell95   3463   4713  75111  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell95         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75113p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q       macrocell109   1250   1250  60004  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_1  macrocell109   3460   4710  75113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 75123p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  72836  RISE       1
Net_156/main_0                                macrocell49   3450   4700  75123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_156/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 75153p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_4   macrocell90    3420   4670  75153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75161p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98   1250   1250  62634  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_3         macrocell96   3412   4662  75161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75178p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q  macrocell40    1250   1250  75178  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0  macrocell111   3396   4646  75178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 75241p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q                macrocell99    1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2  statusicell9   6342   7592  75241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75363p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell34         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q  macrocell34   1250   1250  75363  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0  macrocell98   3210   4460  75363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75373p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell41         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q  macrocell41    1250   1250  75373  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1  macrocell111   3201   4451  75373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75375p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q  macrocell35   1250   1250  75375  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1  macrocell98   3198   4448  75375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75396p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell102   1250   1250  67316  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5  macrocell102   3177   4427  75396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75471p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell114   1250   1250  67492  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_5     macrocell109   3103   4353  75471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75481p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell114   1250   1250  67492  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_2     macrocell112   3093   4343  75481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75481p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell114   1250   1250  67492  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4  macrocell114   3093   4343  75481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75652p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell42         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q  macrocell42    1250   1250  75652  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2  macrocell111   2922   4172  75652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 75656p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell45   1250   1250  75656  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell47   2917   4167  75656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell47         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75667p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q  macrocell36   1250   1250  75667  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2  macrocell98   2907   4157  75667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75779p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell97    1250   1250  62987  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1  macrocell101   2794   4044  75779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q               macrocell99    1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0  macrocell101   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  75784  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell76    2830   4040  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q       macrocell97   1250   1250  62987  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3  macrocell97   2789   4039  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell99   1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_0  macrocell99   2785   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 75928p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_3  macrocell100   2646   3896  75928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75939p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell115   1250   1250  67668  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5  macrocell115   2634   3884  75939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75942p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q       macrocell40   1250   1250  75178  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0  macrocell41   2631   3881  75942  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell41         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75946p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q       macrocell111   1250   1250  66547  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3  macrocell111   2627   3877  75946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 75946p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q       macrocell90   1250   1250  65879  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_0  macrocell90   2627   3877  75946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q       macrocell98   1250   1250  62634  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3  macrocell98   2607   3857  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell98    1250   1250  62634  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2  macrocell101   2607   3857  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75970p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell101   1250   1250  61964  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_2     macrocell99    2604   3854  75970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75975p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell101   1250   1250  61964  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4  macrocell101   2598   3848  75975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell37         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q  macrocell37    1250   1250  75978  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0  macrocell110   2596   3846  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell37         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q       macrocell37   1250   1250  75978  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0  macrocell38   2595   3845  75978  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell38         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75981p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell38         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q  macrocell38    1250   1250  75981  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1  macrocell110   2592   3842  75981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75984p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell38         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q       macrocell38   1250   1250  75981  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0  macrocell39   2589   3839  75984  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell39         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 76051p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  72836  RISE       1
Net_140/main_0                                macrocell48   2523   3773  76051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76261p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell34         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q       macrocell34   1250   1250  75363  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0  macrocell35   2313   3563  76261  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell35         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76261p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell77   1250   1250  76261  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell79   2312   3562  76261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell79         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q  macrocell33   1250   1250  76262  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2  macrocell97   2311   3561  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76272p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell84   1250   1250  76272  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell86   2301   3551  76272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell86         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell32         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q       macrocell32   1250   1250  76274  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0  macrocell33   2300   3550  76274  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell33         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q  macrocell32   1250   1250  76274  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1  macrocell97   2300   3550  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell35         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q       macrocell35   1250   1250  75375  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0  macrocell36   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell36         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell39         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q  macrocell39    1250   1250  76274  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2  macrocell110   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell41         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q       macrocell41   1250   1250  75373  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0  macrocell42   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell42         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell44   1250   1250  76286  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell46   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell46         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  76287  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell83    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76335p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell78         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell78   1250   1250  76335  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell80   2238   3488  76335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell80         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76338p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell85   1250   1250  76338  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell87   2235   3485  76338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell87         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76351p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76351  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell43    2262   3472  76351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 76482p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q          macrocell100   1250   1250  65878  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3  statusicell9   5101   6351  76482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 77415p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell86         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell86    1250   1250  77415  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell7   4168   5418  77415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77444p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Recovery time                                0
----------------------------------------   ----- 
End-of-path required time (ps)             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q                             macrocell99    1250   1250  61140  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   4640   5890  77444  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78708p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell79         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell79    1250   1250  78708  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2875   4125  78708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell47    1250   1250  79262  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79268p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell46    1250   1250  79268  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2315   3565  79268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79323p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell80         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell80    1250   1250  79323  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2260   3510  79323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 483892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11878
-------------------------------------   ----- 
End-of-path arrival time (ps)           11878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3248   6748  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11878  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11878  483892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 487059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  483892  RISE       1
\Head_Servo_PWM:PWMUDB:status_2\/main_1          macrocell30      3276   6776  487059  RISE       1
\Head_Servo_PWM:PWMUDB:status_2\/q               macrocell30      3350  10126  487059  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell12    2315  12441  487059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock               statusicell12       0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 487169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell21   3271   6771  487169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 487192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  483892  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3248   6748  487192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 489770p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q         macrocell116     1250   1250  486472  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell21   2920   4170  489770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 489772p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q         macrocell116     1250   1250  486472  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   2918   4168  489772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Head_Servo_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 490133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  490133  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  490133  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  490133  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/main_0     macrocell117     2607   6357  490133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0               macrocell117        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3319/main_1
Capture Clock  : Net_3319/clock_0
Path slack     : 490133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  490133  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  490133  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  490133  RISE       1
Net_3319/main_1                                 macrocell119     2607   6357  490133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3319/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Head_Servo_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 490147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  490133  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  490133  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  490133  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/main_1         macrocell118     2593   6343  490147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3319/main_0
Capture Clock  : Net_3319/clock_0
Path slack     : 492339p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q  macrocell116   1250   1250  486472  RISE       1
Net_3319/main_0                           macrocell119   2901   4151  492339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3319/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:prevCompare1\/q
Path End       : \Head_Servo_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 492955p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0               macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:prevCompare1\/q   macrocell117   1250   1250  492955  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/main_0  macrocell118   2285   3535  492955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Head_Servo_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 492966p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/clock              controlcell10       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  492966  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/main_0      macrocell116    2314   3524  492966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:status_0\/q
Path End       : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 495942p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:status_0\/q               macrocell118    1250   1250  495942  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell12   2308   3558  495942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock               statusicell12       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

