eagle_s20
13 0 0 0 0 0 0
infinity infinity VGA_Demo eagle_s20 BG256 Detail 8 1
clock: clk_24m
13 0 0 0


Timing group statistics: 
	Clock constraints: 
	  No constraint path
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: there is 1 clock net without clock constraint.
	clk_vga

