<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped Alpha,Library/University Program/Audio &amp; Video/Video,Project,Library/University Program,Library/Qsys Interconnect/Memory-Mapped,Library/Basic Functions/On Chip Memory,Library,Library/Qsys Interconnect,Library/University Program/Audio &amp; Video,Library/Basic Functions" />
 <window width="1600" height="854" x="0" y="0" />
 <generation synthesis="VHDL" simulation="NONE" />
</preferences>
