
MD-6_firm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000538c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08005514  08005514  00015514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005560  08005560  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005560  08005560  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005560  08005560  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005560  08005560  00015560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005564  08005564  00015564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005568  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000002f0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000360  20000360  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013844  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027bd  00000000  00000000  000338e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001038  00000000  00000000  000360a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f50  00000000  00000000  000370e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d530  00000000  00000000  00038030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013be5  00000000  00000000  00055560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a610d  00000000  00000000  00069145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010f252  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000046a0  00000000  00000000  0010f2a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080054fc 	.word	0x080054fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080054fc 	.word	0x080054fc

080001c8 <_ZN7stm_CAN9CAN_303x8C1EP19__CAN_HandleTypeDef>:
	}else{
		return read_retval::more_message_received;
	}
}

CAN_303x8::CAN_303x8(CAN_HandleTypeDef *hcan) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
 80001d2:	4a08      	ldr	r2, [pc, #32]	; (80001f4 <_ZN7stm_CAN9CAN_303x8C1EP19__CAN_HandleTypeDef+0x2c>)
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	this->hcan = hcan;
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	683a      	ldr	r2, [r7, #0]
 80001dc:	605a      	str	r2, [r3, #4]
	HAL_CAN_Start(this->hcan);
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	685b      	ldr	r3, [r3, #4]
 80001e2:	4618      	mov	r0, r3
 80001e4:	f001 fa21 	bl	800162a <HAL_CAN_Start>
}
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	4618      	mov	r0, r3
 80001ec:	3708      	adds	r7, #8
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	08005520 	.word	0x08005520

080001f8 <_ZN7stm_CAN9CAN_303x8D1Ev>:

CAN_303x8::~CAN_303x8() {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	4a06      	ldr	r2, [pc, #24]	; (800021c <_ZN7stm_CAN9CAN_303x8D1Ev+0x24>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	HAL_CAN_Stop(this->hcan);
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	685b      	ldr	r3, [r3, #4]
 800020a:	4618      	mov	r0, r3
 800020c:	f001 fa51 	bl	80016b2 <HAL_CAN_Stop>
}
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	4618      	mov	r0, r3
 8000214:	3708      	adds	r7, #8
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	08005520 	.word	0x08005520

08000220 <_ZN7stm_CAN9CAN_303x8D0Ev>:
CAN_303x8::~CAN_303x8() {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
}
 8000228:	6878      	ldr	r0, [r7, #4]
 800022a:	f7ff ffe5 	bl	80001f8 <_ZN7stm_CAN9CAN_303x8D1Ev>
 800022e:	2194      	movs	r1, #148	; 0x94
 8000230:	6878      	ldr	r0, [r7, #4]
 8000232:	f005 f8d0 	bl	80053d6 <_ZdlPvj>
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	4618      	mov	r0, r3
 800023a:	3708      	adds	r7, #8
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}

08000240 <_ZN6ws28128NeoPixel19update_write_bufferEv>:

#include "NeoPixel.h"

namespace ws2812 {

void NeoPixel::update_write_buffer(){
 8000240:	b480      	push	{r7}
 8000242:	b085      	sub	sp, #20
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < pixel_num; i++){
 8000248:	2300      	movs	r3, #0
 800024a:	73fb      	strb	r3, [r7, #15]
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	2b07      	cmp	r3, #7
 8000250:	d854      	bhi.n	80002fc <_ZN6ws28128NeoPixel19update_write_bufferEv+0xbc>
		for(uint8_t j = 0; j < color_num; j++){
 8000252:	2300      	movs	r3, #0
 8000254:	73bb      	strb	r3, [r7, #14]
 8000256:	7bbb      	ldrb	r3, [r7, #14]
 8000258:	2b02      	cmp	r3, #2
 800025a:	d84b      	bhi.n	80002f4 <_ZN6ws28128NeoPixel19update_write_bufferEv+0xb4>
			uint8_t color = 	(j == 0) ? NeoPixel::colors[i].green
 800025c:	7bbb      	ldrb	r3, [r7, #14]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d108      	bne.n	8000274 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x34>
 8000262:	7bfa      	ldrb	r2, [r7, #15]
 8000264:	6879      	ldr	r1, [r7, #4]
 8000266:	4613      	mov	r3, r2
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	4413      	add	r3, r2
 800026c:	440b      	add	r3, r1
 800026e:	33d0      	adds	r3, #208	; 0xd0
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	e018      	b.n	80002a6 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x66>
 8000274:	7bbb      	ldrb	r3, [r7, #14]
 8000276:	2b01      	cmp	r3, #1
 8000278:	d108      	bne.n	800028c <_ZN6ws28128NeoPixel19update_write_bufferEv+0x4c>
							: 	(j == 1) ? NeoPixel::colors[i].red
 800027a:	7bfa      	ldrb	r2, [r7, #15]
			uint8_t color = 	(j == 0) ? NeoPixel::colors[i].green
 800027c:	6879      	ldr	r1, [r7, #4]
 800027e:	4613      	mov	r3, r2
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	4413      	add	r3, r2
 8000284:	440b      	add	r3, r1
 8000286:	33cf      	adds	r3, #207	; 0xcf
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	e00c      	b.n	80002a6 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x66>
 800028c:	7bbb      	ldrb	r3, [r7, #14]
 800028e:	2b02      	cmp	r3, #2
 8000290:	d108      	bne.n	80002a4 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x64>
							: 	(j == 2) ? NeoPixel::colors[i].blue : 0;
 8000292:	7bfa      	ldrb	r2, [r7, #15]
			uint8_t color = 	(j == 0) ? NeoPixel::colors[i].green
 8000294:	6879      	ldr	r1, [r7, #4]
 8000296:	4613      	mov	r3, r2
 8000298:	005b      	lsls	r3, r3, #1
 800029a:	4413      	add	r3, r2
 800029c:	440b      	add	r3, r1
 800029e:	33d1      	adds	r3, #209	; 0xd1
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	e000      	b.n	80002a6 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x66>
 80002a4:	2300      	movs	r3, #0
 80002a6:	733b      	strb	r3, [r7, #12]
			for(uint8_t k = 0; k < byte; k++){
 80002a8:	2300      	movs	r3, #0
 80002aa:	737b      	strb	r3, [r7, #13]
 80002ac:	7b7b      	ldrb	r3, [r7, #13]
 80002ae:	2b07      	cmp	r3, #7
 80002b0:	d81c      	bhi.n	80002ec <_ZN6ws28128NeoPixel19update_write_bufferEv+0xac>
				NeoPixel::write_buffer[(i * color_num + j) * byte + k] = ((color & (0x80 >> k)) > 0) ? NeoPixel::high : NeoPixel::low;
 80002b2:	7b3a      	ldrb	r2, [r7, #12]
 80002b4:	7b7b      	ldrb	r3, [r7, #13]
 80002b6:	2180      	movs	r1, #128	; 0x80
 80002b8:	fa41 f303 	asr.w	r3, r1, r3
 80002bc:	4013      	ands	r3, r2
 80002be:	2b00      	cmp	r3, #0
 80002c0:	dd02      	ble.n	80002c8 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x88>
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	7b1a      	ldrb	r2, [r3, #12]
 80002c6:	e001      	b.n	80002cc <_ZN6ws28128NeoPixel19update_write_bufferEv+0x8c>
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	7b5a      	ldrb	r2, [r3, #13]
 80002cc:	7bf9      	ldrb	r1, [r7, #15]
 80002ce:	460b      	mov	r3, r1
 80002d0:	005b      	lsls	r3, r3, #1
 80002d2:	4419      	add	r1, r3
 80002d4:	7bbb      	ldrb	r3, [r7, #14]
 80002d6:	440b      	add	r3, r1
 80002d8:	00d9      	lsls	r1, r3, #3
 80002da:	7b7b      	ldrb	r3, [r7, #13]
 80002dc:	440b      	add	r3, r1
 80002de:	6879      	ldr	r1, [r7, #4]
 80002e0:	440b      	add	r3, r1
 80002e2:	739a      	strb	r2, [r3, #14]
			for(uint8_t k = 0; k < byte; k++){
 80002e4:	7b7b      	ldrb	r3, [r7, #13]
 80002e6:	3301      	adds	r3, #1
 80002e8:	737b      	strb	r3, [r7, #13]
 80002ea:	e7df      	b.n	80002ac <_ZN6ws28128NeoPixel19update_write_bufferEv+0x6c>
		for(uint8_t j = 0; j < color_num; j++){
 80002ec:	7bbb      	ldrb	r3, [r7, #14]
 80002ee:	3301      	adds	r3, #1
 80002f0:	73bb      	strb	r3, [r7, #14]
 80002f2:	e7b0      	b.n	8000256 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x16>
	for(uint8_t i = 0; i < pixel_num; i++){
 80002f4:	7bfb      	ldrb	r3, [r7, #15]
 80002f6:	3301      	adds	r3, #1
 80002f8:	73fb      	strb	r3, [r7, #15]
 80002fa:	e7a7      	b.n	800024c <_ZN6ws28128NeoPixel19update_write_bufferEv+0xc>
			}
		}
	}
	NeoPixel::write_buffer[data_len] = 0;
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2200      	movs	r2, #0
 8000300:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
}
 8000304:	bf00      	nop
 8000306:	3714      	adds	r7, #20
 8000308:	46bd      	mov	sp, r7
 800030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030e:	4770      	bx	lr

08000310 <_ZN6ws28128NeoPixel4rendEv>:

void NeoPixel::rend(){
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	update_write_buffer();
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ff91 	bl	8000240 <_ZN6ws28128NeoPixel19update_write_bufferEv>
	if(NeoPixel::hdma->State != HAL_DMA_STATE_READY) {
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	689b      	ldr	r3, [r3, #8]
 8000322:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000326:	2b01      	cmp	r3, #1
 8000328:	d007      	beq.n	800033a <_ZN6ws28128NeoPixel4rendEv+0x2a>
    	HAL_TIM_PWM_Stop_DMA(NeoPixel::htim, NeoPixel::Channel);
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	681a      	ldr	r2, [r3, #0]
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	685b      	ldr	r3, [r3, #4]
 8000332:	4619      	mov	r1, r3
 8000334:	4610      	mov	r0, r2
 8000336:	f003 fdfd 	bl	8003f34 <HAL_TIM_PWM_Stop_DMA>
  	}
	HAL_TIM_PWM_Start_DMA(NeoPixel::htim, NeoPixel::Channel, (uint32_t*)NeoPixel::write_buffer, data_len + reset_bit);
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	6818      	ldr	r0, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	6859      	ldr	r1, [r3, #4]
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f103 020e 	add.w	r2, r3, #14
 8000348:	23c1      	movs	r3, #193	; 0xc1
 800034a:	f003 fbed 	bl	8003b28 <HAL_TIM_PWM_Start_DMA>
}
 800034e:	bf00      	nop
 8000350:	3708      	adds	r7, #8
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}

08000356 <_ZN6ws28128NeoPixelC1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDefhh>:

NeoPixel::NeoPixel(TIM_HandleTypeDef *htim, uint32_t Channel, DMA_HandleTypeDef *hdma, uint8_t high_level_pulse_len, uint8_t low_level_pulse_len) {
 8000356:	b480      	push	{r7}
 8000358:	b085      	sub	sp, #20
 800035a:	af00      	add	r7, sp, #0
 800035c:	60f8      	str	r0, [r7, #12]
 800035e:	60b9      	str	r1, [r7, #8]
 8000360:	607a      	str	r2, [r7, #4]
 8000362:	603b      	str	r3, [r7, #0]
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	33cf      	adds	r3, #207	; 0xcf
 8000368:	2200      	movs	r2, #0
 800036a:	601a      	str	r2, [r3, #0]
 800036c:	605a      	str	r2, [r3, #4]
 800036e:	609a      	str	r2, [r3, #8]
 8000370:	60da      	str	r2, [r3, #12]
 8000372:	611a      	str	r2, [r3, #16]
 8000374:	615a      	str	r2, [r3, #20]
	// TODO Auto-generated constructor stub
	NeoPixel::htim = htim;
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	68ba      	ldr	r2, [r7, #8]
 800037a:	601a      	str	r2, [r3, #0]
	NeoPixel::Channel = Channel;
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	687a      	ldr	r2, [r7, #4]
 8000380:	605a      	str	r2, [r3, #4]
	NeoPixel::hdma = hdma;
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	683a      	ldr	r2, [r7, #0]
 8000386:	609a      	str	r2, [r3, #8]
	NeoPixel::high = high_level_pulse_len;
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	7e3a      	ldrb	r2, [r7, #24]
 800038c:	731a      	strb	r2, [r3, #12]
	NeoPixel::low = low_level_pulse_len;
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	7f3a      	ldrb	r2, [r7, #28]
 8000392:	735a      	strb	r2, [r3, #13]
}
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	4618      	mov	r0, r3
 8000398:	3714      	adds	r7, #20
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr
	...

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b0e4      	sub	sp, #400	; 0x190
 80003a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003aa:	f000 ffb9 	bl	8001320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ae:	f000 f8b1 	bl	8000514 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b2:	f000 fc75 	bl	8000ca0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80003b6:	f000 fc4d 	bl	8000c54 <_ZL11MX_DMA_Initv>
  MX_CAN_Init();
 80003ba:	f000 f919 	bl	80005f0 <_ZL11MX_CAN_Initv>
  MX_TIM2_Init();
 80003be:	f000 fa37 	bl	8000830 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 80003c2:	f000 facd 	bl	8000960 <_ZL12MX_TIM3_Initv>
  MX_USART1_UART_Init();
 80003c6:	f000 fc11 	bl	8000bec <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 80003ca:	f000 f98f 	bl	80006ec <_ZL12MX_TIM1_Initv>
  MX_TIM15_Init();
 80003ce:	f000 fb61 	bl	8000a94 <_ZL13MX_TIM15_Initv>
  MX_SPI1_Init();
 80003d2:	f000 f949 	bl	8000668 <_ZL12MX_SPI1_Initv>
  /* USER CODE BEGIN 2 */
  stm_CAN::CAN_303x8 can(&hcan);
 80003d6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80003da:	4947      	ldr	r1, [pc, #284]	; (80004f8 <main+0x154>)
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff fef3 	bl	80001c8 <_ZN7stm_CAN9CAN_303x8C1EP19__CAN_HandleTypeDef>
  ws2812::NeoPixel pixels(&htim1, TIM_CHANNEL_1, &hdma_tim1_ch1, 45, 22);
 80003e2:	f107 0008 	add.w	r0, r7, #8
 80003e6:	2316      	movs	r3, #22
 80003e8:	9301      	str	r3, [sp, #4]
 80003ea:	232d      	movs	r3, #45	; 0x2d
 80003ec:	9300      	str	r3, [sp, #0]
 80003ee:	4b43      	ldr	r3, [pc, #268]	; (80004fc <main+0x158>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	4943      	ldr	r1, [pc, #268]	; (8000500 <main+0x15c>)
 80003f4:	f7ff ffaf 	bl	8000356 <_ZN6ws28128NeoPixelC1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDefhh>

  const ws2812::color _orenge = {48, 24, 0};
  const ws2812::color _blue = {0, 48, 128};
  const ws2812::color _green = {0, 48, 0};
 80003f8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80003fc:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8000400:	2200      	movs	r2, #0
 8000402:	701a      	strb	r2, [r3, #0]
 8000404:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000408:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800040c:	2230      	movs	r2, #48	; 0x30
 800040e:	705a      	strb	r2, [r3, #1]
 8000410:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000414:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8000418:	2200      	movs	r2, #0
 800041a:	709a      	strb	r2, [r3, #2]
  const ws2812::color _purple = {24, 0, 72};
  const ws2812::color _white = {12, 16, 32};
 800041c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000420:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8000424:	4a37      	ldr	r2, [pc, #220]	; (8000504 <main+0x160>)
 8000426:	6812      	ldr	r2, [r2, #0]
 8000428:	4611      	mov	r1, r2
 800042a:	8019      	strh	r1, [r3, #0]
 800042c:	3302      	adds	r3, #2
 800042e:	0c12      	lsrs	r2, r2, #16
 8000430:	701a      	strb	r2, [r3, #0]
  const ws2812::color _full = {255, 255, 255};

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000432:	2100      	movs	r1, #0
 8000434:	4834      	ldr	r0, [pc, #208]	; (8000508 <main+0x164>)
 8000436:	f003 fa8b 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800043a:	2104      	movs	r1, #4
 800043c:	4832      	ldr	r0, [pc, #200]	; (8000508 <main+0x164>)
 800043e:	f003 fa87 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000442:	2108      	movs	r1, #8
 8000444:	4830      	ldr	r0, [pc, #192]	; (8000508 <main+0x164>)
 8000446:	f003 fa83 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800044a:	210c      	movs	r1, #12
 800044c:	482e      	ldr	r0, [pc, #184]	; (8000508 <main+0x164>)
 800044e:	f003 fa7f 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000452:	2100      	movs	r1, #0
 8000454:	482d      	ldr	r0, [pc, #180]	; (800050c <main+0x168>)
 8000456:	f003 fa7b 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800045a:	2104      	movs	r1, #4
 800045c:	482b      	ldr	r0, [pc, #172]	; (800050c <main+0x168>)
 800045e:	f003 fa77 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000462:	2108      	movs	r1, #8
 8000464:	4829      	ldr	r0, [pc, #164]	; (800050c <main+0x168>)
 8000466:	f003 fa73 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800046a:	210c      	movs	r1, #12
 800046c:	4827      	ldr	r0, [pc, #156]	; (800050c <main+0x168>)
 800046e:	f003 fa6f 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000472:	2100      	movs	r1, #0
 8000474:	4826      	ldr	r0, [pc, #152]	; (8000510 <main+0x16c>)
 8000476:	f003 fa6b 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 800047a:	2104      	movs	r1, #4
 800047c:	4824      	ldr	r0, [pc, #144]	; (8000510 <main+0x16c>)
 800047e:	f003 fa67 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_3);
 8000482:	2108      	movs	r1, #8
 8000484:	4822      	ldr	r0, [pc, #136]	; (8000510 <main+0x16c>)
 8000486:	f003 fa63 	bl	8003950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_4);
 800048a:	210c      	movs	r1, #12
 800048c:	4820      	ldr	r0, [pc, #128]	; (8000510 <main+0x16c>)
 800048e:	f003 fa5f 	bl	8003950 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, 0x2000);
 8000492:	4b1d      	ldr	r3, [pc, #116]	; (8000508 <main+0x164>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800049a:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, 0);
 800049c:	4b1a      	ldr	r3, [pc, #104]	; (8000508 <main+0x164>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2200      	movs	r2, #0
 80004a2:	639a      	str	r2, [r3, #56]	; 0x38
    for (int i = 0; i < 8; i++)
 80004a4:	2300      	movs	r3, #0
 80004a6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80004aa:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80004ae:	2b07      	cmp	r3, #7
 80004b0:	dc19      	bgt.n	80004e6 <main+0x142>
    {
      pixels.colors[i] = _white;
 80004b2:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80004b6:	f5a3 71c0 	sub.w	r1, r3, #384	; 0x180
 80004ba:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 80004be:	4613      	mov	r3, r2
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	4413      	add	r3, r2
 80004c4:	440b      	add	r3, r1
 80004c6:	33c8      	adds	r3, #200	; 0xc8
 80004c8:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80004cc:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80004d0:	3307      	adds	r3, #7
 80004d2:	8811      	ldrh	r1, [r2, #0]
 80004d4:	7892      	ldrb	r2, [r2, #2]
 80004d6:	8019      	strh	r1, [r3, #0]
 80004d8:	709a      	strb	r2, [r3, #2]
    for (int i = 0; i < 8; i++)
 80004da:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80004de:	3301      	adds	r3, #1
 80004e0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80004e4:	e7e1      	b.n	80004aa <main+0x106>
    }
    pixels.rend();
 80004e6:	f107 0308 	add.w	r3, r7, #8
 80004ea:	4618      	mov	r0, r3
 80004ec:	f7ff ff10 	bl	8000310 <_ZN6ws28128NeoPixel4rendEv>

    HAL_Delay(1);
 80004f0:	2001      	movs	r0, #1
 80004f2:	f000 ff7b 	bl	80013ec <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 80004f6:	e7cc      	b.n	8000492 <main+0xee>
 80004f8:	2000008c 	.word	0x2000008c
 80004fc:	2000028c 	.word	0x2000028c
 8000500:	2000015c 	.word	0x2000015c
 8000504:	08005514 	.word	0x08005514
 8000508:	200001a8 	.word	0x200001a8
 800050c:	200001f4 	.word	0x200001f4
 8000510:	20000240 	.word	0x20000240

08000514 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b096      	sub	sp, #88	; 0x58
 8000518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800051e:	2228      	movs	r2, #40	; 0x28
 8000520:	2100      	movs	r1, #0
 8000522:	4618      	mov	r0, r3
 8000524:	f004 ff88 	bl	8005438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000528:	f107 031c 	add.w	r3, r7, #28
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	60da      	str	r2, [r3, #12]
 8000544:	611a      	str	r2, [r3, #16]
 8000546:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000548:	2301      	movs	r3, #1
 800054a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800054c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000550:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000552:	2301      	movs	r3, #1
 8000554:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000556:	2301      	movs	r3, #1
 8000558:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055a:	2302      	movs	r3, #2
 800055c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800055e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000562:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000564:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000568:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800056e:	4618      	mov	r0, r3
 8000570:	f001 fd58 	bl	8002024 <HAL_RCC_OscConfig>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	bf14      	ite	ne
 800057a:	2301      	movne	r3, #1
 800057c:	2300      	moveq	r3, #0
 800057e:	b2db      	uxtb	r3, r3
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8000584:	f000 fbd8 	bl	8000d38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000588:	230f      	movs	r3, #15
 800058a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800058c:	2302      	movs	r3, #2
 800058e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000598:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800059a:	2300      	movs	r3, #0
 800059c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800059e:	f107 031c 	add.w	r3, r7, #28
 80005a2:	2102      	movs	r1, #2
 80005a4:	4618      	mov	r0, r3
 80005a6:	f002 fd7b 	bl	80030a0 <HAL_RCC_ClockConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	bf14      	ite	ne
 80005b0:	2301      	movne	r3, #1
 80005b2:	2300      	moveq	r3, #0
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 80005ba:	f000 fbbd 	bl	8000d38 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1;
 80005be:	f241 0301 	movw	r3, #4097	; 0x1001
 80005c2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80005c8:	2300      	movs	r3, #0
 80005ca:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	4618      	mov	r0, r3
 80005d0:	f002 ff9e 	bl	8003510 <HAL_RCCEx_PeriphCLKConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	bf14      	ite	ne
 80005da:	2301      	movne	r3, #1
 80005dc:	2300      	moveq	r3, #0
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 80005e4:	f000 fba8 	bl	8000d38 <Error_Handler>
  }
}
 80005e8:	bf00      	nop
 80005ea:	3758      	adds	r7, #88	; 0x58
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80005f4:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 80005f6:	4a1b      	ldr	r2, [pc, #108]	; (8000664 <_ZL11MX_CAN_Initv+0x74>)
 80005f8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 80005fa:	4b19      	ldr	r3, [pc, #100]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 80005fc:	2202      	movs	r2, #2
 80005fe:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000600:	4b17      	ldr	r3, [pc, #92]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000606:	4b16      	ldr	r3, [pc, #88]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 800060c:	4b14      	ldr	r3, [pc, #80]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 800060e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000612:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000616:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800061a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 800061e:	2200      	movs	r2, #0
 8000620:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000622:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000624:	2200      	movs	r2, #0
 8000626:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000628:	4b0d      	ldr	r3, [pc, #52]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 800062a:	2200      	movs	r2, #0
 800062c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000630:	2200      	movs	r2, #0
 8000632:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000636:	2200      	movs	r2, #0
 8000638:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800063a:	4b09      	ldr	r3, [pc, #36]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 800063c:	2200      	movs	r2, #0
 800063e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000640:	4807      	ldr	r0, [pc, #28]	; (8000660 <_ZL11MX_CAN_Initv+0x70>)
 8000642:	f000 fef7 	bl	8001434 <HAL_CAN_Init>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <_ZL11MX_CAN_Initv+0x6a>
  {
    Error_Handler();
 8000656:	f000 fb6f 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	2000008c 	.word	0x2000008c
 8000664:	40006400 	.word	0x40006400

08000668 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800066c:	4b1d      	ldr	r3, [pc, #116]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 800066e:	4a1e      	ldr	r2, [pc, #120]	; (80006e8 <_ZL12MX_SPI1_Initv+0x80>)
 8000670:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000672:	4b1c      	ldr	r3, [pc, #112]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000674:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000678:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800067a:	4b1a      	ldr	r3, [pc, #104]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000680:	4b18      	ldr	r3, [pc, #96]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000682:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000686:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000688:	4b16      	ldr	r3, [pc, #88]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800068e:	4b15      	ldr	r3, [pc, #84]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000694:	4b13      	ldr	r3, [pc, #76]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000696:	f44f 7200 	mov.w	r2, #512	; 0x200
 800069a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 800069e:	2210      	movs	r2, #16
 80006a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006a2:	4b10      	ldr	r3, [pc, #64]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006a8:	4b0e      	ldr	r3, [pc, #56]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006ae:	4b0d      	ldr	r3, [pc, #52]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006b4:	4b0b      	ldr	r3, [pc, #44]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006b6:	2207      	movs	r2, #7
 80006b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006ba:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006bc:	2200      	movs	r2, #0
 80006be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006c2:	2208      	movs	r2, #8
 80006c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006c6:	4807      	ldr	r0, [pc, #28]	; (80006e4 <_ZL12MX_SPI1_Initv+0x7c>)
 80006c8:	f003 f848 	bl	800375c <HAL_SPI_Init>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	bf14      	ite	ne
 80006d2:	2301      	movne	r3, #1
 80006d4:	2300      	moveq	r3, #0
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 80006dc:	f000 fb2c 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200000b4 	.word	0x200000b4
 80006e8:	40013000 	.word	0x40013000

080006ec <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b096      	sub	sp, #88	; 0x58
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
 800070c:	611a      	str	r2, [r3, #16]
 800070e:	615a      	str	r2, [r3, #20]
 8000710:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	222c      	movs	r2, #44	; 0x2c
 8000716:	2100      	movs	r1, #0
 8000718:	4618      	mov	r0, r3
 800071a:	f004 fe8d 	bl	8005438 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800071e:	4b42      	ldr	r3, [pc, #264]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000720:	4a42      	ldr	r2, [pc, #264]	; (800082c <_ZL12MX_TIM1_Initv+0x140>)
 8000722:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000724:	4b40      	ldr	r3, [pc, #256]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000726:	2200      	movs	r2, #0
 8000728:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800072a:	4b3f      	ldr	r3, [pc, #252]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 89;
 8000730:	4b3d      	ldr	r3, [pc, #244]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000732:	2259      	movs	r2, #89	; 0x59
 8000734:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000736:	4b3c      	ldr	r3, [pc, #240]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800073c:	4b3a      	ldr	r3, [pc, #232]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000742:	4b39      	ldr	r3, [pc, #228]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000748:	4837      	ldr	r0, [pc, #220]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 800074a:	f003 f8aa 	bl	80038a2 <HAL_TIM_PWM_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	bf14      	ite	ne
 8000754:	2301      	movne	r3, #1
 8000756:	2300      	moveq	r3, #0
 8000758:	b2db      	uxtb	r3, r3
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 800075e:	f000 faeb 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000762:	2300      	movs	r3, #0
 8000764:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000766:	2300      	movs	r3, #0
 8000768:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800076a:	2300      	movs	r3, #0
 800076c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800076e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000772:	4619      	mov	r1, r3
 8000774:	482c      	ldr	r0, [pc, #176]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000776:	f004 fa15 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	bf14      	ite	ne
 8000780:	2301      	movne	r3, #1
 8000782:	2300      	moveq	r3, #0
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <_ZL12MX_TIM1_Initv+0xa2>
  {
    Error_Handler();
 800078a:	f000 fad5 	bl	8000d38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800078e:	2360      	movs	r3, #96	; 0x60
 8000790:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000796:	2300      	movs	r3, #0
 8000798:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800079a:	2300      	movs	r3, #0
 800079c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800079e:	2300      	movs	r3, #0
 80007a0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007a2:	2300      	movs	r3, #0
 80007a4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007a6:	2300      	movs	r3, #0
 80007a8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ae:	2200      	movs	r2, #0
 80007b0:	4619      	mov	r1, r3
 80007b2:	481d      	ldr	r0, [pc, #116]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 80007b4:	f003 fcae 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	bf14      	ite	ne
 80007be:	2301      	movne	r3, #1
 80007c0:	2300      	moveq	r3, #0
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <_ZL12MX_TIM1_Initv+0xe0>
  {
    Error_Handler();
 80007c8:	f000 fab6 	bl	8000d38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007cc:	2300      	movs	r3, #0
 80007ce:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007e4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80007ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80007f2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	4619      	mov	r1, r3
 8000800:	4809      	ldr	r0, [pc, #36]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 8000802:	f004 fa3d 	bl	8004c80 <HAL_TIMEx_ConfigBreakDeadTime>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	bf14      	ite	ne
 800080c:	2301      	movne	r3, #1
 800080e:	2300      	moveq	r3, #0
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <_ZL12MX_TIM1_Initv+0x12e>
  {
    Error_Handler();
 8000816:	f000 fa8f 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800081a:	4803      	ldr	r0, [pc, #12]	; (8000828 <_ZL12MX_TIM1_Initv+0x13c>)
 800081c:	f000 fbee 	bl	8000ffc <HAL_TIM_MspPostInit>

}
 8000820:	bf00      	nop
 8000822:	3758      	adds	r7, #88	; 0x58
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000015c 	.word	0x2000015c
 800082c:	40012c00 	.word	0x40012c00

08000830 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	; 0x28
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000842:	463b      	mov	r3, r7
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]
 800084e:	611a      	str	r2, [r3, #16]
 8000850:	615a      	str	r2, [r3, #20]
 8000852:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000854:	4b41      	ldr	r3, [pc, #260]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000856:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800085a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800085c:	4b3f      	ldr	r3, [pc, #252]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000862:	4b3e      	ldr	r3, [pc, #248]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000864:	2220      	movs	r2, #32
 8000866:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 8000868:	4b3c      	ldr	r3, [pc, #240]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 800086a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800086e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000870:	4b3a      	ldr	r3, [pc, #232]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000876:	4b39      	ldr	r3, [pc, #228]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800087c:	4837      	ldr	r0, [pc, #220]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 800087e:	f003 f810 	bl	80038a2 <HAL_TIM_PWM_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	bf14      	ite	ne
 8000888:	2301      	movne	r3, #1
 800088a:	2300      	moveq	r3, #0
 800088c:	b2db      	uxtb	r3, r3
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <_ZL12MX_TIM2_Initv+0x66>
  {
    Error_Handler();
 8000892:	f000 fa51 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000896:	2300      	movs	r3, #0
 8000898:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	482d      	ldr	r0, [pc, #180]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 80008a6:	f004 f97d 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	bf14      	ite	ne
 80008b0:	2301      	movne	r3, #1
 80008b2:	2300      	moveq	r3, #0
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <_ZL12MX_TIM2_Initv+0x8e>
  {
    Error_Handler();
 80008ba:	f000 fa3d 	bl	8000d38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80008be:	2370      	movs	r3, #112	; 0x70
 80008c0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008c6:	2300      	movs	r3, #0
 80008c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008ce:	463b      	mov	r3, r7
 80008d0:	2200      	movs	r2, #0
 80008d2:	4619      	mov	r1, r3
 80008d4:	4821      	ldr	r0, [pc, #132]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 80008d6:	f003 fc1d 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	bf14      	ite	ne
 80008e0:	2301      	movne	r3, #1
 80008e2:	2300      	moveq	r3, #0
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <_ZL12MX_TIM2_Initv+0xbe>
  {
    Error_Handler();
 80008ea:	f000 fa25 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008ee:	463b      	mov	r3, r7
 80008f0:	2204      	movs	r2, #4
 80008f2:	4619      	mov	r1, r3
 80008f4:	4819      	ldr	r0, [pc, #100]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 80008f6:	f003 fc0d 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	bf14      	ite	ne
 8000900:	2301      	movne	r3, #1
 8000902:	2300      	moveq	r3, #0
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <_ZL12MX_TIM2_Initv+0xde>
  {
    Error_Handler();
 800090a:	f000 fa15 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800090e:	463b      	mov	r3, r7
 8000910:	2208      	movs	r2, #8
 8000912:	4619      	mov	r1, r3
 8000914:	4811      	ldr	r0, [pc, #68]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000916:	f003 fbfd 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	bf14      	ite	ne
 8000920:	2301      	movne	r3, #1
 8000922:	2300      	moveq	r3, #0
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <_ZL12MX_TIM2_Initv+0xfe>
  {
    Error_Handler();
 800092a:	f000 fa05 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800092e:	463b      	mov	r3, r7
 8000930:	220c      	movs	r2, #12
 8000932:	4619      	mov	r1, r3
 8000934:	4809      	ldr	r0, [pc, #36]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000936:	f003 fbed 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	bf14      	ite	ne
 8000940:	2301      	movne	r3, #1
 8000942:	2300      	moveq	r3, #0
 8000944:	b2db      	uxtb	r3, r3
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <_ZL12MX_TIM2_Initv+0x11e>
  {
    Error_Handler();
 800094a:	f000 f9f5 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800094e:	4803      	ldr	r0, [pc, #12]	; (800095c <_ZL12MX_TIM2_Initv+0x12c>)
 8000950:	f000 fb54 	bl	8000ffc <HAL_TIM_MspPostInit>

}
 8000954:	bf00      	nop
 8000956:	3728      	adds	r7, #40	; 0x28
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	200001a8 	.word	0x200001a8

08000960 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	; 0x28
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000972:	463b      	mov	r3, r7
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]
 800097e:	611a      	str	r2, [r3, #16]
 8000980:	615a      	str	r2, [r3, #20]
 8000982:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000984:	4b41      	ldr	r3, [pc, #260]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000986:	4a42      	ldr	r2, [pc, #264]	; (8000a90 <_ZL12MX_TIM3_Initv+0x130>)
 8000988:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800098a:	4b40      	ldr	r3, [pc, #256]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 800098c:	2200      	movs	r2, #0
 800098e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000990:	4b3e      	ldr	r3, [pc, #248]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000992:	2220      	movs	r2, #32
 8000994:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 8000996:	4b3d      	ldr	r3, [pc, #244]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000998:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800099c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800099e:	4b3b      	ldr	r3, [pc, #236]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a4:	4b39      	ldr	r3, [pc, #228]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009aa:	4838      	ldr	r0, [pc, #224]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 80009ac:	f002 ff79 	bl	80038a2 <HAL_TIM_PWM_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	bf14      	ite	ne
 80009b6:	2301      	movne	r3, #1
 80009b8:	2300      	moveq	r3, #0
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <_ZL12MX_TIM3_Initv+0x64>
  {
    Error_Handler();
 80009c0:	f000 f9ba 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	482e      	ldr	r0, [pc, #184]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 80009d4:	f004 f8e6 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	bf14      	ite	ne
 80009de:	2301      	movne	r3, #1
 80009e0:	2300      	moveq	r3, #0
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <_ZL12MX_TIM3_Initv+0x8c>
  {
    Error_Handler();
 80009e8:	f000 f9a6 	bl	8000d38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80009ec:	2370      	movs	r3, #112	; 0x70
 80009ee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009fc:	463b      	mov	r3, r7
 80009fe:	2200      	movs	r2, #0
 8000a00:	4619      	mov	r1, r3
 8000a02:	4822      	ldr	r0, [pc, #136]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000a04:	f003 fb86 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	bf14      	ite	ne
 8000a0e:	2301      	movne	r3, #1
 8000a10:	2300      	moveq	r3, #0
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <_ZL12MX_TIM3_Initv+0xbc>
  {
    Error_Handler();
 8000a18:	f000 f98e 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	2204      	movs	r2, #4
 8000a20:	4619      	mov	r1, r3
 8000a22:	481a      	ldr	r0, [pc, #104]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000a24:	f003 fb76 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	bf14      	ite	ne
 8000a2e:	2301      	movne	r3, #1
 8000a30:	2300      	moveq	r3, #0
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <_ZL12MX_TIM3_Initv+0xdc>
  {
    Error_Handler();
 8000a38:	f000 f97e 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	2208      	movs	r2, #8
 8000a40:	4619      	mov	r1, r3
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000a44:	f003 fb66 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	bf14      	ite	ne
 8000a4e:	2301      	movne	r3, #1
 8000a50:	2300      	moveq	r3, #0
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <_ZL12MX_TIM3_Initv+0xfc>
  {
    Error_Handler();
 8000a58:	f000 f96e 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	220c      	movs	r2, #12
 8000a60:	4619      	mov	r1, r3
 8000a62:	480a      	ldr	r0, [pc, #40]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000a64:	f003 fb56 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	bf14      	ite	ne
 8000a6e:	2301      	movne	r3, #1
 8000a70:	2300      	moveq	r3, #0
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <_ZL12MX_TIM3_Initv+0x11c>
  {
    Error_Handler();
 8000a78:	f000 f95e 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a7c:	4803      	ldr	r0, [pc, #12]	; (8000a8c <_ZL12MX_TIM3_Initv+0x12c>)
 8000a7e:	f000 fabd 	bl	8000ffc <HAL_TIM_MspPostInit>

}
 8000a82:	bf00      	nop
 8000a84:	3728      	adds	r7, #40	; 0x28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200001f4 	.word	0x200001f4
 8000a90:	40000400 	.word	0x40000400

08000a94 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b096      	sub	sp, #88	; 0x58
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a9a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aa6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]
 8000ab6:	615a      	str	r2, [r3, #20]
 8000ab8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	222c      	movs	r2, #44	; 0x2c
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f004 fcb9 	bl	8005438 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000ac6:	4b47      	ldr	r3, [pc, #284]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000ac8:	4a47      	ldr	r2, [pc, #284]	; (8000be8 <_ZL13MX_TIM15_Initv+0x154>)
 8000aca:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000acc:	4b45      	ldr	r3, [pc, #276]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b44      	ldr	r3, [pc, #272]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 0xffff;
 8000ad8:	4b42      	ldr	r3, [pc, #264]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000ada:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ade:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae0:	4b40      	ldr	r3, [pc, #256]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000ae6:	4b3f      	ldr	r3, [pc, #252]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aec:	4b3d      	ldr	r3, [pc, #244]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000af2:	483c      	ldr	r0, [pc, #240]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000af4:	f002 fed5 	bl	80038a2 <HAL_TIM_PWM_Init>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	bf14      	ite	ne
 8000afe:	2301      	movne	r3, #1
 8000b00:	2300      	moveq	r3, #0
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <_ZL13MX_TIM15_Initv+0x78>
  {
    Error_Handler();
 8000b08:	f000 f916 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000b14:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4832      	ldr	r0, [pc, #200]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000b1c:	f004 f842 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	bf14      	ite	ne
 8000b26:	2301      	movne	r3, #1
 8000b28:	2300      	moveq	r3, #0
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <_ZL13MX_TIM15_Initv+0xa0>
  {
    Error_Handler();
 8000b30:	f000 f902 	bl	8000d38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000b34:	2370      	movs	r3, #112	; 0x70
 8000b36:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b40:	2300      	movs	r3, #0
 8000b42:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b54:	2200      	movs	r2, #0
 8000b56:	4619      	mov	r1, r3
 8000b58:	4822      	ldr	r0, [pc, #136]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000b5a:	f003 fadb 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	bf14      	ite	ne
 8000b64:	2301      	movne	r3, #1
 8000b66:	2300      	moveq	r3, #0
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <_ZL13MX_TIM15_Initv+0xde>
  {
    Error_Handler();
 8000b6e:	f000 f8e3 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b76:	2204      	movs	r2, #4
 8000b78:	4619      	mov	r1, r3
 8000b7a:	481a      	ldr	r0, [pc, #104]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000b7c:	f003 faca 	bl	8004114 <HAL_TIM_PWM_ConfigChannel>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	bf14      	ite	ne
 8000b86:	2301      	movne	r3, #1
 8000b88:	2300      	moveq	r3, #0
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <_ZL13MX_TIM15_Initv+0x100>
  {
    Error_Handler();
 8000b90:	f000 f8d2 	bl	8000d38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ba8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	4619      	mov	r1, r3
 8000bba:	480a      	ldr	r0, [pc, #40]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000bbc:	f004 f860 	bl	8004c80 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	bf14      	ite	ne
 8000bc6:	2301      	movne	r3, #1
 8000bc8:	2300      	moveq	r3, #0
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <_ZL13MX_TIM15_Initv+0x140>
  {
    Error_Handler();
 8000bd0:	f000 f8b2 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000bd4:	4803      	ldr	r0, [pc, #12]	; (8000be4 <_ZL13MX_TIM15_Initv+0x150>)
 8000bd6:	f000 fa11 	bl	8000ffc <HAL_TIM_MspPostInit>

}
 8000bda:	bf00      	nop
 8000bdc:	3758      	adds	r7, #88	; 0x58
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000240 	.word	0x20000240
 8000be8:	40014000 	.word	0x40014000

08000bec <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000bf2:	4a17      	ldr	r2, [pc, #92]	; (8000c50 <_ZL19MX_USART1_UART_Initv+0x64>)
 8000bf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000bf8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c12:	220c      	movs	r2, #12
 8000c14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c22:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c2e:	4807      	ldr	r0, [pc, #28]	; (8000c4c <_ZL19MX_USART1_UART_Initv+0x60>)
 8000c30:	f004 f89e 	bl	8004d70 <HAL_UART_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	bf14      	ite	ne
 8000c3a:	2301      	movne	r3, #1
 8000c3c:	2300      	moveq	r3, #0
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 8000c44:	f000 f878 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	200002d0 	.word	0x200002d0
 8000c50:	40013800 	.word	0x40013800

08000c54 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c5a:	4b10      	ldr	r3, [pc, #64]	; (8000c9c <_ZL11MX_DMA_Initv+0x48>)
 8000c5c:	695b      	ldr	r3, [r3, #20]
 8000c5e:	4a0f      	ldr	r2, [pc, #60]	; (8000c9c <_ZL11MX_DMA_Initv+0x48>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6153      	str	r3, [r2, #20]
 8000c66:	4b0d      	ldr	r3, [pc, #52]	; (8000c9c <_ZL11MX_DMA_Initv+0x48>)
 8000c68:	695b      	ldr	r3, [r3, #20]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2100      	movs	r1, #0
 8000c76:	200c      	movs	r0, #12
 8000c78:	f000 fe3f 	bl	80018fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000c7c:	200c      	movs	r0, #12
 8000c7e:	f000 fe58 	bl	8001932 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2100      	movs	r1, #0
 8000c86:	200d      	movs	r0, #13
 8000c88:	f000 fe37 	bl	80018fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c8c:	200d      	movs	r0, #13
 8000c8e:	f000 fe50 	bl	8001932 <HAL_NVIC_EnableIRQ>

}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40021000 	.word	0x40021000

08000ca0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca6:	f107 030c 	add.w	r3, r7, #12
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
 8000cb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cb6:	4b1f      	ldr	r3, [pc, #124]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	4a1e      	ldr	r2, [pc, #120]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cc0:	6153      	str	r3, [r2, #20]
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	4a18      	ldr	r2, [pc, #96]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cd8:	6153      	str	r3, [r2, #20]
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000ce8:	695b      	ldr	r3, [r3, #20]
 8000cea:	4a12      	ldr	r2, [pc, #72]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cf0:	6153      	str	r3, [r2, #20]
 8000cf2:	4b10      	ldr	r3, [pc, #64]	; (8000d34 <_ZL12MX_GPIO_Initv+0x94>)
 8000cf4:	695b      	ldr	r3, [r3, #20]
 8000cf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ACTIVE1_Pin|ACTIVE2_Pin, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f248 0120 	movw	r1, #32800	; 0x8020
 8000d04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d08:	f001 f974 	bl	8001ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACTIVE1_Pin ACTIVE2_Pin */
  GPIO_InitStruct.Pin = ACTIVE1_Pin|ACTIVE2_Pin;
 8000d0c:	f248 0320 	movw	r3, #32800	; 0x8020
 8000d10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d12:	2301      	movs	r3, #1
 8000d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	f107 030c 	add.w	r3, r7, #12
 8000d22:	4619      	mov	r1, r3
 8000d24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d28:	f000 fff2 	bl	8001d10 <HAL_GPIO_Init>

}
 8000d2c:	bf00      	nop
 8000d2e:	3720      	adds	r7, #32
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40021000 	.word	0x40021000

08000d38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d40:	e7fe      	b.n	8000d40 <Error_Handler+0x8>
	...

08000d44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <HAL_MspInit+0x44>)
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	; (8000d88 <HAL_MspInit+0x44>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6193      	str	r3, [r2, #24]
 8000d56:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <HAL_MspInit+0x44>)
 8000d58:	699b      	ldr	r3, [r3, #24]
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d62:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <HAL_MspInit+0x44>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <HAL_MspInit+0x44>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	61d3      	str	r3, [r2, #28]
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_MspInit+0x44>)
 8000d70:	69db      	ldr	r3, [r3, #28]
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40021000 	.word	0x40021000

08000d8c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08a      	sub	sp, #40	; 0x28
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
 8000da2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a18      	ldr	r2, [pc, #96]	; (8000e0c <HAL_CAN_MspInit+0x80>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d129      	bne.n	8000e02 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000dae:	4b18      	ldr	r3, [pc, #96]	; (8000e10 <HAL_CAN_MspInit+0x84>)
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	4a17      	ldr	r2, [pc, #92]	; (8000e10 <HAL_CAN_MspInit+0x84>)
 8000db4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000db8:	61d3      	str	r3, [r2, #28]
 8000dba:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <HAL_CAN_MspInit+0x84>)
 8000dbc:	69db      	ldr	r3, [r3, #28]
 8000dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc6:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_CAN_MspInit+0x84>)
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	4a11      	ldr	r2, [pc, #68]	; (8000e10 <HAL_CAN_MspInit+0x84>)
 8000dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd0:	6153      	str	r3, [r2, #20]
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	; (8000e10 <HAL_CAN_MspInit+0x84>)
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000dde:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000df0:	2309      	movs	r3, #9
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dfe:	f000 ff87 	bl	8001d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000e02:	bf00      	nop
 8000e04:	3728      	adds	r7, #40	; 0x28
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40006400 	.word	0x40006400
 8000e10:	40021000 	.word	0x40021000

08000e14 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08a      	sub	sp, #40	; 0x28
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
 8000e2a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a2b      	ldr	r2, [pc, #172]	; (8000ee0 <HAL_SPI_MspInit+0xcc>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d14f      	bne.n	8000ed6 <HAL_SPI_MspInit+0xc2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e36:	4b2b      	ldr	r3, [pc, #172]	; (8000ee4 <HAL_SPI_MspInit+0xd0>)
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	4a2a      	ldr	r2, [pc, #168]	; (8000ee4 <HAL_SPI_MspInit+0xd0>)
 8000e3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e40:	6193      	str	r3, [r2, #24]
 8000e42:	4b28      	ldr	r3, [pc, #160]	; (8000ee4 <HAL_SPI_MspInit+0xd0>)
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4e:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <HAL_SPI_MspInit+0xd0>)
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	4a24      	ldr	r2, [pc, #144]	; (8000ee4 <HAL_SPI_MspInit+0xd0>)
 8000e54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e58:	6153      	str	r3, [r2, #20]
 8000e5a:	4b22      	ldr	r3, [pc, #136]	; (8000ee4 <HAL_SPI_MspInit+0xd0>)
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000e66:	2328      	movs	r3, #40	; 0x28
 8000e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e72:	2303      	movs	r3, #3
 8000e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e76:	2305      	movs	r3, #5
 8000e78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4819      	ldr	r0, [pc, #100]	; (8000ee8 <HAL_SPI_MspInit+0xd4>)
 8000e82:	f000 ff45 	bl	8001d10 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000e86:	4b19      	ldr	r3, [pc, #100]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000e88:	4a19      	ldr	r2, [pc, #100]	; (8000ef0 <HAL_SPI_MspInit+0xdc>)
 8000e8a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e8c:	4b17      	ldr	r3, [pc, #92]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000e8e:	2210      	movs	r2, #16
 8000e90:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e92:	4b16      	ldr	r3, [pc, #88]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e98:	4b14      	ldr	r3, [pc, #80]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000e9a:	2280      	movs	r2, #128	; 0x80
 8000e9c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000ea0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ea4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ea6:	4b11      	ldr	r3, [pc, #68]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000ea8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000eac:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000eae:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000eba:	480c      	ldr	r0, [pc, #48]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000ebc:	f000 fd53 	bl	8001966 <HAL_DMA_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <HAL_SPI_MspInit+0xb6>
    {
      Error_Handler();
 8000ec6:	f7ff ff37 	bl	8000d38 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000ece:	655a      	str	r2, [r3, #84]	; 0x54
 8000ed0:	4a06      	ldr	r2, [pc, #24]	; (8000eec <HAL_SPI_MspInit+0xd8>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000ed6:	bf00      	nop
 8000ed8:	3728      	adds	r7, #40	; 0x28
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40013000 	.word	0x40013000
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	48000400 	.word	0x48000400
 8000eec:	20000118 	.word	0x20000118
 8000ef0:	40020030 	.word	0x40020030

08000ef4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a38      	ldr	r2, [pc, #224]	; (8000fe4 <HAL_TIM_PWM_MspInit+0xf0>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d134      	bne.n	8000f70 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f06:	4b38      	ldr	r3, [pc, #224]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a37      	ldr	r2, [pc, #220]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000f0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b35      	ldr	r3, [pc, #212]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8000f1e:	4b33      	ldr	r3, [pc, #204]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f20:	4a33      	ldr	r2, [pc, #204]	; (8000ff0 <HAL_TIM_PWM_MspInit+0xfc>)
 8000f22:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f24:	4b31      	ldr	r3, [pc, #196]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f26:	2210      	movs	r2, #16
 8000f28:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f2a:	4b30      	ldr	r3, [pc, #192]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f30:	4b2e      	ldr	r3, [pc, #184]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f32:	2280      	movs	r2, #128	; 0x80
 8000f34:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f36:	4b2d      	ldr	r3, [pc, #180]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f3c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f3e:	4b2b      	ldr	r3, [pc, #172]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000f44:	4b29      	ldr	r3, [pc, #164]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000f4a:	4b28      	ldr	r3, [pc, #160]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f4c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000f50:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000f52:	4826      	ldr	r0, [pc, #152]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f54:	f000 fd07 	bl	8001966 <HAL_DMA_Init>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <HAL_TIM_PWM_MspInit+0x6e>
    {
      Error_Handler();
 8000f5e:	f7ff feeb 	bl	8000d38 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a21      	ldr	r2, [pc, #132]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f66:	625a      	str	r2, [r3, #36]	; 0x24
 8000f68:	4a20      	ldr	r2, [pc, #128]	; (8000fec <HAL_TIM_PWM_MspInit+0xf8>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8000f6e:	e034      	b.n	8000fda <HAL_TIM_PWM_MspInit+0xe6>
  else if(htim_pwm->Instance==TIM2)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f78:	d10c      	bne.n	8000f94 <HAL_TIM_PWM_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	4a1a      	ldr	r2, [pc, #104]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	61d3      	str	r3, [r2, #28]
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	613b      	str	r3, [r7, #16]
 8000f90:	693b      	ldr	r3, [r7, #16]
}
 8000f92:	e022      	b.n	8000fda <HAL_TIM_PWM_MspInit+0xe6>
  else if(htim_pwm->Instance==TIM3)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a16      	ldr	r2, [pc, #88]	; (8000ff4 <HAL_TIM_PWM_MspInit+0x100>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d10c      	bne.n	8000fb8 <HAL_TIM_PWM_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	4a11      	ldr	r2, [pc, #68]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	61d3      	str	r3, [r2, #28]
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000fac:	69db      	ldr	r3, [r3, #28]
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
}
 8000fb6:	e010      	b.n	8000fda <HAL_TIM_PWM_MspInit+0xe6>
  else if(htim_pwm->Instance==TIM15)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a0e      	ldr	r2, [pc, #56]	; (8000ff8 <HAL_TIM_PWM_MspInit+0x104>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d10b      	bne.n	8000fda <HAL_TIM_PWM_MspInit+0xe6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000fc2:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	4a08      	ldr	r2, [pc, #32]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fcc:	6193      	str	r3, [r2, #24]
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <HAL_TIM_PWM_MspInit+0xf4>)
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
}
 8000fda:	bf00      	nop
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40012c00 	.word	0x40012c00
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	2000028c 	.word	0x2000028c
 8000ff0:	4002001c 	.word	0x4002001c
 8000ff4:	40000400 	.word	0x40000400
 8000ff8:	40014000 	.word	0x40014000

08000ffc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08c      	sub	sp, #48	; 0x30
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 031c 	add.w	r3, r7, #28
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a5d      	ldr	r2, [pc, #372]	; (8001190 <HAL_TIM_MspPostInit+0x194>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d11e      	bne.n	800105c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	4b5d      	ldr	r3, [pc, #372]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	4a5c      	ldr	r2, [pc, #368]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 8001024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001028:	6153      	str	r3, [r2, #20]
 800102a:	4b5a      	ldr	r3, [pc, #360]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001032:	61bb      	str	r3, [r7, #24]
 8001034:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800103a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001048:	2306      	movs	r3, #6
 800104a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	4619      	mov	r1, r3
 8001052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001056:	f000 fe5b 	bl	8001d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800105a:	e095      	b.n	8001188 <HAL_TIM_MspPostInit+0x18c>
  else if(htim->Instance==TIM2)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001064:	d12f      	bne.n	80010c6 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	4b4b      	ldr	r3, [pc, #300]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a4a      	ldr	r2, [pc, #296]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 800106c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b48      	ldr	r3, [pc, #288]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800107e:	2303      	movs	r3, #3
 8001080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	2302      	movs	r3, #2
 8001084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800108e:	2301      	movs	r3, #1
 8001090:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 031c 	add.w	r3, r7, #28
 8001096:	4619      	mov	r1, r3
 8001098:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800109c:	f000 fe38 	bl	8001d10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010a0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	2302      	movs	r3, #2
 80010a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2300      	movs	r3, #0
 80010b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 80010b2:	230a      	movs	r3, #10
 80010b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b6:	f107 031c 	add.w	r3, r7, #28
 80010ba:	4619      	mov	r1, r3
 80010bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010c0:	f000 fe26 	bl	8001d10 <HAL_GPIO_Init>
}
 80010c4:	e060      	b.n	8001188 <HAL_TIM_MspPostInit+0x18c>
  else if(htim->Instance==TIM3)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a33      	ldr	r2, [pc, #204]	; (8001198 <HAL_TIM_MspPostInit+0x19c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d139      	bne.n	8001144 <HAL_TIM_MspPostInit+0x148>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d0:	4b30      	ldr	r3, [pc, #192]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 80010d2:	695b      	ldr	r3, [r3, #20]
 80010d4:	4a2f      	ldr	r2, [pc, #188]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 80010d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010da:	6153      	str	r3, [r2, #20]
 80010dc:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e8:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	4a29      	ldr	r2, [pc, #164]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 80010ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010f2:	6153      	str	r3, [r2, #20]
 80010f4:	4b27      	ldr	r3, [pc, #156]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001100:	2350      	movs	r3, #80	; 0x50
 8001102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001110:	2302      	movs	r3, #2
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4619      	mov	r1, r3
 800111a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111e:	f000 fdf7 	bl	8001d10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001122:	2303      	movs	r3, #3
 8001124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001132:	2302      	movs	r3, #2
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001136:	f107 031c 	add.w	r3, r7, #28
 800113a:	4619      	mov	r1, r3
 800113c:	4817      	ldr	r0, [pc, #92]	; (800119c <HAL_TIM_MspPostInit+0x1a0>)
 800113e:	f000 fde7 	bl	8001d10 <HAL_GPIO_Init>
}
 8001142:	e021      	b.n	8001188 <HAL_TIM_MspPostInit+0x18c>
  else if(htim->Instance==TIM15)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a15      	ldr	r2, [pc, #84]	; (80011a0 <HAL_TIM_MspPostInit+0x1a4>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d11c      	bne.n	8001188 <HAL_TIM_MspPostInit+0x18c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	4a10      	ldr	r2, [pc, #64]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 8001154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001158:	6153      	str	r3, [r2, #20]
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HAL_TIM_MspPostInit+0x198>)
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001166:	230c      	movs	r3, #12
 8001168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116a:	2302      	movs	r3, #2
 800116c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8001176:	2309      	movs	r3, #9
 8001178:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 031c 	add.w	r3, r7, #28
 800117e:	4619      	mov	r1, r3
 8001180:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001184:	f000 fdc4 	bl	8001d10 <HAL_GPIO_Init>
}
 8001188:	bf00      	nop
 800118a:	3730      	adds	r7, #48	; 0x30
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40012c00 	.word	0x40012c00
 8001194:	40021000 	.word	0x40021000
 8001198:	40000400 	.word	0x40000400
 800119c:	48000400 	.word	0x48000400
 80011a0:	40014000 	.word	0x40014000

080011a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	; 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a17      	ldr	r2, [pc, #92]	; (8001220 <HAL_UART_MspInit+0x7c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d127      	bne.n	8001216 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <HAL_UART_MspInit+0x80>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	4a16      	ldr	r2, [pc, #88]	; (8001224 <HAL_UART_MspInit+0x80>)
 80011cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d0:	6193      	str	r3, [r2, #24]
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <HAL_UART_MspInit+0x80>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <HAL_UART_MspInit+0x80>)
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	4a10      	ldr	r2, [pc, #64]	; (8001224 <HAL_UART_MspInit+0x80>)
 80011e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e8:	6153      	str	r3, [r2, #20]
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <HAL_UART_MspInit+0x80>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011f6:	23c0      	movs	r3, #192	; 0xc0
 80011f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001206:	2307      	movs	r3, #7
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	4805      	ldr	r0, [pc, #20]	; (8001228 <HAL_UART_MspInit+0x84>)
 8001212:	f000 fd7d 	bl	8001d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001216:	bf00      	nop
 8001218:	3728      	adds	r7, #40	; 0x28
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40013800 	.word	0x40013800
 8001224:	40021000 	.word	0x40021000
 8001228:	48000400 	.word	0x48000400

0800122c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <NMI_Handler+0x4>

08001232 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001236:	e7fe      	b.n	8001236 <HardFault_Handler+0x4>

08001238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800123c:	e7fe      	b.n	800123c <MemManage_Handler+0x4>

0800123e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001242:	e7fe      	b.n	8001242 <BusFault_Handler+0x4>

08001244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001248:	e7fe      	b.n	8001248 <UsageFault_Handler+0x4>

0800124a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001278:	f000 f898 	bl	80013ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001284:	4802      	ldr	r0, [pc, #8]	; (8001290 <DMA1_Channel2_IRQHandler+0x10>)
 8001286:	f000 fc52 	bl	8001b2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	2000028c 	.word	0x2000028c

08001294 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <DMA1_Channel3_IRQHandler+0x10>)
 800129a:	f000 fc48 	bl	8001b2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000118 	.word	0x20000118

080012a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <SystemInit+0x20>)
 80012ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012b2:	4a05      	ldr	r2, [pc, #20]	; (80012c8 <SystemInit+0x20>)
 80012b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001304 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d0:	480d      	ldr	r0, [pc, #52]	; (8001308 <LoopForever+0x6>)
  ldr r1, =_edata
 80012d2:	490e      	ldr	r1, [pc, #56]	; (800130c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012d4:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <LoopForever+0xe>)
  movs r3, #0
 80012d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d8:	e002      	b.n	80012e0 <LoopCopyDataInit>

080012da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012de:	3304      	adds	r3, #4

080012e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e4:	d3f9      	bcc.n	80012da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e6:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012e8:	4c0b      	ldr	r4, [pc, #44]	; (8001318 <LoopForever+0x16>)
  movs r3, #0
 80012ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ec:	e001      	b.n	80012f2 <LoopFillZerobss>

080012ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f0:	3204      	adds	r2, #4

080012f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f4:	d3fb      	bcc.n	80012ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012f6:	f7ff ffd7 	bl	80012a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012fa:	f004 f871 	bl	80053e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012fe:	f7ff f851 	bl	80003a4 <main>

08001302 <LoopForever>:

LoopForever:
    b LoopForever
 8001302:	e7fe      	b.n	8001302 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001304:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001310:	08005568 	.word	0x08005568
  ldr r2, =_sbss
 8001314:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001318:	20000360 	.word	0x20000360

0800131c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC1_2_IRQHandler>
	...

08001320 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001324:	4b08      	ldr	r3, [pc, #32]	; (8001348 <HAL_Init+0x28>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a07      	ldr	r2, [pc, #28]	; (8001348 <HAL_Init+0x28>)
 800132a:	f043 0310 	orr.w	r3, r3, #16
 800132e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001330:	2003      	movs	r0, #3
 8001332:	f000 fad7 	bl	80018e4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001336:	200f      	movs	r0, #15
 8001338:	f000 f808 	bl	800134c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800133c:	f7ff fd02 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40022000 	.word	0x40022000

0800134c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_InitTick+0x54>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <HAL_InitTick+0x58>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001362:	fbb3 f3f1 	udiv	r3, r3, r1
 8001366:	fbb2 f3f3 	udiv	r3, r2, r3
 800136a:	4618      	mov	r0, r3
 800136c:	f000 faef 	bl	800194e <HAL_SYSTICK_Config>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e00e      	b.n	8001398 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	d80a      	bhi.n	8001396 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001380:	2200      	movs	r2, #0
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	f04f 30ff 	mov.w	r0, #4294967295
 8001388:	f000 fab7 	bl	80018fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800138c:	4a06      	ldr	r2, [pc, #24]	; (80013a8 <HAL_InitTick+0x5c>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001392:	2300      	movs	r3, #0
 8001394:	e000      	b.n	8001398 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000008 	.word	0x20000008
 80013a8:	20000004 	.word	0x20000004

080013ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <HAL_IncTick+0x20>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <HAL_IncTick+0x24>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	4a04      	ldr	r2, [pc, #16]	; (80013d0 <HAL_IncTick+0x24>)
 80013be:	6013      	str	r3, [r2, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000008 	.word	0x20000008
 80013d0:	20000354 	.word	0x20000354

080013d4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  return uwTick;  
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <HAL_GetTick+0x14>)
 80013da:	681b      	ldr	r3, [r3, #0]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000354 	.word	0x20000354

080013ec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f4:	f7ff ffee 	bl	80013d4 <HAL_GetTick>
 80013f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001404:	d005      	beq.n	8001412 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001406:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <HAL_Delay+0x44>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4413      	add	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001412:	bf00      	nop
 8001414:	f7ff ffde 	bl	80013d4 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	429a      	cmp	r2, r3
 8001422:	d8f7      	bhi.n	8001414 <HAL_Delay+0x28>
  {
  }
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000008 	.word	0x20000008

08001434 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e0ed      	b.n	8001622 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f893 3020 	ldrb.w	r3, [r3, #32]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d102      	bne.n	8001458 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff fc9a 	bl	8000d8c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0201 	orr.w	r2, r2, #1
 8001466:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001468:	f7ff ffb4 	bl	80013d4 <HAL_GetTick>
 800146c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800146e:	e012      	b.n	8001496 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001470:	f7ff ffb0 	bl	80013d4 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b0a      	cmp	r3, #10
 800147c:	d90b      	bls.n	8001496 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001482:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2205      	movs	r2, #5
 800148e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e0c5      	b.n	8001622 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0e5      	beq.n	8001470 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f022 0202 	bic.w	r2, r2, #2
 80014b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014b4:	f7ff ff8e 	bl	80013d4 <HAL_GetTick>
 80014b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014ba:	e012      	b.n	80014e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014bc:	f7ff ff8a 	bl	80013d4 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b0a      	cmp	r3, #10
 80014c8:	d90b      	bls.n	80014e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2205      	movs	r2, #5
 80014da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e09f      	b.n	8001622 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0302 	and.w	r3, r3, #2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1e5      	bne.n	80014bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	7e1b      	ldrb	r3, [r3, #24]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d108      	bne.n	800150a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	e007      	b.n	800151a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001518:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	7e5b      	ldrb	r3, [r3, #25]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d108      	bne.n	8001534 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	e007      	b.n	8001544 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001542:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	7e9b      	ldrb	r3, [r3, #26]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d108      	bne.n	800155e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f042 0220 	orr.w	r2, r2, #32
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	e007      	b.n	800156e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 0220 	bic.w	r2, r2, #32
 800156c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	7edb      	ldrb	r3, [r3, #27]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d108      	bne.n	8001588 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 0210 	bic.w	r2, r2, #16
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	e007      	b.n	8001598 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f042 0210 	orr.w	r2, r2, #16
 8001596:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7f1b      	ldrb	r3, [r3, #28]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d108      	bne.n	80015b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0208 	orr.w	r2, r2, #8
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	e007      	b.n	80015c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f022 0208 	bic.w	r2, r2, #8
 80015c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7f5b      	ldrb	r3, [r3, #29]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d108      	bne.n	80015dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f042 0204 	orr.w	r2, r2, #4
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	e007      	b.n	80015ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f022 0204 	bic.w	r2, r2, #4
 80015ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	431a      	orrs	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	695b      	ldr	r3, [r3, #20]
 8001600:	ea42 0103 	orr.w	r1, r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	1e5a      	subs	r2, r3, #1
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	430a      	orrs	r2, r1
 8001610:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b084      	sub	sp, #16
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b01      	cmp	r3, #1
 800163c:	d12e      	bne.n	800169c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2202      	movs	r2, #2
 8001642:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 0201 	bic.w	r2, r2, #1
 8001654:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001656:	f7ff febd 	bl	80013d4 <HAL_GetTick>
 800165a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800165c:	e012      	b.n	8001684 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800165e:	f7ff feb9 	bl	80013d4 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b0a      	cmp	r3, #10
 800166a:	d90b      	bls.n	8001684 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001670:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2205      	movs	r2, #5
 800167c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e012      	b.n	80016aa <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1e5      	bne.n	800165e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	e006      	b.n	80016aa <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
  }
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b084      	sub	sp, #16
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d133      	bne.n	800172e <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f042 0201 	orr.w	r2, r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016d6:	f7ff fe7d 	bl	80013d4 <HAL_GetTick>
 80016da:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80016dc:	e012      	b.n	8001704 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80016de:	f7ff fe79 	bl	80013d4 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b0a      	cmp	r3, #10
 80016ea:	d90b      	bls.n	8001704 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2205      	movs	r2, #5
 80016fc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e01b      	b.n	800173c <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	d0e5      	beq.n	80016de <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 0202 	bic.w	r2, r2, #2
 8001720:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2201      	movs	r2, #1
 8001726:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	e006      	b.n	800173c <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001732:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
  }
}
 800173c:	4618      	mov	r0, r3
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001760:	4013      	ands	r3, r2
 8001762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800176c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001776:	4a04      	ldr	r2, [pc, #16]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	60d3      	str	r3, [r2, #12]
}
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	f003 0307 	and.w	r3, r3, #7
}
 800179a:	4618      	mov	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	db0b      	blt.n	80017d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	f003 021f 	and.w	r2, r3, #31
 80017c0:	4907      	ldr	r1, [pc, #28]	; (80017e0 <__NVIC_EnableIRQ+0x38>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	095b      	lsrs	r3, r3, #5
 80017c8:	2001      	movs	r0, #1
 80017ca:	fa00 f202 	lsl.w	r2, r0, r2
 80017ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000e100 	.word	0xe000e100

080017e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	6039      	str	r1, [r7, #0]
 80017ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	db0a      	blt.n	800180e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	490c      	ldr	r1, [pc, #48]	; (8001830 <__NVIC_SetPriority+0x4c>)
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	0112      	lsls	r2, r2, #4
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	440b      	add	r3, r1
 8001808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800180c:	e00a      	b.n	8001824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4908      	ldr	r1, [pc, #32]	; (8001834 <__NVIC_SetPriority+0x50>)
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	3b04      	subs	r3, #4
 800181c:	0112      	lsls	r2, r2, #4
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	440b      	add	r3, r1
 8001822:	761a      	strb	r2, [r3, #24]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	e000e100 	.word	0xe000e100
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	; 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	f1c3 0307 	rsb	r3, r3, #7
 8001852:	2b04      	cmp	r3, #4
 8001854:	bf28      	it	cs
 8001856:	2304      	movcs	r3, #4
 8001858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3304      	adds	r3, #4
 800185e:	2b06      	cmp	r3, #6
 8001860:	d902      	bls.n	8001868 <NVIC_EncodePriority+0x30>
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3b03      	subs	r3, #3
 8001866:	e000      	b.n	800186a <NVIC_EncodePriority+0x32>
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800186c:	f04f 32ff 	mov.w	r2, #4294967295
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43da      	mvns	r2, r3
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	401a      	ands	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001880:	f04f 31ff 	mov.w	r1, #4294967295
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	fa01 f303 	lsl.w	r3, r1, r3
 800188a:	43d9      	mvns	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	4313      	orrs	r3, r2
         );
}
 8001892:	4618      	mov	r0, r3
 8001894:	3724      	adds	r7, #36	; 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018b0:	d301      	bcc.n	80018b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018b2:	2301      	movs	r3, #1
 80018b4:	e00f      	b.n	80018d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018b6:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <SysTick_Config+0x40>)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018be:	210f      	movs	r1, #15
 80018c0:	f04f 30ff 	mov.w	r0, #4294967295
 80018c4:	f7ff ff8e 	bl	80017e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c8:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <SysTick_Config+0x40>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ce:	4b04      	ldr	r3, [pc, #16]	; (80018e0 <SysTick_Config+0x40>)
 80018d0:	2207      	movs	r2, #7
 80018d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	e000e010 	.word	0xe000e010

080018e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ff29 	bl	8001744 <__NVIC_SetPriorityGrouping>
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
 8001906:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800190c:	f7ff ff3e 	bl	800178c <__NVIC_GetPriorityGrouping>
 8001910:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	6978      	ldr	r0, [r7, #20]
 8001918:	f7ff ff8e 	bl	8001838 <NVIC_EncodePriority>
 800191c:	4602      	mov	r2, r0
 800191e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001922:	4611      	mov	r1, r2
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff5d 	bl	80017e4 <__NVIC_SetPriority>
}
 800192a:	bf00      	nop
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	4603      	mov	r3, r0
 800193a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800193c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff31 	bl	80017a8 <__NVIC_EnableIRQ>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f7ff ffa2 	bl	80018a0 <SysTick_Config>
 800195c:	4603      	mov	r3, r0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001966:	b580      	push	{r7, lr}
 8001968:	b084      	sub	sp, #16
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e037      	b.n	80019ec <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2202      	movs	r2, #2
 8001980:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001992:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001996:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69db      	ldr	r3, [r3, #28]
 80019be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f97e 	bl	8001cd0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2201      	movs	r2, #1
 80019de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
}  
 80019ec:	4618      	mov	r0, r3
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d101      	bne.n	8001a14 <HAL_DMA_Start_IT+0x20>
 8001a10:	2302      	movs	r3, #2
 8001a12:	e04a      	b.n	8001aaa <HAL_DMA_Start_IT+0xb6>
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2201      	movs	r2, #1
 8001a18:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d13a      	bne.n	8001a9c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2200      	movs	r2, #0
 8001a32:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0201 	bic.w	r2, r2, #1
 8001a42:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f000 f912 	bl	8001c74 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d008      	beq.n	8001a6a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f042 020e 	orr.w	r2, r2, #14
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	e00f      	b.n	8001a8a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 020a 	orr.w	r2, r2, #10
 8001a78:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0204 	bic.w	r2, r2, #4
 8001a88:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f042 0201 	orr.w	r2, r2, #1
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	e005      	b.n	8001aa8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001aa8:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b084      	sub	sp, #16
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d005      	beq.n	8001ad4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2204      	movs	r2, #4
 8001acc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	73fb      	strb	r3, [r7, #15]
 8001ad2:	e027      	b.n	8001b24 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f022 020e 	bic.w	r2, r2, #14
 8001ae2:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0201 	bic.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001afc:	2101      	movs	r1, #1
 8001afe:	fa01 f202 	lsl.w	r2, r1, r2
 8001b02:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	4798      	blx	r3
    } 
  }
  return status;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b084      	sub	sp, #16
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	409a      	lsls	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	4013      	ands	r3, r2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d024      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x72>
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d01f      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d107      	bne.n	8001b7e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f022 0204 	bic.w	r2, r2, #4
 8001b7c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b86:	2104      	movs	r1, #4
 8001b88:	fa01 f202 	lsl.w	r2, r1, r2
 8001b8c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d06a      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001b9e:	e065      	b.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d02c      	beq.n	8001c0a <HAL_DMA_IRQHandler+0xdc>
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d027      	beq.n	8001c0a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0320 	and.w	r3, r3, #32
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10b      	bne.n	8001be0 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 020a 	bic.w	r2, r2, #10
 8001bd6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be8:	2102      	movs	r1, #2
 8001bea:	fa01 f202 	lsl.w	r2, r1, r2
 8001bee:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d035      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001c08:	e030      	b.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	2208      	movs	r2, #8
 8001c10:	409a      	lsls	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d028      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d023      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 020e 	bic.w	r2, r2, #14
 8001c32:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c42:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d004      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	4798      	blx	r3
    }
  }
}  
 8001c6a:	e7ff      	b.n	8001c6c <HAL_DMA_IRQHandler+0x13e>
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c90:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b10      	cmp	r3, #16
 8001ca0:	d108      	bne.n	8001cb4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cb2:	e007      	b.n	8001cc4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	68ba      	ldr	r2, [r7, #8]
 8001cba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	60da      	str	r2, [r3, #12]
}
 8001cc4:	bf00      	nop
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <DMA_CalcBaseAndBitshift+0x34>)
 8001ce0:	4413      	add	r3, r2
 8001ce2:	4a09      	ldr	r2, [pc, #36]	; (8001d08 <DMA_CalcBaseAndBitshift+0x38>)
 8001ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce8:	091b      	lsrs	r3, r3, #4
 8001cea:	009a      	lsls	r2, r3, #2
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a06      	ldr	r2, [pc, #24]	; (8001d0c <DMA_CalcBaseAndBitshift+0x3c>)
 8001cf4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	bffdfff8 	.word	0xbffdfff8
 8001d08:	cccccccd 	.word	0xcccccccd
 8001d0c:	40020000 	.word	0x40020000

08001d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1e:	e14e      	b.n	8001fbe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	2101      	movs	r1, #1
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 8140 	beq.w	8001fb8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d005      	beq.n	8001d50 <HAL_GPIO_Init+0x40>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d130      	bne.n	8001db2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68da      	ldr	r2, [r3, #12]
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d86:	2201      	movs	r2, #1
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	091b      	lsrs	r3, r3, #4
 8001d9c:	f003 0201 	and.w	r2, r3, #1
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 0303 	and.w	r3, r3, #3
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d017      	beq.n	8001dee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	2203      	movs	r2, #3
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d123      	bne.n	8001e42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	08da      	lsrs	r2, r3, #3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3208      	adds	r2, #8
 8001e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	220f      	movs	r2, #15
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	691a      	ldr	r2, [r3, #16]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f003 0307 	and.w	r3, r3, #7
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	08da      	lsrs	r2, r3, #3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3208      	adds	r2, #8
 8001e3c:	6939      	ldr	r1, [r7, #16]
 8001e3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	4013      	ands	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 0203 	and.w	r2, r3, #3
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 809a 	beq.w	8001fb8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e84:	4b55      	ldr	r3, [pc, #340]	; (8001fdc <HAL_GPIO_Init+0x2cc>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a54      	ldr	r2, [pc, #336]	; (8001fdc <HAL_GPIO_Init+0x2cc>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b52      	ldr	r3, [pc, #328]	; (8001fdc <HAL_GPIO_Init+0x2cc>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e9c:	4a50      	ldr	r2, [pc, #320]	; (8001fe0 <HAL_GPIO_Init+0x2d0>)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	089b      	lsrs	r3, r3, #2
 8001ea2:	3302      	adds	r3, #2
 8001ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	220f      	movs	r2, #15
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ec6:	d013      	beq.n	8001ef0 <HAL_GPIO_Init+0x1e0>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a46      	ldr	r2, [pc, #280]	; (8001fe4 <HAL_GPIO_Init+0x2d4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d00d      	beq.n	8001eec <HAL_GPIO_Init+0x1dc>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a45      	ldr	r2, [pc, #276]	; (8001fe8 <HAL_GPIO_Init+0x2d8>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d007      	beq.n	8001ee8 <HAL_GPIO_Init+0x1d8>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a44      	ldr	r2, [pc, #272]	; (8001fec <HAL_GPIO_Init+0x2dc>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d101      	bne.n	8001ee4 <HAL_GPIO_Init+0x1d4>
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e006      	b.n	8001ef2 <HAL_GPIO_Init+0x1e2>
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	e004      	b.n	8001ef2 <HAL_GPIO_Init+0x1e2>
 8001ee8:	2302      	movs	r3, #2
 8001eea:	e002      	b.n	8001ef2 <HAL_GPIO_Init+0x1e2>
 8001eec:	2301      	movs	r3, #1
 8001eee:	e000      	b.n	8001ef2 <HAL_GPIO_Init+0x1e2>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	f002 0203 	and.w	r2, r2, #3
 8001ef8:	0092      	lsls	r2, r2, #2
 8001efa:	4093      	lsls	r3, r2
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f02:	4937      	ldr	r1, [pc, #220]	; (8001fe0 <HAL_GPIO_Init+0x2d0>)
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	089b      	lsrs	r3, r3, #2
 8001f08:	3302      	adds	r3, #2
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f10:	4b37      	ldr	r3, [pc, #220]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f34:	4a2e      	ldr	r2, [pc, #184]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f3a:	4b2d      	ldr	r3, [pc, #180]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4013      	ands	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f5e:	4a24      	ldr	r2, [pc, #144]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f64:	4b22      	ldr	r3, [pc, #136]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4013      	ands	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d003      	beq.n	8001f88 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f88:	4a19      	ldr	r2, [pc, #100]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f8e:	4b18      	ldr	r3, [pc, #96]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	43db      	mvns	r3, r3
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fb2:	4a0f      	ldr	r2, [pc, #60]	; (8001ff0 <HAL_GPIO_Init+0x2e0>)
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f47f aea9 	bne.w	8001d20 <HAL_GPIO_Init+0x10>
  }
}
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
 8001fd2:	371c      	adds	r7, #28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40010000 	.word	0x40010000
 8001fe4:	48000400 	.word	0x48000400
 8001fe8:	48000800 	.word	0x48000800
 8001fec:	48000c00 	.word	0x48000c00
 8001ff0:	40010400 	.word	0x40010400

08001ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	807b      	strh	r3, [r7, #2]
 8002000:	4613      	mov	r3, r2
 8002002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002004:	787b      	ldrb	r3, [r7, #1]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002010:	e002      	b.n	8002018 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002012:	887a      	ldrh	r2, [r7, #2]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800202a:	af00      	add	r7, sp, #0
 800202c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002030:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002034:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800203a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d102      	bne.n	800204a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	f001 b823 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800204a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800204e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 817d 	beq.w	800235a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002060:	4bbc      	ldr	r3, [pc, #752]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 030c 	and.w	r3, r3, #12
 8002068:	2b04      	cmp	r3, #4
 800206a:	d00c      	beq.n	8002086 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800206c:	4bb9      	ldr	r3, [pc, #740]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 030c 	and.w	r3, r3, #12
 8002074:	2b08      	cmp	r3, #8
 8002076:	d15c      	bne.n	8002132 <HAL_RCC_OscConfig+0x10e>
 8002078:	4bb6      	ldr	r3, [pc, #728]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002084:	d155      	bne.n	8002132 <HAL_RCC_OscConfig+0x10e>
 8002086:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800208a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002092:	fa93 f3a3 	rbit	r3, r3
 8002096:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800209a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209e:	fab3 f383 	clz	r3, r3
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	095b      	lsrs	r3, r3, #5
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d102      	bne.n	80020b8 <HAL_RCC_OscConfig+0x94>
 80020b2:	4ba8      	ldr	r3, [pc, #672]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	e015      	b.n	80020e4 <HAL_RCC_OscConfig+0xc0>
 80020b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020bc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80020cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020d0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80020d4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80020d8:	fa93 f3a3 	rbit	r3, r3
 80020dc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80020e0:	4b9c      	ldr	r3, [pc, #624]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80020e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020e8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80020ec:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80020f0:	fa92 f2a2 	rbit	r2, r2
 80020f4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80020f8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80020fc:	fab2 f282 	clz	r2, r2
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	f042 0220 	orr.w	r2, r2, #32
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	f002 021f 	and.w	r2, r2, #31
 800210c:	2101      	movs	r1, #1
 800210e:	fa01 f202 	lsl.w	r2, r1, r2
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	f000 811f 	beq.w	8002358 <HAL_RCC_OscConfig+0x334>
 800211a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800211e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f040 8116 	bne.w	8002358 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	f000 bfaf 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002132:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002136:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002142:	d106      	bne.n	8002152 <HAL_RCC_OscConfig+0x12e>
 8002144:	4b83      	ldr	r3, [pc, #524]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a82      	ldr	r2, [pc, #520]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 800214a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	e036      	b.n	80021c0 <HAL_RCC_OscConfig+0x19c>
 8002152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002156:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10c      	bne.n	800217c <HAL_RCC_OscConfig+0x158>
 8002162:	4b7c      	ldr	r3, [pc, #496]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a7b      	ldr	r2, [pc, #492]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002168:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	4b79      	ldr	r3, [pc, #484]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a78      	ldr	r2, [pc, #480]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002174:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	e021      	b.n	80021c0 <HAL_RCC_OscConfig+0x19c>
 800217c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002180:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800218c:	d10c      	bne.n	80021a8 <HAL_RCC_OscConfig+0x184>
 800218e:	4b71      	ldr	r3, [pc, #452]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a70      	ldr	r2, [pc, #448]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002194:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	4b6e      	ldr	r3, [pc, #440]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a6d      	ldr	r2, [pc, #436]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e00b      	b.n	80021c0 <HAL_RCC_OscConfig+0x19c>
 80021a8:	4b6a      	ldr	r3, [pc, #424]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a69      	ldr	r2, [pc, #420]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b2:	6013      	str	r3, [r2, #0]
 80021b4:	4b67      	ldr	r3, [pc, #412]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a66      	ldr	r2, [pc, #408]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021be:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021c0:	4b64      	ldr	r3, [pc, #400]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c4:	f023 020f 	bic.w	r2, r3, #15
 80021c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	495f      	ldr	r1, [pc, #380]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d059      	beq.n	800229e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ea:	f7ff f8f3 	bl	80013d4 <HAL_GetTick>
 80021ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f2:	e00a      	b.n	800220a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021f4:	f7ff f8ee 	bl	80013d4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b64      	cmp	r3, #100	; 0x64
 8002202:	d902      	bls.n	800220a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	f000 bf43 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
 800220a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800220e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002216:	fa93 f3a3 	rbit	r3, r3
 800221a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800221e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002222:	fab3 f383 	clz	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	095b      	lsrs	r3, r3, #5
 800222a:	b2db      	uxtb	r3, r3
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b01      	cmp	r3, #1
 8002234:	d102      	bne.n	800223c <HAL_RCC_OscConfig+0x218>
 8002236:	4b47      	ldr	r3, [pc, #284]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	e015      	b.n	8002268 <HAL_RCC_OscConfig+0x244>
 800223c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002240:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002244:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002248:	fa93 f3a3 	rbit	r3, r3
 800224c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002250:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002254:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002258:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002264:	4b3b      	ldr	r3, [pc, #236]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 8002266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002268:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800226c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002270:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002274:	fa92 f2a2 	rbit	r2, r2
 8002278:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800227c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002280:	fab2 f282 	clz	r2, r2
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	f042 0220 	orr.w	r2, r2, #32
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	f002 021f 	and.w	r2, r2, #31
 8002290:	2101      	movs	r1, #1
 8002292:	fa01 f202 	lsl.w	r2, r1, r2
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0ab      	beq.n	80021f4 <HAL_RCC_OscConfig+0x1d0>
 800229c:	e05d      	b.n	800235a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229e:	f7ff f899 	bl	80013d4 <HAL_GetTick>
 80022a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a6:	e00a      	b.n	80022be <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022a8:	f7ff f894 	bl	80013d4 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b64      	cmp	r3, #100	; 0x64
 80022b6:	d902      	bls.n	80022be <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	f000 bee9 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
 80022be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022c2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80022ca:	fa93 f3a3 	rbit	r3, r3
 80022ce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80022d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d6:	fab3 f383 	clz	r3, r3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	095b      	lsrs	r3, r3, #5
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d102      	bne.n	80022f0 <HAL_RCC_OscConfig+0x2cc>
 80022ea:	4b1a      	ldr	r3, [pc, #104]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	e015      	b.n	800231c <HAL_RCC_OscConfig+0x2f8>
 80022f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022f4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80022fc:	fa93 f3a3 	rbit	r3, r3
 8002300:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002304:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002308:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800230c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002310:	fa93 f3a3 	rbit	r3, r3
 8002314:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002318:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <HAL_RCC_OscConfig+0x330>)
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002320:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002324:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002328:	fa92 f2a2 	rbit	r2, r2
 800232c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002330:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002334:	fab2 f282 	clz	r2, r2
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	f042 0220 	orr.w	r2, r2, #32
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	f002 021f 	and.w	r2, r2, #31
 8002344:	2101      	movs	r1, #1
 8002346:	fa01 f202 	lsl.w	r2, r1, r2
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1ab      	bne.n	80022a8 <HAL_RCC_OscConfig+0x284>
 8002350:	e003      	b.n	800235a <HAL_RCC_OscConfig+0x336>
 8002352:	bf00      	nop
 8002354:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800235e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 817d 	beq.w	800266a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002370:	4ba6      	ldr	r3, [pc, #664]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00b      	beq.n	8002394 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800237c:	4ba3      	ldr	r3, [pc, #652]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	2b08      	cmp	r3, #8
 8002386:	d172      	bne.n	800246e <HAL_RCC_OscConfig+0x44a>
 8002388:	4ba0      	ldr	r3, [pc, #640]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d16c      	bne.n	800246e <HAL_RCC_OscConfig+0x44a>
 8002394:	2302      	movs	r3, #2
 8002396:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80023a6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023aa:	fab3 f383 	clz	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	095b      	lsrs	r3, r3, #5
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d102      	bne.n	80023c4 <HAL_RCC_OscConfig+0x3a0>
 80023be:	4b93      	ldr	r3, [pc, #588]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	e013      	b.n	80023ec <HAL_RCC_OscConfig+0x3c8>
 80023c4:	2302      	movs	r3, #2
 80023c6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ca:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80023ce:	fa93 f3a3 	rbit	r3, r3
 80023d2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80023d6:	2302      	movs	r3, #2
 80023d8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80023dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80023e0:	fa93 f3a3 	rbit	r3, r3
 80023e4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80023e8:	4b88      	ldr	r3, [pc, #544]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	2202      	movs	r2, #2
 80023ee:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80023f2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80023f6:	fa92 f2a2 	rbit	r2, r2
 80023fa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80023fe:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002402:	fab2 f282 	clz	r2, r2
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	f042 0220 	orr.w	r2, r2, #32
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	f002 021f 	and.w	r2, r2, #31
 8002412:	2101      	movs	r1, #1
 8002414:	fa01 f202 	lsl.w	r2, r1, r2
 8002418:	4013      	ands	r3, r2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <HAL_RCC_OscConfig+0x410>
 800241e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002422:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d002      	beq.n	8002434 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	f000 be2e 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002434:	4b75      	ldr	r3, [pc, #468]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002440:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	21f8      	movs	r1, #248	; 0xf8
 800244a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002452:	fa91 f1a1 	rbit	r1, r1
 8002456:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800245a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800245e:	fab1 f181 	clz	r1, r1
 8002462:	b2c9      	uxtb	r1, r1
 8002464:	408b      	lsls	r3, r1
 8002466:	4969      	ldr	r1, [pc, #420]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 8002468:	4313      	orrs	r3, r2
 800246a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800246c:	e0fd      	b.n	800266a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800246e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002472:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 8088 	beq.w	8002590 <HAL_RCC_OscConfig+0x56c>
 8002480:	2301      	movs	r3, #1
 8002482:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002486:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800248a:	fa93 f3a3 	rbit	r3, r3
 800248e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002492:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002496:	fab3 f383 	clz	r3, r3
 800249a:	b2db      	uxtb	r3, r3
 800249c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	461a      	mov	r2, r3
 80024a8:	2301      	movs	r3, #1
 80024aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ac:	f7fe ff92 	bl	80013d4 <HAL_GetTick>
 80024b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b4:	e00a      	b.n	80024cc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b6:	f7fe ff8d 	bl	80013d4 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d902      	bls.n	80024cc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	f000 bde2 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
 80024cc:	2302      	movs	r3, #2
 80024ce:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80024d6:	fa93 f3a3 	rbit	r3, r3
 80024da:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80024de:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e2:	fab3 f383 	clz	r3, r3
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	095b      	lsrs	r3, r3, #5
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d102      	bne.n	80024fc <HAL_RCC_OscConfig+0x4d8>
 80024f6:	4b45      	ldr	r3, [pc, #276]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	e013      	b.n	8002524 <HAL_RCC_OscConfig+0x500>
 80024fc:	2302      	movs	r3, #2
 80024fe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800250e:	2302      	movs	r3, #2
 8002510:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002514:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002518:	fa93 f3a3 	rbit	r3, r3
 800251c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002520:	4b3a      	ldr	r3, [pc, #232]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	2202      	movs	r2, #2
 8002526:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800252a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800252e:	fa92 f2a2 	rbit	r2, r2
 8002532:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002536:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800253a:	fab2 f282 	clz	r2, r2
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	f042 0220 	orr.w	r2, r2, #32
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	f002 021f 	and.w	r2, r2, #31
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	4013      	ands	r3, r2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0af      	beq.n	80024b6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002556:	4b2d      	ldr	r3, [pc, #180]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800255e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002562:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	21f8      	movs	r1, #248	; 0xf8
 800256c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002570:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002574:	fa91 f1a1 	rbit	r1, r1
 8002578:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800257c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002580:	fab1 f181 	clz	r1, r1
 8002584:	b2c9      	uxtb	r1, r1
 8002586:	408b      	lsls	r3, r1
 8002588:	4920      	ldr	r1, [pc, #128]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 800258a:	4313      	orrs	r3, r2
 800258c:	600b      	str	r3, [r1, #0]
 800258e:	e06c      	b.n	800266a <HAL_RCC_OscConfig+0x646>
 8002590:	2301      	movs	r3, #1
 8002592:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002596:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80025a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	461a      	mov	r2, r3
 80025b8:	2300      	movs	r3, #0
 80025ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025bc:	f7fe ff0a 	bl	80013d4 <HAL_GetTick>
 80025c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c4:	e00a      	b.n	80025dc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c6:	f7fe ff05 	bl	80013d4 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d902      	bls.n	80025dc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	f000 bd5a 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
 80025dc:	2302      	movs	r3, #2
 80025de:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80025e6:	fa93 f3a3 	rbit	r3, r3
 80025ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80025ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	095b      	lsrs	r3, r3, #5
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b01      	cmp	r3, #1
 8002604:	d104      	bne.n	8002610 <HAL_RCC_OscConfig+0x5ec>
 8002606:	4b01      	ldr	r3, [pc, #4]	; (800260c <HAL_RCC_OscConfig+0x5e8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	e015      	b.n	8002638 <HAL_RCC_OscConfig+0x614>
 800260c:	40021000 	.word	0x40021000
 8002610:	2302      	movs	r3, #2
 8002612:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002616:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800261a:	fa93 f3a3 	rbit	r3, r3
 800261e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002622:	2302      	movs	r3, #2
 8002624:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002628:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800262c:	fa93 f3a3 	rbit	r3, r3
 8002630:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002634:	4bc8      	ldr	r3, [pc, #800]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	2202      	movs	r2, #2
 800263a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800263e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002642:	fa92 f2a2 	rbit	r2, r2
 8002646:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800264a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800264e:	fab2 f282 	clz	r2, r2
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	f042 0220 	orr.w	r2, r2, #32
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	f002 021f 	and.w	r2, r2, #31
 800265e:	2101      	movs	r1, #1
 8002660:	fa01 f202 	lsl.w	r2, r1, r2
 8002664:	4013      	ands	r3, r2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1ad      	bne.n	80025c6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800266a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800266e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0308 	and.w	r3, r3, #8
 800267a:	2b00      	cmp	r3, #0
 800267c:	f000 8110 	beq.w	80028a0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002684:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d079      	beq.n	8002784 <HAL_RCC_OscConfig+0x760>
 8002690:	2301      	movs	r3, #1
 8002692:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002696:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800269a:	fa93 f3a3 	rbit	r3, r3
 800269e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80026a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	461a      	mov	r2, r3
 80026ae:	4bab      	ldr	r3, [pc, #684]	; (800295c <HAL_RCC_OscConfig+0x938>)
 80026b0:	4413      	add	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	461a      	mov	r2, r3
 80026b6:	2301      	movs	r3, #1
 80026b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ba:	f7fe fe8b 	bl	80013d4 <HAL_GetTick>
 80026be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026c2:	e00a      	b.n	80026da <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c4:	f7fe fe86 	bl	80013d4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d902      	bls.n	80026da <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	f000 bcdb 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
 80026da:	2302      	movs	r3, #2
 80026dc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80026e4:	fa93 f3a3 	rbit	r3, r3
 80026e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80026ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80026f4:	2202      	movs	r2, #2
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026fc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	fa93 f2a3 	rbit	r2, r3
 8002706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800270a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002714:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002718:	2202      	movs	r2, #2
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002720:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	fa93 f2a3 	rbit	r2, r3
 800272a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800272e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002732:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002734:	4b88      	ldr	r3, [pc, #544]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 8002736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002738:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800273c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002740:	2102      	movs	r1, #2
 8002742:	6019      	str	r1, [r3, #0]
 8002744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002748:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	fa93 f1a3 	rbit	r1, r3
 8002752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002756:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800275a:	6019      	str	r1, [r3, #0]
  return result;
 800275c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002760:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	fab3 f383 	clz	r3, r3
 800276a:	b2db      	uxtb	r3, r3
 800276c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002770:	b2db      	uxtb	r3, r3
 8002772:	f003 031f 	and.w	r3, r3, #31
 8002776:	2101      	movs	r1, #1
 8002778:	fa01 f303 	lsl.w	r3, r1, r3
 800277c:	4013      	ands	r3, r2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0a0      	beq.n	80026c4 <HAL_RCC_OscConfig+0x6a0>
 8002782:	e08d      	b.n	80028a0 <HAL_RCC_OscConfig+0x87c>
 8002784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002788:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002794:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	fa93 f2a3 	rbit	r2, r3
 800279e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80027a6:	601a      	str	r2, [r3, #0]
  return result;
 80027a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ac:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80027b0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b2:	fab3 f383 	clz	r3, r3
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b68      	ldr	r3, [pc, #416]	; (800295c <HAL_RCC_OscConfig+0x938>)
 80027bc:	4413      	add	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	461a      	mov	r2, r3
 80027c2:	2300      	movs	r3, #0
 80027c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c6:	f7fe fe05 	bl	80013d4 <HAL_GetTick>
 80027ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ce:	e00a      	b.n	80027e6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027d0:	f7fe fe00 	bl	80013d4 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d902      	bls.n	80027e6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	f000 bc55 	b.w	8003090 <HAL_RCC_OscConfig+0x106c>
 80027e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80027ee:	2202      	movs	r2, #2
 80027f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027f6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	fa93 f2a3 	rbit	r2, r3
 8002800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002804:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800280e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002812:	2202      	movs	r2, #2
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	fa93 f2a3 	rbit	r2, r3
 8002824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002828:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002832:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002836:	2202      	movs	r2, #2
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800283e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	fa93 f2a3 	rbit	r2, r3
 8002848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800284c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002850:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002852:	4b41      	ldr	r3, [pc, #260]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 8002854:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800285a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800285e:	2102      	movs	r1, #2
 8002860:	6019      	str	r1, [r3, #0]
 8002862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002866:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	fa93 f1a3 	rbit	r1, r3
 8002870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002874:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002878:	6019      	str	r1, [r3, #0]
  return result;
 800287a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800287e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800288e:	b2db      	uxtb	r3, r3
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	2101      	movs	r1, #1
 8002896:	fa01 f303 	lsl.w	r3, r1, r3
 800289a:	4013      	ands	r3, r2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d197      	bne.n	80027d0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0304 	and.w	r3, r3, #4
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 81a1 	beq.w	8002bf8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028bc:	4b26      	ldr	r3, [pc, #152]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d116      	bne.n	80028f6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c8:	4b23      	ldr	r3, [pc, #140]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	4a22      	ldr	r2, [pc, #136]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 80028ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d2:	61d3      	str	r3, [r2, #28]
 80028d4:	4b20      	ldr	r3, [pc, #128]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80028dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028e0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ea:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80028ee:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80028f0:	2301      	movs	r3, #1
 80028f2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f6:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <HAL_RCC_OscConfig+0x93c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d11a      	bne.n	8002938 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002902:	4b17      	ldr	r3, [pc, #92]	; (8002960 <HAL_RCC_OscConfig+0x93c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a16      	ldr	r2, [pc, #88]	; (8002960 <HAL_RCC_OscConfig+0x93c>)
 8002908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800290c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290e:	f7fe fd61 	bl	80013d4 <HAL_GetTick>
 8002912:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002916:	e009      	b.n	800292c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002918:	f7fe fd5c 	bl	80013d4 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b64      	cmp	r3, #100	; 0x64
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e3b1      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800292c:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <HAL_RCC_OscConfig+0x93c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0ef      	beq.n	8002918 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800293c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d10d      	bne.n	8002964 <HAL_RCC_OscConfig+0x940>
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	4a02      	ldr	r2, [pc, #8]	; (8002958 <HAL_RCC_OscConfig+0x934>)
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	6213      	str	r3, [r2, #32]
 8002954:	e03c      	b.n	80029d0 <HAL_RCC_OscConfig+0x9ac>
 8002956:	bf00      	nop
 8002958:	40021000 	.word	0x40021000
 800295c:	10908120 	.word	0x10908120
 8002960:	40007000 	.word	0x40007000
 8002964:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002968:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10c      	bne.n	800298e <HAL_RCC_OscConfig+0x96a>
 8002974:	4bc1      	ldr	r3, [pc, #772]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	4ac0      	ldr	r2, [pc, #768]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 800297a:	f023 0301 	bic.w	r3, r3, #1
 800297e:	6213      	str	r3, [r2, #32]
 8002980:	4bbe      	ldr	r3, [pc, #760]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	4abd      	ldr	r2, [pc, #756]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002986:	f023 0304 	bic.w	r3, r3, #4
 800298a:	6213      	str	r3, [r2, #32]
 800298c:	e020      	b.n	80029d0 <HAL_RCC_OscConfig+0x9ac>
 800298e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002992:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2b05      	cmp	r3, #5
 800299c:	d10c      	bne.n	80029b8 <HAL_RCC_OscConfig+0x994>
 800299e:	4bb7      	ldr	r3, [pc, #732]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	4ab6      	ldr	r2, [pc, #728]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029a4:	f043 0304 	orr.w	r3, r3, #4
 80029a8:	6213      	str	r3, [r2, #32]
 80029aa:	4bb4      	ldr	r3, [pc, #720]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	4ab3      	ldr	r2, [pc, #716]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6213      	str	r3, [r2, #32]
 80029b6:	e00b      	b.n	80029d0 <HAL_RCC_OscConfig+0x9ac>
 80029b8:	4bb0      	ldr	r3, [pc, #704]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	4aaf      	ldr	r2, [pc, #700]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029be:	f023 0301 	bic.w	r3, r3, #1
 80029c2:	6213      	str	r3, [r2, #32]
 80029c4:	4bad      	ldr	r3, [pc, #692]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	4aac      	ldr	r2, [pc, #688]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 80029ca:	f023 0304 	bic.w	r3, r3, #4
 80029ce:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 8081 	beq.w	8002ae4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f7fe fcf7 	bl	80013d4 <HAL_GetTick>
 80029e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ea:	e00b      	b.n	8002a04 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ec:	f7fe fcf2 	bl	80013d4 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e345      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
 8002a04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a08:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a14:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	fa93 f2a3 	rbit	r2, r3
 8002a1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a22:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a2c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002a30:	2202      	movs	r2, #2
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a38:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	fa93 f2a3 	rbit	r2, r3
 8002a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a46:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a4a:	601a      	str	r2, [r3, #0]
  return result;
 8002a4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a50:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	095b      	lsrs	r3, r3, #5
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	f043 0302 	orr.w	r3, r3, #2
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d102      	bne.n	8002a70 <HAL_RCC_OscConfig+0xa4c>
 8002a6a:	4b84      	ldr	r3, [pc, #528]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002a6c:	6a1b      	ldr	r3, [r3, #32]
 8002a6e:	e013      	b.n	8002a98 <HAL_RCC_OscConfig+0xa74>
 8002a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a74:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002a78:	2202      	movs	r2, #2
 8002a7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a80:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	fa93 f2a3 	rbit	r2, r3
 8002a8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a8e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	4b79      	ldr	r3, [pc, #484]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a9c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002aa0:	2102      	movs	r1, #2
 8002aa2:	6011      	str	r1, [r2, #0]
 8002aa4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002aa8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002aac:	6812      	ldr	r2, [r2, #0]
 8002aae:	fa92 f1a2 	rbit	r1, r2
 8002ab2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ab6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002aba:	6011      	str	r1, [r2, #0]
  return result;
 8002abc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ac0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002ac4:	6812      	ldr	r2, [r2, #0]
 8002ac6:	fab2 f282 	clz	r2, r2
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	f002 021f 	and.w	r2, r2, #31
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8002adc:	4013      	ands	r3, r2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d084      	beq.n	80029ec <HAL_RCC_OscConfig+0x9c8>
 8002ae2:	e07f      	b.n	8002be4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fc76 	bl	80013d4 <HAL_GetTick>
 8002ae8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aec:	e00b      	b.n	8002b06 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aee:	f7fe fc71 	bl	80013d4 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e2c4      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
 8002b06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b0a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002b0e:	2202      	movs	r2, #2
 8002b10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b16:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	fa93 f2a3 	rbit	r2, r3
 8002b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b24:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b2e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002b32:	2202      	movs	r2, #2
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b3a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	fa93 f2a3 	rbit	r2, r3
 8002b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b48:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002b4c:	601a      	str	r2, [r3, #0]
  return result;
 8002b4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b52:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002b56:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b58:	fab3 f383 	clz	r3, r3
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	095b      	lsrs	r3, r3, #5
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	f043 0302 	orr.w	r3, r3, #2
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d102      	bne.n	8002b72 <HAL_RCC_OscConfig+0xb4e>
 8002b6c:	4b43      	ldr	r3, [pc, #268]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	e013      	b.n	8002b9a <HAL_RCC_OscConfig+0xb76>
 8002b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b76:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b82:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	fa93 f2a3 	rbit	r2, r3
 8002b8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b90:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	4b39      	ldr	r3, [pc, #228]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b9e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002ba2:	2102      	movs	r1, #2
 8002ba4:	6011      	str	r1, [r2, #0]
 8002ba6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002baa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	fa92 f1a2 	rbit	r1, r2
 8002bb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bb8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002bbc:	6011      	str	r1, [r2, #0]
  return result;
 8002bbe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bc2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	fab2 f282 	clz	r2, r2
 8002bcc:	b2d2      	uxtb	r2, r2
 8002bce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	f002 021f 	and.w	r2, r2, #31
 8002bd8:	2101      	movs	r1, #1
 8002bda:	fa01 f202 	lsl.w	r2, r1, r2
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d184      	bne.n	8002aee <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002be4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d105      	bne.n	8002bf8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bec:	4b23      	ldr	r3, [pc, #140]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	4a22      	ldr	r2, [pc, #136]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002bf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bf6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bfc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 8242 	beq.w	800308e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	; (8002c7c <HAL_RCC_OscConfig+0xc58>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	f000 8213 	beq.w	800303e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	f040 8162 	bne.w	8002eee <HAL_RCC_OscConfig+0xeca>
 8002c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c2e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002c32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c3c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	fa93 f2a3 	rbit	r2, r3
 8002c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c4a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002c4e:	601a      	str	r2, [r3, #0]
  return result;
 8002c50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c54:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002c58:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5a:	fab3 f383 	clz	r3, r3
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c64:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c70:	f7fe fbb0 	bl	80013d4 <HAL_GetTick>
 8002c74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c78:	e00c      	b.n	8002c94 <HAL_RCC_OscConfig+0xc70>
 8002c7a:	bf00      	nop
 8002c7c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c80:	f7fe fba8 	bl	80013d4 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e1fd      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
 8002c94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c98:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002c9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ca0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	fa93 f2a3 	rbit	r2, r3
 8002cb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002cb8:	601a      	str	r2, [r3, #0]
  return result;
 8002cba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cbe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002cc2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	095b      	lsrs	r3, r3, #5
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d102      	bne.n	8002cde <HAL_RCC_OscConfig+0xcba>
 8002cd8:	4bb0      	ldr	r3, [pc, #704]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	e027      	b.n	8002d2e <HAL_RCC_OscConfig+0xd0a>
 8002cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002ce6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	fa93 f2a3 	rbit	r2, r3
 8002cfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cfe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d08:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002d0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d16:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	fa93 f2a3 	rbit	r2, r3
 8002d20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d24:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	4b9c      	ldr	r3, [pc, #624]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d32:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002d36:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d3a:	6011      	str	r1, [r2, #0]
 8002d3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d40:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	fa92 f1a2 	rbit	r1, r2
 8002d4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d4e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002d52:	6011      	str	r1, [r2, #0]
  return result;
 8002d54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d58:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	fab2 f282 	clz	r2, r2
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	f042 0220 	orr.w	r2, r2, #32
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	f002 021f 	and.w	r2, r2, #31
 8002d6e:	2101      	movs	r1, #1
 8002d70:	fa01 f202 	lsl.w	r2, r1, r2
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d182      	bne.n	8002c80 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d7a:	4b88      	ldr	r3, [pc, #544]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002d8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	497f      	ldr	r1, [pc, #508]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	604b      	str	r3, [r1, #4]
 8002da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002daa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002dae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	fa93 f2a3 	rbit	r2, r3
 8002dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dc2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002dc6:	601a      	str	r2, [r3, #0]
  return result;
 8002dc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dcc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002dd0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd2:	fab3 f383 	clz	r3, r3
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ddc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	461a      	mov	r2, r3
 8002de4:	2301      	movs	r3, #1
 8002de6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de8:	f7fe faf4 	bl	80013d4 <HAL_GetTick>
 8002dec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002df0:	e009      	b.n	8002e06 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002df2:	f7fe faef 	bl	80013d4 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e144      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
 8002e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e0a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002e0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e18:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	fa93 f2a3 	rbit	r2, r3
 8002e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e26:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002e2a:	601a      	str	r2, [r3, #0]
  return result;
 8002e2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e30:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002e34:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	095b      	lsrs	r3, r3, #5
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d102      	bne.n	8002e50 <HAL_RCC_OscConfig+0xe2c>
 8002e4a:	4b54      	ldr	r3, [pc, #336]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	e027      	b.n	8002ea0 <HAL_RCC_OscConfig+0xe7c>
 8002e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e54:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002e58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e62:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	fa93 f2a3 	rbit	r2, r3
 8002e6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e70:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e7a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002e7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e88:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	fa93 f2a3 	rbit	r2, r3
 8002e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e96:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	4b3f      	ldr	r3, [pc, #252]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ea4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002ea8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002eac:	6011      	str	r1, [r2, #0]
 8002eae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eb2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	fa92 f1a2 	rbit	r1, r2
 8002ebc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ec0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002ec4:	6011      	str	r1, [r2, #0]
  return result;
 8002ec6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eca:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	fab2 f282 	clz	r2, r2
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	f042 0220 	orr.w	r2, r2, #32
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	f002 021f 	and.w	r2, r2, #31
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d082      	beq.n	8002df2 <HAL_RCC_OscConfig+0xdce>
 8002eec:	e0cf      	b.n	800308e <HAL_RCC_OscConfig+0x106a>
 8002eee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ef2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002ef6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002efa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f00:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	fa93 f2a3 	rbit	r2, r3
 8002f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f0e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002f12:	601a      	str	r2, [r3, #0]
  return result;
 8002f14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f18:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002f1c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	461a      	mov	r2, r3
 8002f30:	2300      	movs	r3, #0
 8002f32:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f34:	f7fe fa4e 	bl	80013d4 <HAL_GetTick>
 8002f38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f3c:	e009      	b.n	8002f52 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f3e:	f7fe fa49 	bl	80013d4 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e09e      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
 8002f52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f56:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002f5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f64:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	fa93 f2a3 	rbit	r2, r3
 8002f6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f72:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f76:	601a      	str	r2, [r3, #0]
  return result;
 8002f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f7c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f80:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f82:	fab3 f383 	clz	r3, r3
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	095b      	lsrs	r3, r3, #5
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d104      	bne.n	8002fa0 <HAL_RCC_OscConfig+0xf7c>
 8002f96:	4b01      	ldr	r3, [pc, #4]	; (8002f9c <HAL_RCC_OscConfig+0xf78>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	e029      	b.n	8002ff0 <HAL_RCC_OscConfig+0xfcc>
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002fa8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	fa93 f2a3 	rbit	r2, r3
 8002fbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fca:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002fce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	fa93 f2a3 	rbit	r2, r3
 8002fe2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	4b2b      	ldr	r3, [pc, #172]	; (800309c <HAL_RCC_OscConfig+0x1078>)
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ff4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002ff8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002ffc:	6011      	str	r1, [r2, #0]
 8002ffe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003002:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	fa92 f1a2 	rbit	r1, r2
 800300c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003010:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003014:	6011      	str	r1, [r2, #0]
  return result;
 8003016:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800301a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	fab2 f282 	clz	r2, r2
 8003024:	b2d2      	uxtb	r2, r2
 8003026:	f042 0220 	orr.w	r2, r2, #32
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	f002 021f 	and.w	r2, r2, #31
 8003030:	2101      	movs	r1, #1
 8003032:	fa01 f202 	lsl.w	r2, r1, r2
 8003036:	4013      	ands	r3, r2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d180      	bne.n	8002f3e <HAL_RCC_OscConfig+0xf1a>
 800303c:	e027      	b.n	800308e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800303e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003042:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e01e      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003052:	4b12      	ldr	r3, [pc, #72]	; (800309c <HAL_RCC_OscConfig+0x1078>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800305a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800305e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003066:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	429a      	cmp	r2, r3
 8003070:	d10b      	bne.n	800308a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003072:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003076:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800307a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003086:	429a      	cmp	r2, r3
 8003088:	d001      	beq.n	800308e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40021000 	.word	0x40021000

080030a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b09e      	sub	sp, #120	; 0x78
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80030aa:	2300      	movs	r3, #0
 80030ac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e162      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030b8:	4b90      	ldr	r3, [pc, #576]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d910      	bls.n	80030e8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b8d      	ldr	r3, [pc, #564]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 0207 	bic.w	r2, r3, #7
 80030ce:	498b      	ldr	r1, [pc, #556]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b89      	ldr	r3, [pc, #548]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e14a      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d008      	beq.n	8003106 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030f4:	4b82      	ldr	r3, [pc, #520]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	497f      	ldr	r1, [pc, #508]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 8003102:	4313      	orrs	r3, r2
 8003104:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 80dc 	beq.w	80032cc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b01      	cmp	r3, #1
 800311a:	d13c      	bne.n	8003196 <HAL_RCC_ClockConfig+0xf6>
 800311c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003120:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003122:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003124:	fa93 f3a3 	rbit	r3, r3
 8003128:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800312a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312c:	fab3 f383 	clz	r3, r3
 8003130:	b2db      	uxtb	r3, r3
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	b2db      	uxtb	r3, r3
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b01      	cmp	r3, #1
 800313e:	d102      	bne.n	8003146 <HAL_RCC_ClockConfig+0xa6>
 8003140:	4b6f      	ldr	r3, [pc, #444]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	e00f      	b.n	8003166 <HAL_RCC_ClockConfig+0xc6>
 8003146:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800314a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800314e:	fa93 f3a3 	rbit	r3, r3
 8003152:	667b      	str	r3, [r7, #100]	; 0x64
 8003154:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003158:	663b      	str	r3, [r7, #96]	; 0x60
 800315a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800315c:	fa93 f3a3 	rbit	r3, r3
 8003160:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003162:	4b67      	ldr	r3, [pc, #412]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800316a:	65ba      	str	r2, [r7, #88]	; 0x58
 800316c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800316e:	fa92 f2a2 	rbit	r2, r2
 8003172:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003174:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003176:	fab2 f282 	clz	r2, r2
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	f042 0220 	orr.w	r2, r2, #32
 8003180:	b2d2      	uxtb	r2, r2
 8003182:	f002 021f 	and.w	r2, r2, #31
 8003186:	2101      	movs	r1, #1
 8003188:	fa01 f202 	lsl.w	r2, r1, r2
 800318c:	4013      	ands	r3, r2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d17b      	bne.n	800328a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e0f3      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b02      	cmp	r3, #2
 800319c:	d13c      	bne.n	8003218 <HAL_RCC_ClockConfig+0x178>
 800319e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031a6:	fa93 f3a3 	rbit	r3, r3
 80031aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80031ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ae:	fab3 f383 	clz	r3, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	095b      	lsrs	r3, r3, #5
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	f043 0301 	orr.w	r3, r3, #1
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d102      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x128>
 80031c2:	4b4f      	ldr	r3, [pc, #316]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	e00f      	b.n	80031e8 <HAL_RCC_ClockConfig+0x148>
 80031c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031d0:	fa93 f3a3 	rbit	r3, r3
 80031d4:	647b      	str	r3, [r7, #68]	; 0x44
 80031d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031da:	643b      	str	r3, [r7, #64]	; 0x40
 80031dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031de:	fa93 f3a3 	rbit	r3, r3
 80031e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031e4:	4b46      	ldr	r3, [pc, #280]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031ec:	63ba      	str	r2, [r7, #56]	; 0x38
 80031ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031f0:	fa92 f2a2 	rbit	r2, r2
 80031f4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80031f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031f8:	fab2 f282 	clz	r2, r2
 80031fc:	b2d2      	uxtb	r2, r2
 80031fe:	f042 0220 	orr.w	r2, r2, #32
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	f002 021f 	and.w	r2, r2, #31
 8003208:	2101      	movs	r1, #1
 800320a:	fa01 f202 	lsl.w	r2, r1, r2
 800320e:	4013      	ands	r3, r2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d13a      	bne.n	800328a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0b2      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
 8003218:	2302      	movs	r3, #2
 800321a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800321e:	fa93 f3a3 	rbit	r3, r3
 8003222:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	095b      	lsrs	r3, r3, #5
 800322e:	b2db      	uxtb	r3, r3
 8003230:	f043 0301 	orr.w	r3, r3, #1
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d102      	bne.n	8003240 <HAL_RCC_ClockConfig+0x1a0>
 800323a:	4b31      	ldr	r3, [pc, #196]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	e00d      	b.n	800325c <HAL_RCC_ClockConfig+0x1bc>
 8003240:	2302      	movs	r3, #2
 8003242:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
 800324c:	2302      	movs	r3, #2
 800324e:	623b      	str	r3, [r7, #32]
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	fa93 f3a3 	rbit	r3, r3
 8003256:	61fb      	str	r3, [r7, #28]
 8003258:	4b29      	ldr	r3, [pc, #164]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	2202      	movs	r2, #2
 800325e:	61ba      	str	r2, [r7, #24]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	fa92 f2a2 	rbit	r2, r2
 8003266:	617a      	str	r2, [r7, #20]
  return result;
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	fab2 f282 	clz	r2, r2
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	f042 0220 	orr.w	r2, r2, #32
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	f002 021f 	and.w	r2, r2, #31
 800327a:	2101      	movs	r1, #1
 800327c:	fa01 f202 	lsl.w	r2, r1, r2
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e079      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800328a:	4b1d      	ldr	r3, [pc, #116]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f023 0203 	bic.w	r2, r3, #3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	491a      	ldr	r1, [pc, #104]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 8003298:	4313      	orrs	r3, r2
 800329a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800329c:	f7fe f89a 	bl	80013d4 <HAL_GetTick>
 80032a0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a2:	e00a      	b.n	80032ba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a4:	f7fe f896 	bl	80013d4 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e061      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ba:	4b11      	ldr	r3, [pc, #68]	; (8003300 <HAL_RCC_ClockConfig+0x260>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 020c 	and.w	r2, r3, #12
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d1eb      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032cc:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d214      	bcs.n	8003304 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032da:	4b08      	ldr	r3, [pc, #32]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 0207 	bic.w	r2, r3, #7
 80032e2:	4906      	ldr	r1, [pc, #24]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ea:	4b04      	ldr	r3, [pc, #16]	; (80032fc <HAL_RCC_ClockConfig+0x25c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d005      	beq.n	8003304 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e040      	b.n	800337e <HAL_RCC_ClockConfig+0x2de>
 80032fc:	40022000 	.word	0x40022000
 8003300:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d008      	beq.n	8003322 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003310:	4b1d      	ldr	r3, [pc, #116]	; (8003388 <HAL_RCC_ClockConfig+0x2e8>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	491a      	ldr	r1, [pc, #104]	; (8003388 <HAL_RCC_ClockConfig+0x2e8>)
 800331e:	4313      	orrs	r3, r2
 8003320:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	d009      	beq.n	8003342 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800332e:	4b16      	ldr	r3, [pc, #88]	; (8003388 <HAL_RCC_ClockConfig+0x2e8>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	4912      	ldr	r1, [pc, #72]	; (8003388 <HAL_RCC_ClockConfig+0x2e8>)
 800333e:	4313      	orrs	r3, r2
 8003340:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003342:	f000 f829 	bl	8003398 <HAL_RCC_GetSysClockFreq>
 8003346:	4601      	mov	r1, r0
 8003348:	4b0f      	ldr	r3, [pc, #60]	; (8003388 <HAL_RCC_ClockConfig+0x2e8>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003350:	22f0      	movs	r2, #240	; 0xf0
 8003352:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	fa92 f2a2 	rbit	r2, r2
 800335a:	60fa      	str	r2, [r7, #12]
  return result;
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	fab2 f282 	clz	r2, r2
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	40d3      	lsrs	r3, r2
 8003366:	4a09      	ldr	r2, [pc, #36]	; (800338c <HAL_RCC_ClockConfig+0x2ec>)
 8003368:	5cd3      	ldrb	r3, [r2, r3]
 800336a:	fa21 f303 	lsr.w	r3, r1, r3
 800336e:	4a08      	ldr	r2, [pc, #32]	; (8003390 <HAL_RCC_ClockConfig+0x2f0>)
 8003370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003372:	4b08      	ldr	r3, [pc, #32]	; (8003394 <HAL_RCC_ClockConfig+0x2f4>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7fd ffe8 	bl	800134c <HAL_InitTick>
  
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3778      	adds	r7, #120	; 0x78
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40021000 	.word	0x40021000
 800338c:	08005528 	.word	0x08005528
 8003390:	20000000 	.word	0x20000000
 8003394:	20000004 	.word	0x20000004

08003398 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003398:	b480      	push	{r7}
 800339a:	b08b      	sub	sp, #44	; 0x2c
 800339c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800339e:	2300      	movs	r3, #0
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	2300      	movs	r3, #0
 80033a4:	61bb      	str	r3, [r7, #24]
 80033a6:	2300      	movs	r3, #0
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
 80033aa:	2300      	movs	r3, #0
 80033ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80033b2:	4b29      	ldr	r3, [pc, #164]	; (8003458 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	f003 030c 	and.w	r3, r3, #12
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d002      	beq.n	80033c8 <HAL_RCC_GetSysClockFreq+0x30>
 80033c2:	2b08      	cmp	r3, #8
 80033c4:	d003      	beq.n	80033ce <HAL_RCC_GetSysClockFreq+0x36>
 80033c6:	e03c      	b.n	8003442 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033c8:	4b24      	ldr	r3, [pc, #144]	; (800345c <HAL_RCC_GetSysClockFreq+0xc4>)
 80033ca:	623b      	str	r3, [r7, #32]
      break;
 80033cc:	e03c      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80033d4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80033d8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	fa92 f2a2 	rbit	r2, r2
 80033e0:	607a      	str	r2, [r7, #4]
  return result;
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	fab2 f282 	clz	r2, r2
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	40d3      	lsrs	r3, r2
 80033ec:	4a1c      	ldr	r2, [pc, #112]	; (8003460 <HAL_RCC_GetSysClockFreq+0xc8>)
 80033ee:	5cd3      	ldrb	r3, [r2, r3]
 80033f0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033f2:	4b19      	ldr	r3, [pc, #100]	; (8003458 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	220f      	movs	r2, #15
 80033fc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	fa92 f2a2 	rbit	r2, r2
 8003404:	60fa      	str	r2, [r7, #12]
  return result;
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	fab2 f282 	clz	r2, r2
 800340c:	b2d2      	uxtb	r2, r2
 800340e:	40d3      	lsrs	r3, r2
 8003410:	4a14      	ldr	r2, [pc, #80]	; (8003464 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003412:	5cd3      	ldrb	r3, [r2, r3]
 8003414:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003420:	4a0e      	ldr	r2, [pc, #56]	; (800345c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	fbb2 f2f3 	udiv	r2, r2, r3
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	fb02 f303 	mul.w	r3, r2, r3
 800342e:	627b      	str	r3, [r7, #36]	; 0x24
 8003430:	e004      	b.n	800343c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	4a0c      	ldr	r2, [pc, #48]	; (8003468 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003436:	fb02 f303 	mul.w	r3, r2, r3
 800343a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	623b      	str	r3, [r7, #32]
      break;
 8003440:	e002      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003442:	4b0a      	ldr	r3, [pc, #40]	; (800346c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003444:	623b      	str	r3, [r7, #32]
      break;
 8003446:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003448:	6a3b      	ldr	r3, [r7, #32]
}
 800344a:	4618      	mov	r0, r3
 800344c:	372c      	adds	r7, #44	; 0x2c
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	40021000 	.word	0x40021000
 800345c:	00f42400 	.word	0x00f42400
 8003460:	08005540 	.word	0x08005540
 8003464:	08005550 	.word	0x08005550
 8003468:	003d0900 	.word	0x003d0900
 800346c:	007a1200 	.word	0x007a1200

08003470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003474:	4b03      	ldr	r3, [pc, #12]	; (8003484 <HAL_RCC_GetHCLKFreq+0x14>)
 8003476:	681b      	ldr	r3, [r3, #0]
}
 8003478:	4618      	mov	r0, r3
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	20000000 	.word	0x20000000

08003488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800348e:	f7ff ffef 	bl	8003470 <HAL_RCC_GetHCLKFreq>
 8003492:	4601      	mov	r1, r0
 8003494:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800349c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80034a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	fa92 f2a2 	rbit	r2, r2
 80034a8:	603a      	str	r2, [r7, #0]
  return result;
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	fab2 f282 	clz	r2, r2
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	40d3      	lsrs	r3, r2
 80034b4:	4a04      	ldr	r2, [pc, #16]	; (80034c8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80034b6:	5cd3      	ldrb	r3, [r2, r3]
 80034b8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40021000 	.word	0x40021000
 80034c8:	08005538 	.word	0x08005538

080034cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80034d2:	f7ff ffcd 	bl	8003470 <HAL_RCC_GetHCLKFreq>
 80034d6:	4601      	mov	r1, r0
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80034e0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80034e4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	fa92 f2a2 	rbit	r2, r2
 80034ec:	603a      	str	r2, [r7, #0]
  return result;
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	fab2 f282 	clz	r2, r2
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	40d3      	lsrs	r3, r2
 80034f8:	4a04      	ldr	r2, [pc, #16]	; (800350c <HAL_RCC_GetPCLK2Freq+0x40>)
 80034fa:	5cd3      	ldrb	r3, [r2, r3]
 80034fc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003500:	4618      	mov	r0, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40021000 	.word	0x40021000
 800350c:	08005538 	.word	0x08005538

08003510 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b092      	sub	sp, #72	; 0x48
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800351c:	2300      	movs	r3, #0
 800351e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003520:	2300      	movs	r3, #0
 8003522:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 80cd 	beq.w	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003534:	4b86      	ldr	r3, [pc, #536]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10e      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003540:	4b83      	ldr	r3, [pc, #524]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	4a82      	ldr	r2, [pc, #520]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800354a:	61d3      	str	r3, [r2, #28]
 800354c:	4b80      	ldr	r3, [pc, #512]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003558:	2301      	movs	r3, #1
 800355a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355e:	4b7d      	ldr	r3, [pc, #500]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	2b00      	cmp	r3, #0
 8003568:	d118      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800356a:	4b7a      	ldr	r3, [pc, #488]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a79      	ldr	r2, [pc, #484]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003574:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003576:	f7fd ff2d 	bl	80013d4 <HAL_GetTick>
 800357a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800357c:	e008      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800357e:	f7fd ff29 	bl	80013d4 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b64      	cmp	r3, #100	; 0x64
 800358a:	d901      	bls.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e0db      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003590:	4b70      	ldr	r3, [pc, #448]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0f0      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800359c:	4b6c      	ldr	r3, [pc, #432]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d07d      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d076      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035ba:	4b65      	ldr	r3, [pc, #404]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035c8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035cc:	fa93 f3a3 	rbit	r3, r3
 80035d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80035d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035d4:	fab3 f383 	clz	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	461a      	mov	r2, r3
 80035dc:	4b5e      	ldr	r3, [pc, #376]	; (8003758 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80035de:	4413      	add	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	461a      	mov	r2, r3
 80035e4:	2301      	movs	r3, #1
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035f0:	fa93 f3a3 	rbit	r3, r3
 80035f4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80035f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035f8:	fab3 f383 	clz	r3, r3
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	4b55      	ldr	r3, [pc, #340]	; (8003758 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003602:	4413      	add	r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	461a      	mov	r2, r3
 8003608:	2300      	movs	r3, #0
 800360a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800360c:	4a50      	ldr	r2, [pc, #320]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800360e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003610:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d045      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361c:	f7fd feda 	bl	80013d4 <HAL_GetTick>
 8003620:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003622:	e00a      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003624:	f7fd fed6 	bl	80013d4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003632:	4293      	cmp	r3, r2
 8003634:	d901      	bls.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e086      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800363a:	2302      	movs	r3, #2
 800363c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003640:	fa93 f3a3 	rbit	r3, r3
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
 8003646:	2302      	movs	r3, #2
 8003648:	623b      	str	r3, [r7, #32]
 800364a:	6a3b      	ldr	r3, [r7, #32]
 800364c:	fa93 f3a3 	rbit	r3, r3
 8003650:	61fb      	str	r3, [r7, #28]
  return result;
 8003652:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003654:	fab3 f383 	clz	r3, r3
 8003658:	b2db      	uxtb	r3, r3
 800365a:	095b      	lsrs	r3, r3, #5
 800365c:	b2db      	uxtb	r3, r3
 800365e:	f043 0302 	orr.w	r3, r3, #2
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d102      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003668:	4b39      	ldr	r3, [pc, #228]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	e007      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800366e:	2302      	movs	r3, #2
 8003670:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	fa93 f3a3 	rbit	r3, r3
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	4b35      	ldr	r3, [pc, #212]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800367c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367e:	2202      	movs	r2, #2
 8003680:	613a      	str	r2, [r7, #16]
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	fa92 f2a2 	rbit	r2, r2
 8003688:	60fa      	str	r2, [r7, #12]
  return result;
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	fab2 f282 	clz	r2, r2
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003696:	b2d2      	uxtb	r2, r2
 8003698:	f002 021f 	and.w	r2, r2, #31
 800369c:	2101      	movs	r1, #1
 800369e:	fa01 f202 	lsl.w	r2, r1, r2
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0bd      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80036a8:	4b29      	ldr	r3, [pc, #164]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	4926      	ldr	r1, [pc, #152]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80036ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d105      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036c2:	4b23      	ldr	r3, [pc, #140]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	4a22      	ldr	r2, [pc, #136]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036cc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d008      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036da:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	f023 0203 	bic.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	491a      	ldr	r1, [pc, #104]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036f8:	4b15      	ldr	r3, [pc, #84]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fc:	f023 0210 	bic.w	r2, r3, #16
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4912      	ldr	r1, [pc, #72]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003706:	4313      	orrs	r3, r2
 8003708:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003712:	2b00      	cmp	r3, #0
 8003714:	d008      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	490b      	ldr	r1, [pc, #44]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003724:	4313      	orrs	r3, r2
 8003726:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d008      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003734:	4b06      	ldr	r3, [pc, #24]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003738:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	4903      	ldr	r1, [pc, #12]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003742:	4313      	orrs	r3, r2
 8003744:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3748      	adds	r7, #72	; 0x48
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40021000 	.word	0x40021000
 8003754:	40007000 	.word	0x40007000
 8003758:	10908100 	.word	0x10908100

0800375c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e095      	b.n	800389a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	2b00      	cmp	r3, #0
 8003774:	d108      	bne.n	8003788 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800377e:	d009      	beq.n	8003794 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	61da      	str	r2, [r3, #28]
 8003786:	e005      	b.n	8003794 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d106      	bne.n	80037b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7fd fb30 	bl	8000e14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037d4:	d902      	bls.n	80037dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80037d6:	2300      	movs	r3, #0
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	e002      	b.n	80037e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80037dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80037ea:	d007      	beq.n	80037fc <HAL_SPI_Init+0xa0>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037f4:	d002      	beq.n	80037fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800380c:	431a      	orrs	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	431a      	orrs	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	69db      	ldr	r3, [r3, #28]
 8003830:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800383e:	ea42 0103 	orr.w	r1, r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003846:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	0c1b      	lsrs	r3, r3, #16
 8003858:	f003 0204 	and.w	r2, r3, #4
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003860:	f003 0310 	and.w	r3, r3, #16
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800386a:	f003 0308 	and.w	r3, r3, #8
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003878:	ea42 0103 	orr.w	r1, r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b082      	sub	sp, #8
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d101      	bne.n	80038b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e049      	b.n	8003948 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d106      	bne.n	80038ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7fd fb13 	bl	8000ef4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2202      	movs	r2, #2
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	3304      	adds	r3, #4
 80038de:	4619      	mov	r1, r3
 80038e0:	4610      	mov	r0, r2
 80038e2:	f000 fe1b 	bl	800451c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <HAL_TIM_PWM_Start+0x24>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	bf14      	ite	ne
 800396c:	2301      	movne	r3, #1
 800396e:	2300      	moveq	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e03c      	b.n	80039ee <HAL_TIM_PWM_Start+0x9e>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2b04      	cmp	r3, #4
 8003978:	d109      	bne.n	800398e <HAL_TIM_PWM_Start+0x3e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e02f      	b.n	80039ee <HAL_TIM_PWM_Start+0x9e>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d109      	bne.n	80039a8 <HAL_TIM_PWM_Start+0x58>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	e022      	b.n	80039ee <HAL_TIM_PWM_Start+0x9e>
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	2b0c      	cmp	r3, #12
 80039ac:	d109      	bne.n	80039c2 <HAL_TIM_PWM_Start+0x72>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	bf14      	ite	ne
 80039ba:	2301      	movne	r3, #1
 80039bc:	2300      	moveq	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	e015      	b.n	80039ee <HAL_TIM_PWM_Start+0x9e>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b10      	cmp	r3, #16
 80039c6:	d109      	bne.n	80039dc <HAL_TIM_PWM_Start+0x8c>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	bf14      	ite	ne
 80039d4:	2301      	movne	r3, #1
 80039d6:	2300      	moveq	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	e008      	b.n	80039ee <HAL_TIM_PWM_Start+0x9e>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	bf14      	ite	ne
 80039e8:	2301      	movne	r3, #1
 80039ea:	2300      	moveq	r3, #0
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d001      	beq.n	80039f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e088      	b.n	8003b08 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d104      	bne.n	8003a06 <HAL_TIM_PWM_Start+0xb6>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2202      	movs	r2, #2
 8003a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a04:	e023      	b.n	8003a4e <HAL_TIM_PWM_Start+0xfe>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	d104      	bne.n	8003a16 <HAL_TIM_PWM_Start+0xc6>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2202      	movs	r2, #2
 8003a10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a14:	e01b      	b.n	8003a4e <HAL_TIM_PWM_Start+0xfe>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d104      	bne.n	8003a26 <HAL_TIM_PWM_Start+0xd6>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a24:	e013      	b.n	8003a4e <HAL_TIM_PWM_Start+0xfe>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2b0c      	cmp	r3, #12
 8003a2a:	d104      	bne.n	8003a36 <HAL_TIM_PWM_Start+0xe6>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a34:	e00b      	b.n	8003a4e <HAL_TIM_PWM_Start+0xfe>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2b10      	cmp	r3, #16
 8003a3a:	d104      	bne.n	8003a46 <HAL_TIM_PWM_Start+0xf6>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a44:	e003      	b.n	8003a4e <HAL_TIM_PWM_Start+0xfe>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2202      	movs	r2, #2
 8003a4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2201      	movs	r2, #1
 8003a54:	6839      	ldr	r1, [r7, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f001 f87e 	bl	8004b58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a2b      	ldr	r2, [pc, #172]	; (8003b10 <HAL_TIM_PWM_Start+0x1c0>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00e      	beq.n	8003a84 <HAL_TIM_PWM_Start+0x134>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a2a      	ldr	r2, [pc, #168]	; (8003b14 <HAL_TIM_PWM_Start+0x1c4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d009      	beq.n	8003a84 <HAL_TIM_PWM_Start+0x134>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a28      	ldr	r2, [pc, #160]	; (8003b18 <HAL_TIM_PWM_Start+0x1c8>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d004      	beq.n	8003a84 <HAL_TIM_PWM_Start+0x134>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a27      	ldr	r2, [pc, #156]	; (8003b1c <HAL_TIM_PWM_Start+0x1cc>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d101      	bne.n	8003a88 <HAL_TIM_PWM_Start+0x138>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <HAL_TIM_PWM_Start+0x13a>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d007      	beq.n	8003a9e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a1b      	ldr	r2, [pc, #108]	; (8003b10 <HAL_TIM_PWM_Start+0x1c0>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d00e      	beq.n	8003ac6 <HAL_TIM_PWM_Start+0x176>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab0:	d009      	beq.n	8003ac6 <HAL_TIM_PWM_Start+0x176>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a1a      	ldr	r2, [pc, #104]	; (8003b20 <HAL_TIM_PWM_Start+0x1d0>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d004      	beq.n	8003ac6 <HAL_TIM_PWM_Start+0x176>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a14      	ldr	r2, [pc, #80]	; (8003b14 <HAL_TIM_PWM_Start+0x1c4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d115      	bne.n	8003af2 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	4b15      	ldr	r3, [pc, #84]	; (8003b24 <HAL_TIM_PWM_Start+0x1d4>)
 8003ace:	4013      	ands	r3, r2
 8003ad0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2b06      	cmp	r3, #6
 8003ad6:	d015      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1b4>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ade:	d011      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f042 0201 	orr.w	r2, r2, #1
 8003aee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003af0:	e008      	b.n	8003b04 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 0201 	orr.w	r2, r2, #1
 8003b00:	601a      	str	r2, [r3, #0]
 8003b02:	e000      	b.n	8003b06 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40012c00 	.word	0x40012c00
 8003b14:	40014000 	.word	0x40014000
 8003b18:	40014400 	.word	0x40014400
 8003b1c:	40014800 	.word	0x40014800
 8003b20:	40000400 	.word	0x40000400
 8003b24:	00010007 	.word	0x00010007

08003b28 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d109      	bne.n	8003b54 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	bf0c      	ite	eq
 8003b4c:	2301      	moveq	r3, #1
 8003b4e:	2300      	movne	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	e03c      	b.n	8003bce <HAL_TIM_PWM_Start_DMA+0xa6>
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d109      	bne.n	8003b6e <HAL_TIM_PWM_Start_DMA+0x46>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	bf0c      	ite	eq
 8003b66:	2301      	moveq	r3, #1
 8003b68:	2300      	movne	r3, #0
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	e02f      	b.n	8003bce <HAL_TIM_PWM_Start_DMA+0xa6>
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d109      	bne.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x60>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	bf0c      	ite	eq
 8003b80:	2301      	moveq	r3, #1
 8003b82:	2300      	movne	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	e022      	b.n	8003bce <HAL_TIM_PWM_Start_DMA+0xa6>
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	2b0c      	cmp	r3, #12
 8003b8c:	d109      	bne.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x7a>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	bf0c      	ite	eq
 8003b9a:	2301      	moveq	r3, #1
 8003b9c:	2300      	movne	r3, #0
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	e015      	b.n	8003bce <HAL_TIM_PWM_Start_DMA+0xa6>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b10      	cmp	r3, #16
 8003ba6:	d109      	bne.n	8003bbc <HAL_TIM_PWM_Start_DMA+0x94>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	bf0c      	ite	eq
 8003bb4:	2301      	moveq	r3, #1
 8003bb6:	2300      	movne	r3, #0
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	e008      	b.n	8003bce <HAL_TIM_PWM_Start_DMA+0xa6>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	bf0c      	ite	eq
 8003bc8:	2301      	moveq	r3, #1
 8003bca:	2300      	movne	r3, #0
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e197      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d109      	bne.n	8003bf0 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	bf0c      	ite	eq
 8003be8:	2301      	moveq	r3, #1
 8003bea:	2300      	movne	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	e03c      	b.n	8003c6a <HAL_TIM_PWM_Start_DMA+0x142>
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d109      	bne.n	8003c0a <HAL_TIM_PWM_Start_DMA+0xe2>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	bf0c      	ite	eq
 8003c02:	2301      	moveq	r3, #1
 8003c04:	2300      	movne	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	e02f      	b.n	8003c6a <HAL_TIM_PWM_Start_DMA+0x142>
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d109      	bne.n	8003c24 <HAL_TIM_PWM_Start_DMA+0xfc>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	e022      	b.n	8003c6a <HAL_TIM_PWM_Start_DMA+0x142>
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2b0c      	cmp	r3, #12
 8003c28:	d109      	bne.n	8003c3e <HAL_TIM_PWM_Start_DMA+0x116>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	bf0c      	ite	eq
 8003c36:	2301      	moveq	r3, #1
 8003c38:	2300      	movne	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	e015      	b.n	8003c6a <HAL_TIM_PWM_Start_DMA+0x142>
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2b10      	cmp	r3, #16
 8003c42:	d109      	bne.n	8003c58 <HAL_TIM_PWM_Start_DMA+0x130>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	bf0c      	ite	eq
 8003c50:	2301      	moveq	r3, #1
 8003c52:	2300      	movne	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	e008      	b.n	8003c6a <HAL_TIM_PWM_Start_DMA+0x142>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	bf0c      	ite	eq
 8003c64:	2301      	moveq	r3, #1
 8003c66:	2300      	movne	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d034      	beq.n	8003cd8 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) && (Length > 0U))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d104      	bne.n	8003c7e <HAL_TIM_PWM_Start_DMA+0x156>
 8003c74:	887b      	ldrh	r3, [r7, #2]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e143      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d104      	bne.n	8003c8e <HAL_TIM_PWM_Start_DMA+0x166>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2202      	movs	r2, #2
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c8c:	e026      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2b04      	cmp	r3, #4
 8003c92:	d104      	bne.n	8003c9e <HAL_TIM_PWM_Start_DMA+0x176>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c9c:	e01e      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d104      	bne.n	8003cae <HAL_TIM_PWM_Start_DMA+0x186>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cac:	e016      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2b0c      	cmp	r3, #12
 8003cb2:	d104      	bne.n	8003cbe <HAL_TIM_PWM_Start_DMA+0x196>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003cbc:	e00e      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b10      	cmp	r3, #16
 8003cc2:	d104      	bne.n	8003cce <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ccc:	e006      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cd6:	e001      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e114      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
  }

  switch (Channel)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b0c      	cmp	r3, #12
 8003ce0:	f200 80ae 	bhi.w	8003e40 <HAL_TIM_PWM_Start_DMA+0x318>
 8003ce4:	a201      	add	r2, pc, #4	; (adr r2, 8003cec <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8003ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cea:	bf00      	nop
 8003cec:	08003d21 	.word	0x08003d21
 8003cf0:	08003e41 	.word	0x08003e41
 8003cf4:	08003e41 	.word	0x08003e41
 8003cf8:	08003e41 	.word	0x08003e41
 8003cfc:	08003d69 	.word	0x08003d69
 8003d00:	08003e41 	.word	0x08003e41
 8003d04:	08003e41 	.word	0x08003e41
 8003d08:	08003e41 	.word	0x08003e41
 8003d0c:	08003db1 	.word	0x08003db1
 8003d10:	08003e41 	.word	0x08003e41
 8003d14:	08003e41 	.word	0x08003e41
 8003d18:	08003e41 	.word	0x08003e41
 8003d1c:	08003df9 	.word	0x08003df9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d24:	4a7a      	ldr	r2, [pc, #488]	; (8003f10 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003d26:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	4a79      	ldr	r2, [pc, #484]	; (8003f14 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003d2e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	4a78      	ldr	r2, [pc, #480]	; (8003f18 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003d36:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003d3c:	6879      	ldr	r1, [r7, #4]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3334      	adds	r3, #52	; 0x34
 8003d44:	461a      	mov	r2, r3
 8003d46:	887b      	ldrh	r3, [r7, #2]
 8003d48:	f7fd fe54 	bl	80019f4 <HAL_DMA_Start_IT>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e0d7      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68da      	ldr	r2, [r3, #12]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d64:	60da      	str	r2, [r3, #12]
      break;
 8003d66:	e06e      	b.n	8003e46 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6c:	4a68      	ldr	r2, [pc, #416]	; (8003f10 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003d6e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d74:	4a67      	ldr	r2, [pc, #412]	; (8003f14 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003d76:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7c:	4a66      	ldr	r2, [pc, #408]	; (8003f18 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003d7e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003d84:	6879      	ldr	r1, [r7, #4]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3338      	adds	r3, #56	; 0x38
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	887b      	ldrh	r3, [r7, #2]
 8003d90:	f7fd fe30 	bl	80019f4 <HAL_DMA_Start_IT>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e0b3      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003dac:	60da      	str	r2, [r3, #12]
      break;
 8003dae:	e04a      	b.n	8003e46 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db4:	4a56      	ldr	r2, [pc, #344]	; (8003f10 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003db6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbc:	4a55      	ldr	r2, [pc, #340]	; (8003f14 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003dbe:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc4:	4a54      	ldr	r2, [pc, #336]	; (8003f18 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003dc6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003dcc:	6879      	ldr	r1, [r7, #4]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	333c      	adds	r3, #60	; 0x3c
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	887b      	ldrh	r3, [r7, #2]
 8003dd8:	f7fd fe0c 	bl	80019f4 <HAL_DMA_Start_IT>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e08f      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68da      	ldr	r2, [r3, #12]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003df4:	60da      	str	r2, [r3, #12]
      break;
 8003df6:	e026      	b.n	8003e46 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfc:	4a44      	ldr	r2, [pc, #272]	; (8003f10 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003dfe:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e04:	4a43      	ldr	r2, [pc, #268]	; (8003f14 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003e06:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0c:	4a42      	ldr	r2, [pc, #264]	; (8003f18 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003e0e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	3340      	adds	r3, #64	; 0x40
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	887b      	ldrh	r3, [r7, #2]
 8003e20:	f7fd fde8 	bl	80019f4 <HAL_DMA_Start_IT>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e06b      	b.n	8003f06 <HAL_TIM_PWM_Start_DMA+0x3de>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e3c:	60da      	str	r2, [r3, #12]
      break;
 8003e3e:	e002      	b.n	8003e46 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	75fb      	strb	r3, [r7, #23]
      break;
 8003e44:	bf00      	nop
  }

  if (status == HAL_OK)
 8003e46:	7dfb      	ldrb	r3, [r7, #23]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d15b      	bne.n	8003f04 <HAL_TIM_PWM_Start_DMA+0x3dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2201      	movs	r2, #1
 8003e52:	68b9      	ldr	r1, [r7, #8]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 fe7f 	bl	8004b58 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a2f      	ldr	r2, [pc, #188]	; (8003f1c <HAL_TIM_PWM_Start_DMA+0x3f4>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d00e      	beq.n	8003e82 <HAL_TIM_PWM_Start_DMA+0x35a>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a2d      	ldr	r2, [pc, #180]	; (8003f20 <HAL_TIM_PWM_Start_DMA+0x3f8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d009      	beq.n	8003e82 <HAL_TIM_PWM_Start_DMA+0x35a>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a2c      	ldr	r2, [pc, #176]	; (8003f24 <HAL_TIM_PWM_Start_DMA+0x3fc>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d004      	beq.n	8003e82 <HAL_TIM_PWM_Start_DMA+0x35a>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a2a      	ldr	r2, [pc, #168]	; (8003f28 <HAL_TIM_PWM_Start_DMA+0x400>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d101      	bne.n	8003e86 <HAL_TIM_PWM_Start_DMA+0x35e>
 8003e82:	2301      	movs	r3, #1
 8003e84:	e000      	b.n	8003e88 <HAL_TIM_PWM_Start_DMA+0x360>
 8003e86:	2300      	movs	r3, #0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d007      	beq.n	8003e9c <HAL_TIM_PWM_Start_DMA+0x374>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e9a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a1e      	ldr	r2, [pc, #120]	; (8003f1c <HAL_TIM_PWM_Start_DMA+0x3f4>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00e      	beq.n	8003ec4 <HAL_TIM_PWM_Start_DMA+0x39c>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eae:	d009      	beq.n	8003ec4 <HAL_TIM_PWM_Start_DMA+0x39c>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a1d      	ldr	r2, [pc, #116]	; (8003f2c <HAL_TIM_PWM_Start_DMA+0x404>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d004      	beq.n	8003ec4 <HAL_TIM_PWM_Start_DMA+0x39c>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a18      	ldr	r2, [pc, #96]	; (8003f20 <HAL_TIM_PWM_Start_DMA+0x3f8>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d115      	bne.n	8003ef0 <HAL_TIM_PWM_Start_DMA+0x3c8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689a      	ldr	r2, [r3, #8]
 8003eca:	4b19      	ldr	r3, [pc, #100]	; (8003f30 <HAL_TIM_PWM_Start_DMA+0x408>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	2b06      	cmp	r3, #6
 8003ed4:	d015      	beq.n	8003f02 <HAL_TIM_PWM_Start_DMA+0x3da>
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003edc:	d011      	beq.n	8003f02 <HAL_TIM_PWM_Start_DMA+0x3da>
      {
        __HAL_TIM_ENABLE(htim);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f042 0201 	orr.w	r2, r2, #1
 8003eec:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eee:	e008      	b.n	8003f02 <HAL_TIM_PWM_Start_DMA+0x3da>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	e000      	b.n	8003f04 <HAL_TIM_PWM_Start_DMA+0x3dc>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f02:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003f04:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3718      	adds	r7, #24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	0800440b 	.word	0x0800440b
 8003f14:	080044b3 	.word	0x080044b3
 8003f18:	08004379 	.word	0x08004379
 8003f1c:	40012c00 	.word	0x40012c00
 8003f20:	40014000 	.word	0x40014000
 8003f24:	40014400 	.word	0x40014400
 8003f28:	40014800 	.word	0x40014800
 8003f2c:	40000400 	.word	0x40000400
 8003f30:	00010007 	.word	0x00010007

08003f34 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2b0c      	cmp	r3, #12
 8003f46:	d855      	bhi.n	8003ff4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8003f48:	a201      	add	r2, pc, #4	; (adr r2, 8003f50 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8003f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4e:	bf00      	nop
 8003f50:	08003f85 	.word	0x08003f85
 8003f54:	08003ff5 	.word	0x08003ff5
 8003f58:	08003ff5 	.word	0x08003ff5
 8003f5c:	08003ff5 	.word	0x08003ff5
 8003f60:	08003fa1 	.word	0x08003fa1
 8003f64:	08003ff5 	.word	0x08003ff5
 8003f68:	08003ff5 	.word	0x08003ff5
 8003f6c:	08003ff5 	.word	0x08003ff5
 8003f70:	08003fbd 	.word	0x08003fbd
 8003f74:	08003ff5 	.word	0x08003ff5
 8003f78:	08003ff5 	.word	0x08003ff5
 8003f7c:	08003ff5 	.word	0x08003ff5
 8003f80:	08003fd9 	.word	0x08003fd9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68da      	ldr	r2, [r3, #12]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f92:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fd fd8a 	bl	8001ab2 <HAL_DMA_Abort_IT>
      break;
 8003f9e:	e02c      	b.n	8003ffa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68da      	ldr	r2, [r3, #12]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fd fd7c 	bl	8001ab2 <HAL_DMA_Abort_IT>
      break;
 8003fba:	e01e      	b.n	8003ffa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fd fd6e 	bl	8001ab2 <HAL_DMA_Abort_IT>
      break;
 8003fd6:	e010      	b.n	8003ffa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68da      	ldr	r2, [r3, #12]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003fe6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fd fd60 	bl	8001ab2 <HAL_DMA_Abort_IT>
      break;
 8003ff2:	e002      	b.n	8003ffa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff8:	bf00      	nop
  }

  if (status == HAL_OK)
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d17b      	bne.n	80040f8 <HAL_TIM_PWM_Stop_DMA+0x1c4>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2200      	movs	r2, #0
 8004006:	6839      	ldr	r1, [r7, #0]
 8004008:	4618      	mov	r0, r3
 800400a:	f000 fda5 	bl	8004b58 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a3c      	ldr	r2, [pc, #240]	; (8004104 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d00e      	beq.n	8004036 <HAL_TIM_PWM_Stop_DMA+0x102>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a3a      	ldr	r2, [pc, #232]	; (8004108 <HAL_TIM_PWM_Stop_DMA+0x1d4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d009      	beq.n	8004036 <HAL_TIM_PWM_Stop_DMA+0x102>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a39      	ldr	r2, [pc, #228]	; (800410c <HAL_TIM_PWM_Stop_DMA+0x1d8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d004      	beq.n	8004036 <HAL_TIM_PWM_Stop_DMA+0x102>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a37      	ldr	r2, [pc, #220]	; (8004110 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d101      	bne.n	800403a <HAL_TIM_PWM_Stop_DMA+0x106>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <HAL_TIM_PWM_Stop_DMA+0x108>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d017      	beq.n	8004070 <HAL_TIM_PWM_Stop_DMA+0x13c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6a1a      	ldr	r2, [r3, #32]
 8004046:	f241 1311 	movw	r3, #4369	; 0x1111
 800404a:	4013      	ands	r3, r2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10f      	bne.n	8004070 <HAL_TIM_PWM_Stop_DMA+0x13c>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6a1a      	ldr	r2, [r3, #32]
 8004056:	f240 4344 	movw	r3, #1092	; 0x444
 800405a:	4013      	ands	r3, r2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d107      	bne.n	8004070 <HAL_TIM_PWM_Stop_DMA+0x13c>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800406e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6a1a      	ldr	r2, [r3, #32]
 8004076:	f241 1311 	movw	r3, #4369	; 0x1111
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10f      	bne.n	80040a0 <HAL_TIM_PWM_Stop_DMA+0x16c>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6a1a      	ldr	r2, [r3, #32]
 8004086:	f240 4344 	movw	r3, #1092	; 0x444
 800408a:	4013      	ands	r3, r2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d107      	bne.n	80040a0 <HAL_TIM_PWM_Stop_DMA+0x16c>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0201 	bic.w	r2, r2, #1
 800409e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d104      	bne.n	80040b0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040ae:	e023      	b.n	80040f8 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d104      	bne.n	80040c0 <HAL_TIM_PWM_Stop_DMA+0x18c>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040be:	e01b      	b.n	80040f8 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	d104      	bne.n	80040d0 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040ce:	e013      	b.n	80040f8 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b0c      	cmp	r3, #12
 80040d4:	d104      	bne.n	80040e0 <HAL_TIM_PWM_Stop_DMA+0x1ac>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040de:	e00b      	b.n	80040f8 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	2b10      	cmp	r3, #16
 80040e4:	d104      	bne.n	80040f0 <HAL_TIM_PWM_Stop_DMA+0x1bc>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040ee:	e003      	b.n	80040f8 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	40012c00 	.word	0x40012c00
 8004108:	40014000 	.word	0x40014000
 800410c:	40014400 	.word	0x40014400
 8004110:	40014800 	.word	0x40014800

08004114 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800412a:	2b01      	cmp	r3, #1
 800412c:	d101      	bne.n	8004132 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800412e:	2302      	movs	r3, #2
 8004130:	e0ff      	b.n	8004332 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b14      	cmp	r3, #20
 800413e:	f200 80f0 	bhi.w	8004322 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004142:	a201      	add	r2, pc, #4	; (adr r2, 8004148 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004148:	0800419d 	.word	0x0800419d
 800414c:	08004323 	.word	0x08004323
 8004150:	08004323 	.word	0x08004323
 8004154:	08004323 	.word	0x08004323
 8004158:	080041dd 	.word	0x080041dd
 800415c:	08004323 	.word	0x08004323
 8004160:	08004323 	.word	0x08004323
 8004164:	08004323 	.word	0x08004323
 8004168:	0800421f 	.word	0x0800421f
 800416c:	08004323 	.word	0x08004323
 8004170:	08004323 	.word	0x08004323
 8004174:	08004323 	.word	0x08004323
 8004178:	0800425f 	.word	0x0800425f
 800417c:	08004323 	.word	0x08004323
 8004180:	08004323 	.word	0x08004323
 8004184:	08004323 	.word	0x08004323
 8004188:	080042a1 	.word	0x080042a1
 800418c:	08004323 	.word	0x08004323
 8004190:	08004323 	.word	0x08004323
 8004194:	08004323 	.word	0x08004323
 8004198:	080042e1 	.word	0x080042e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68b9      	ldr	r1, [r7, #8]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 fa32 	bl	800460c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	699a      	ldr	r2, [r3, #24]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 0208 	orr.w	r2, r2, #8
 80041b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0204 	bic.w	r2, r2, #4
 80041c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	6999      	ldr	r1, [r3, #24]
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	691a      	ldr	r2, [r3, #16]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	430a      	orrs	r2, r1
 80041d8:	619a      	str	r2, [r3, #24]
      break;
 80041da:	e0a5      	b.n	8004328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 fa98 	bl	8004718 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	699a      	ldr	r2, [r3, #24]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004206:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	6999      	ldr	r1, [r3, #24]
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	021a      	lsls	r2, r3, #8
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	619a      	str	r2, [r3, #24]
      break;
 800421c:	e084      	b.n	8004328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68b9      	ldr	r1, [r7, #8]
 8004224:	4618      	mov	r0, r3
 8004226:	f000 faf7 	bl	8004818 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	69da      	ldr	r2, [r3, #28]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f042 0208 	orr.w	r2, r2, #8
 8004238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69da      	ldr	r2, [r3, #28]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 0204 	bic.w	r2, r2, #4
 8004248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	69d9      	ldr	r1, [r3, #28]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	691a      	ldr	r2, [r3, #16]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	61da      	str	r2, [r3, #28]
      break;
 800425c:	e064      	b.n	8004328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68b9      	ldr	r1, [r7, #8]
 8004264:	4618      	mov	r0, r3
 8004266:	f000 fb55 	bl	8004914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69da      	ldr	r2, [r3, #28]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004278:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	69da      	ldr	r2, [r3, #28]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004288:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	69d9      	ldr	r1, [r3, #28]
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	021a      	lsls	r2, r3, #8
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	61da      	str	r2, [r3, #28]
      break;
 800429e:	e043      	b.n	8004328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68b9      	ldr	r1, [r7, #8]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fb98 	bl	80049dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 0208 	orr.w	r2, r2, #8
 80042ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0204 	bic.w	r2, r2, #4
 80042ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	691a      	ldr	r2, [r3, #16]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	430a      	orrs	r2, r1
 80042dc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80042de:	e023      	b.n	8004328 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f000 fbd6 	bl	8004a98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800430a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	021a      	lsls	r2, r3, #8
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004320:	e002      	b.n	8004328 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	75fb      	strb	r3, [r7, #23]
      break;
 8004326:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004330:	7dfb      	ldrb	r3, [r7, #23]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop

0800433c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	429a      	cmp	r2, r3
 800438e:	d107      	bne.n	80043a0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2201      	movs	r2, #1
 8004394:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800439e:	e02a      	b.n	80043f6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d107      	bne.n	80043ba <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2202      	movs	r2, #2
 80043ae:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043b8:	e01d      	b.n	80043f6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d107      	bne.n	80043d4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2204      	movs	r2, #4
 80043c8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043d2:	e010      	b.n	80043f6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d107      	bne.n	80043ee <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2208      	movs	r2, #8
 80043e2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043ec:	e003      	b.n	80043f6 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f7ff ffb4 	bl	8004364 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	771a      	strb	r2, [r3, #28]
}
 8004402:	bf00      	nop
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b084      	sub	sp, #16
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	429a      	cmp	r2, r3
 8004420:	d10b      	bne.n	800443a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2201      	movs	r2, #1
 8004426:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d136      	bne.n	800449e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004438:	e031      	b.n	800449e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	429a      	cmp	r2, r3
 8004442:	d10b      	bne.n	800445c <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2202      	movs	r2, #2
 8004448:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d125      	bne.n	800449e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800445a:	e020      	b.n	800449e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	429a      	cmp	r2, r3
 8004464:	d10b      	bne.n	800447e <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2204      	movs	r2, #4
 800446a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d114      	bne.n	800449e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800447c:	e00f      	b.n	800449e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	429a      	cmp	r2, r3
 8004486:	d10a      	bne.n	800449e <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2208      	movs	r2, #8
 800448c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d103      	bne.n	800449e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f7ff ff4c 	bl	800433c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	771a      	strb	r2, [r3, #28]
}
 80044aa:	bf00      	nop
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b084      	sub	sp, #16
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044be:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d103      	bne.n	80044d2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2201      	movs	r2, #1
 80044ce:	771a      	strb	r2, [r3, #28]
 80044d0:	e019      	b.n	8004506 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d103      	bne.n	80044e4 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2202      	movs	r2, #2
 80044e0:	771a      	strb	r2, [r3, #28]
 80044e2:	e010      	b.n	8004506 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d103      	bne.n	80044f6 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2204      	movs	r2, #4
 80044f2:	771a      	strb	r2, [r3, #28]
 80044f4:	e007      	b.n	8004506 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d102      	bne.n	8004506 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2208      	movs	r2, #8
 8004504:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f7ff ff22 	bl	8004350 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	771a      	strb	r2, [r3, #28]
}
 8004512:	bf00      	nop
 8004514:	3710      	adds	r7, #16
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
	...

0800451c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a32      	ldr	r2, [pc, #200]	; (80045f8 <TIM_Base_SetConfig+0xdc>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d007      	beq.n	8004544 <TIM_Base_SetConfig+0x28>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800453a:	d003      	beq.n	8004544 <TIM_Base_SetConfig+0x28>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a2f      	ldr	r2, [pc, #188]	; (80045fc <TIM_Base_SetConfig+0xe0>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d108      	bne.n	8004556 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a27      	ldr	r2, [pc, #156]	; (80045f8 <TIM_Base_SetConfig+0xdc>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d013      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004564:	d00f      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a24      	ldr	r2, [pc, #144]	; (80045fc <TIM_Base_SetConfig+0xe0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00b      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a23      	ldr	r2, [pc, #140]	; (8004600 <TIM_Base_SetConfig+0xe4>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d007      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a22      	ldr	r2, [pc, #136]	; (8004604 <TIM_Base_SetConfig+0xe8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d003      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a21      	ldr	r2, [pc, #132]	; (8004608 <TIM_Base_SetConfig+0xec>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d108      	bne.n	8004598 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800458c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	4313      	orrs	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a0e      	ldr	r2, [pc, #56]	; (80045f8 <TIM_Base_SetConfig+0xdc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00b      	beq.n	80045dc <TIM_Base_SetConfig+0xc0>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a0e      	ldr	r2, [pc, #56]	; (8004600 <TIM_Base_SetConfig+0xe4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d007      	beq.n	80045dc <TIM_Base_SetConfig+0xc0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a0d      	ldr	r2, [pc, #52]	; (8004604 <TIM_Base_SetConfig+0xe8>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d003      	beq.n	80045dc <TIM_Base_SetConfig+0xc0>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a0c      	ldr	r2, [pc, #48]	; (8004608 <TIM_Base_SetConfig+0xec>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d103      	bne.n	80045e4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	615a      	str	r2, [r3, #20]
}
 80045ea:	bf00      	nop
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40012c00 	.word	0x40012c00
 80045fc:	40000400 	.word	0x40000400
 8004600:	40014000 	.word	0x40014000
 8004604:	40014400 	.word	0x40014400
 8004608:	40014800 	.word	0x40014800

0800460c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800460c:	b480      	push	{r7}
 800460e:	b087      	sub	sp, #28
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	f023 0201 	bic.w	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800463a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0303 	bic.w	r3, r3, #3
 8004646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f023 0302 	bic.w	r3, r3, #2
 8004658:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	4313      	orrs	r3, r2
 8004662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a28      	ldr	r2, [pc, #160]	; (8004708 <TIM_OC1_SetConfig+0xfc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00b      	beq.n	8004684 <TIM_OC1_SetConfig+0x78>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a27      	ldr	r2, [pc, #156]	; (800470c <TIM_OC1_SetConfig+0x100>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d007      	beq.n	8004684 <TIM_OC1_SetConfig+0x78>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a26      	ldr	r2, [pc, #152]	; (8004710 <TIM_OC1_SetConfig+0x104>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_OC1_SetConfig+0x78>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a25      	ldr	r2, [pc, #148]	; (8004714 <TIM_OC1_SetConfig+0x108>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d10c      	bne.n	800469e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f023 0308 	bic.w	r3, r3, #8
 800468a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f023 0304 	bic.w	r3, r3, #4
 800469c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a19      	ldr	r2, [pc, #100]	; (8004708 <TIM_OC1_SetConfig+0xfc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00b      	beq.n	80046be <TIM_OC1_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a18      	ldr	r2, [pc, #96]	; (800470c <TIM_OC1_SetConfig+0x100>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d007      	beq.n	80046be <TIM_OC1_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a17      	ldr	r2, [pc, #92]	; (8004710 <TIM_OC1_SetConfig+0x104>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d003      	beq.n	80046be <TIM_OC1_SetConfig+0xb2>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a16      	ldr	r2, [pc, #88]	; (8004714 <TIM_OC1_SetConfig+0x108>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d111      	bne.n	80046e2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	4313      	orrs	r3, r2
 80046e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	621a      	str	r2, [r3, #32]
}
 80046fc:	bf00      	nop
 80046fe:	371c      	adds	r7, #28
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40012c00 	.word	0x40012c00
 800470c:	40014000 	.word	0x40014000
 8004710:	40014400 	.word	0x40014400
 8004714:	40014800 	.word	0x40014800

08004718 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	f023 0210 	bic.w	r2, r3, #16
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800474a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	021b      	lsls	r3, r3, #8
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	4313      	orrs	r3, r2
 800475e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f023 0320 	bic.w	r3, r3, #32
 8004766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a24      	ldr	r2, [pc, #144]	; (8004808 <TIM_OC2_SetConfig+0xf0>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d10d      	bne.n	8004798 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004782:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	4313      	orrs	r3, r2
 800478e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004796:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a1b      	ldr	r2, [pc, #108]	; (8004808 <TIM_OC2_SetConfig+0xf0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00b      	beq.n	80047b8 <TIM_OC2_SetConfig+0xa0>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a1a      	ldr	r2, [pc, #104]	; (800480c <TIM_OC2_SetConfig+0xf4>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d007      	beq.n	80047b8 <TIM_OC2_SetConfig+0xa0>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a19      	ldr	r2, [pc, #100]	; (8004810 <TIM_OC2_SetConfig+0xf8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d003      	beq.n	80047b8 <TIM_OC2_SetConfig+0xa0>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a18      	ldr	r2, [pc, #96]	; (8004814 <TIM_OC2_SetConfig+0xfc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d113      	bne.n	80047e0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047be:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047c6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	685a      	ldr	r2, [r3, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	621a      	str	r2, [r3, #32]
}
 80047fa:	bf00      	nop
 80047fc:	371c      	adds	r7, #28
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40012c00 	.word	0x40012c00
 800480c:	40014000 	.word	0x40014000
 8004810:	40014400 	.word	0x40014400
 8004814:	40014800 	.word	0x40014800

08004818 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004818:	b480      	push	{r7}
 800481a:	b087      	sub	sp, #28
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f023 0303 	bic.w	r3, r3, #3
 8004852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	4313      	orrs	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	021b      	lsls	r3, r3, #8
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4313      	orrs	r3, r2
 8004870:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a23      	ldr	r2, [pc, #140]	; (8004904 <TIM_OC3_SetConfig+0xec>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d10d      	bne.n	8004896 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004880:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	4313      	orrs	r3, r2
 800488c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004894:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a1a      	ldr	r2, [pc, #104]	; (8004904 <TIM_OC3_SetConfig+0xec>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00b      	beq.n	80048b6 <TIM_OC3_SetConfig+0x9e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a19      	ldr	r2, [pc, #100]	; (8004908 <TIM_OC3_SetConfig+0xf0>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d007      	beq.n	80048b6 <TIM_OC3_SetConfig+0x9e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a18      	ldr	r2, [pc, #96]	; (800490c <TIM_OC3_SetConfig+0xf4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d003      	beq.n	80048b6 <TIM_OC3_SetConfig+0x9e>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a17      	ldr	r2, [pc, #92]	; (8004910 <TIM_OC3_SetConfig+0xf8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d113      	bne.n	80048de <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	621a      	str	r2, [r3, #32]
}
 80048f8:	bf00      	nop
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40014000 	.word	0x40014000
 800490c:	40014400 	.word	0x40014400
 8004910:	40014800 	.word	0x40014800

08004914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800494e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	021b      	lsls	r3, r3, #8
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004962:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	031b      	lsls	r3, r3, #12
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	4313      	orrs	r3, r2
 800496e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a16      	ldr	r2, [pc, #88]	; (80049cc <TIM_OC4_SetConfig+0xb8>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00b      	beq.n	8004990 <TIM_OC4_SetConfig+0x7c>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a15      	ldr	r2, [pc, #84]	; (80049d0 <TIM_OC4_SetConfig+0xbc>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d007      	beq.n	8004990 <TIM_OC4_SetConfig+0x7c>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a14      	ldr	r2, [pc, #80]	; (80049d4 <TIM_OC4_SetConfig+0xc0>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d003      	beq.n	8004990 <TIM_OC4_SetConfig+0x7c>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a13      	ldr	r2, [pc, #76]	; (80049d8 <TIM_OC4_SetConfig+0xc4>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d109      	bne.n	80049a4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004996:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40012c00 	.word	0x40012c00
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40014400 	.word	0x40014400
 80049d8:	40014800 	.word	0x40014800

080049dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	041b      	lsls	r3, r3, #16
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a15      	ldr	r2, [pc, #84]	; (8004a88 <TIM_OC5_SetConfig+0xac>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00b      	beq.n	8004a4e <TIM_OC5_SetConfig+0x72>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a14      	ldr	r2, [pc, #80]	; (8004a8c <TIM_OC5_SetConfig+0xb0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d007      	beq.n	8004a4e <TIM_OC5_SetConfig+0x72>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a13      	ldr	r2, [pc, #76]	; (8004a90 <TIM_OC5_SetConfig+0xb4>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d003      	beq.n	8004a4e <TIM_OC5_SetConfig+0x72>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a12      	ldr	r2, [pc, #72]	; (8004a94 <TIM_OC5_SetConfig+0xb8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d109      	bne.n	8004a62 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	021b      	lsls	r3, r3, #8
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	621a      	str	r2, [r3, #32]
}
 8004a7c:	bf00      	nop
 8004a7e:	371c      	adds	r7, #28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40014000 	.word	0x40014000
 8004a90:	40014400 	.word	0x40014400
 8004a94:	40014800 	.word	0x40014800

08004a98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ade:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	051b      	lsls	r3, r3, #20
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a16      	ldr	r2, [pc, #88]	; (8004b48 <TIM_OC6_SetConfig+0xb0>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d00b      	beq.n	8004b0c <TIM_OC6_SetConfig+0x74>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a15      	ldr	r2, [pc, #84]	; (8004b4c <TIM_OC6_SetConfig+0xb4>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d007      	beq.n	8004b0c <TIM_OC6_SetConfig+0x74>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a14      	ldr	r2, [pc, #80]	; (8004b50 <TIM_OC6_SetConfig+0xb8>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d003      	beq.n	8004b0c <TIM_OC6_SetConfig+0x74>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a13      	ldr	r2, [pc, #76]	; (8004b54 <TIM_OC6_SetConfig+0xbc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d109      	bne.n	8004b20 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	029b      	lsls	r3, r3, #10
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	621a      	str	r2, [r3, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	371c      	adds	r7, #28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	40012c00 	.word	0x40012c00
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800

08004b58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f003 031f 	and.w	r3, r3, #31
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a1a      	ldr	r2, [r3, #32]
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	43db      	mvns	r3, r3
 8004b7a:	401a      	ands	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a1a      	ldr	r2, [r3, #32]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 031f 	and.w	r3, r3, #31
 8004b8a:	6879      	ldr	r1, [r7, #4]
 8004b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b90:	431a      	orrs	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	621a      	str	r2, [r3, #32]
}
 8004b96:	bf00      	nop
 8004b98:	371c      	adds	r7, #28
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
	...

08004ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d101      	bne.n	8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	e054      	b.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a24      	ldr	r2, [pc, #144]	; (8004c74 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d108      	bne.n	8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004bec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a17      	ldr	r2, [pc, #92]	; (8004c74 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00e      	beq.n	8004c3a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c24:	d009      	beq.n	8004c3a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a13      	ldr	r2, [pc, #76]	; (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d004      	beq.n	8004c3a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a11      	ldr	r2, [pc, #68]	; (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d10c      	bne.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3714      	adds	r7, #20
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	40012c00 	.word	0x40012c00
 8004c78:	40000400 	.word	0x40000400
 8004c7c:	40014000 	.word	0x40014000

08004c80 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e060      	b.n	8004d5e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	041b      	lsls	r3, r3, #16
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a14      	ldr	r2, [pc, #80]	; (8004d6c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d115      	bne.n	8004d4c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2a:	051b      	lsls	r3, r3, #20
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3714      	adds	r7, #20
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40012c00 	.word	0x40012c00

08004d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e040      	b.n	8004e04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d106      	bne.n	8004d98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7fc fa06 	bl	80011a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2224      	movs	r2, #36	; 0x24
 8004d9c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 0201 	bic.w	r2, r2, #1
 8004dac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f82c 	bl	8004e0c <UART_SetConfig>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d101      	bne.n	8004dbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e022      	b.n	8004e04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f956 	bl	8005078 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004dda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689a      	ldr	r2, [r3, #8]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004dea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0201 	orr.w	r2, r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f000 f9dd 	bl	80051bc <UART_CheckIdleState>
 8004e02:	4603      	mov	r3, r0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3708      	adds	r7, #8
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e14:	2300      	movs	r3, #0
 8004e16:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	69db      	ldr	r3, [r3, #28]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b8a      	ldr	r3, [pc, #552]	; (8005060 <UART_SetConfig+0x254>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	6979      	ldr	r1, [r7, #20]
 8004e40:	430b      	orrs	r3, r1
 8004e42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a78      	ldr	r2, [pc, #480]	; (8005064 <UART_SetConfig+0x258>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d120      	bne.n	8004eca <UART_SetConfig+0xbe>
 8004e88:	4b77      	ldr	r3, [pc, #476]	; (8005068 <UART_SetConfig+0x25c>)
 8004e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8c:	f003 0303 	and.w	r3, r3, #3
 8004e90:	2b03      	cmp	r3, #3
 8004e92:	d817      	bhi.n	8004ec4 <UART_SetConfig+0xb8>
 8004e94:	a201      	add	r2, pc, #4	; (adr r2, 8004e9c <UART_SetConfig+0x90>)
 8004e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9a:	bf00      	nop
 8004e9c:	08004ead 	.word	0x08004ead
 8004ea0:	08004eb9 	.word	0x08004eb9
 8004ea4:	08004ebf 	.word	0x08004ebf
 8004ea8:	08004eb3 	.word	0x08004eb3
 8004eac:	2300      	movs	r3, #0
 8004eae:	77fb      	strb	r3, [r7, #31]
 8004eb0:	e01d      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	77fb      	strb	r3, [r7, #31]
 8004eb6:	e01a      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eb8:	2304      	movs	r3, #4
 8004eba:	77fb      	strb	r3, [r7, #31]
 8004ebc:	e017      	b.n	8004eee <UART_SetConfig+0xe2>
 8004ebe:	2308      	movs	r3, #8
 8004ec0:	77fb      	strb	r3, [r7, #31]
 8004ec2:	e014      	b.n	8004eee <UART_SetConfig+0xe2>
 8004ec4:	2310      	movs	r3, #16
 8004ec6:	77fb      	strb	r3, [r7, #31]
 8004ec8:	e011      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a67      	ldr	r2, [pc, #412]	; (800506c <UART_SetConfig+0x260>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d102      	bne.n	8004eda <UART_SetConfig+0xce>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	77fb      	strb	r3, [r7, #31]
 8004ed8:	e009      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a64      	ldr	r2, [pc, #400]	; (8005070 <UART_SetConfig+0x264>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d102      	bne.n	8004eea <UART_SetConfig+0xde>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	77fb      	strb	r3, [r7, #31]
 8004ee8:	e001      	b.n	8004eee <UART_SetConfig+0xe2>
 8004eea:	2310      	movs	r3, #16
 8004eec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ef6:	d15b      	bne.n	8004fb0 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8004ef8:	7ffb      	ldrb	r3, [r7, #31]
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d827      	bhi.n	8004f4e <UART_SetConfig+0x142>
 8004efe:	a201      	add	r2, pc, #4	; (adr r2, 8004f04 <UART_SetConfig+0xf8>)
 8004f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f04:	08004f29 	.word	0x08004f29
 8004f08:	08004f31 	.word	0x08004f31
 8004f0c:	08004f39 	.word	0x08004f39
 8004f10:	08004f4f 	.word	0x08004f4f
 8004f14:	08004f3f 	.word	0x08004f3f
 8004f18:	08004f4f 	.word	0x08004f4f
 8004f1c:	08004f4f 	.word	0x08004f4f
 8004f20:	08004f4f 	.word	0x08004f4f
 8004f24:	08004f47 	.word	0x08004f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f28:	f7fe faae 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 8004f2c:	61b8      	str	r0, [r7, #24]
        break;
 8004f2e:	e013      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f30:	f7fe facc 	bl	80034cc <HAL_RCC_GetPCLK2Freq>
 8004f34:	61b8      	str	r0, [r7, #24]
        break;
 8004f36:	e00f      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f38:	4b4e      	ldr	r3, [pc, #312]	; (8005074 <UART_SetConfig+0x268>)
 8004f3a:	61bb      	str	r3, [r7, #24]
        break;
 8004f3c:	e00c      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f3e:	f7fe fa2b 	bl	8003398 <HAL_RCC_GetSysClockFreq>
 8004f42:	61b8      	str	r0, [r7, #24]
        break;
 8004f44:	e008      	b.n	8004f58 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f4a:	61bb      	str	r3, [r7, #24]
        break;
 8004f4c:	e004      	b.n	8004f58 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	77bb      	strb	r3, [r7, #30]
        break;
 8004f56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d074      	beq.n	8005048 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	005a      	lsls	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	085b      	lsrs	r3, r3, #1
 8004f68:	441a      	add	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	2b0f      	cmp	r3, #15
 8004f7a:	d916      	bls.n	8004faa <UART_SetConfig+0x19e>
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f82:	d212      	bcs.n	8004faa <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	f023 030f 	bic.w	r3, r3, #15
 8004f8c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	085b      	lsrs	r3, r3, #1
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	89fb      	ldrh	r3, [r7, #14]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	89fa      	ldrh	r2, [r7, #14]
 8004fa6:	60da      	str	r2, [r3, #12]
 8004fa8:	e04e      	b.n	8005048 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	77bb      	strb	r3, [r7, #30]
 8004fae:	e04b      	b.n	8005048 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fb0:	7ffb      	ldrb	r3, [r7, #31]
 8004fb2:	2b08      	cmp	r3, #8
 8004fb4:	d827      	bhi.n	8005006 <UART_SetConfig+0x1fa>
 8004fb6:	a201      	add	r2, pc, #4	; (adr r2, 8004fbc <UART_SetConfig+0x1b0>)
 8004fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fbc:	08004fe1 	.word	0x08004fe1
 8004fc0:	08004fe9 	.word	0x08004fe9
 8004fc4:	08004ff1 	.word	0x08004ff1
 8004fc8:	08005007 	.word	0x08005007
 8004fcc:	08004ff7 	.word	0x08004ff7
 8004fd0:	08005007 	.word	0x08005007
 8004fd4:	08005007 	.word	0x08005007
 8004fd8:	08005007 	.word	0x08005007
 8004fdc:	08004fff 	.word	0x08004fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fe0:	f7fe fa52 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 8004fe4:	61b8      	str	r0, [r7, #24]
        break;
 8004fe6:	e013      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fe8:	f7fe fa70 	bl	80034cc <HAL_RCC_GetPCLK2Freq>
 8004fec:	61b8      	str	r0, [r7, #24]
        break;
 8004fee:	e00f      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ff0:	4b20      	ldr	r3, [pc, #128]	; (8005074 <UART_SetConfig+0x268>)
 8004ff2:	61bb      	str	r3, [r7, #24]
        break;
 8004ff4:	e00c      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ff6:	f7fe f9cf 	bl	8003398 <HAL_RCC_GetSysClockFreq>
 8004ffa:	61b8      	str	r0, [r7, #24]
        break;
 8004ffc:	e008      	b.n	8005010 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ffe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005002:	61bb      	str	r3, [r7, #24]
        break;
 8005004:	e004      	b.n	8005010 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005006:	2300      	movs	r3, #0
 8005008:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	77bb      	strb	r3, [r7, #30]
        break;
 800500e:	bf00      	nop
    }

    if (pclk != 0U)
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d018      	beq.n	8005048 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	085a      	lsrs	r2, r3, #1
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	441a      	add	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	b29b      	uxth	r3, r3
 800502a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	2b0f      	cmp	r3, #15
 8005030:	d908      	bls.n	8005044 <UART_SetConfig+0x238>
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005038:	d204      	bcs.n	8005044 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	60da      	str	r2, [r3, #12]
 8005042:	e001      	b.n	8005048 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005054:	7fbb      	ldrb	r3, [r7, #30]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	efff69f3 	.word	0xefff69f3
 8005064:	40013800 	.word	0x40013800
 8005068:	40021000 	.word	0x40021000
 800506c:	40004400 	.word	0x40004400
 8005070:	40004800 	.word	0x40004800
 8005074:	007a1200 	.word	0x007a1200

08005078 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00a      	beq.n	80050a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00a      	beq.n	80050c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	f003 0304 	and.w	r3, r3, #4
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00a      	beq.n	80050e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	f003 0308 	and.w	r3, r3, #8
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	f003 0310 	and.w	r3, r3, #16
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00a      	beq.n	800514c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005154:	2b00      	cmp	r3, #0
 8005156:	d01a      	beq.n	800518e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005172:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005176:	d10a      	bne.n	800518e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	605a      	str	r2, [r3, #4]
  }
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af02      	add	r7, sp, #8
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051cc:	f7fc f902 	bl	80013d4 <HAL_GetTick>
 80051d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b08      	cmp	r3, #8
 80051de:	d10e      	bne.n	80051fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f82d 	bl	800524e <UART_WaitOnFlagUntilTimeout>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d001      	beq.n	80051fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e023      	b.n	8005246 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0304 	and.w	r3, r3, #4
 8005208:	2b04      	cmp	r3, #4
 800520a:	d10e      	bne.n	800522a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800520c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 f817 	bl	800524e <UART_WaitOnFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e00d      	b.n	8005246 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2220      	movs	r2, #32
 800522e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2220      	movs	r2, #32
 8005234:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}

0800524e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b09c      	sub	sp, #112	; 0x70
 8005252:	af00      	add	r7, sp, #0
 8005254:	60f8      	str	r0, [r7, #12]
 8005256:	60b9      	str	r1, [r7, #8]
 8005258:	603b      	str	r3, [r7, #0]
 800525a:	4613      	mov	r3, r2
 800525c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800525e:	e0a5      	b.n	80053ac <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005260:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005266:	f000 80a1 	beq.w	80053ac <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800526a:	f7fc f8b3 	bl	80013d4 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005276:	429a      	cmp	r2, r3
 8005278:	d302      	bcc.n	8005280 <UART_WaitOnFlagUntilTimeout+0x32>
 800527a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800527c:	2b00      	cmp	r3, #0
 800527e:	d13e      	bne.n	80052fe <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005286:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005288:	e853 3f00 	ldrex	r3, [r3]
 800528c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800528e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005290:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005294:	667b      	str	r3, [r7, #100]	; 0x64
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	461a      	mov	r2, r3
 800529c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800529e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052a0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80052a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80052a6:	e841 2300 	strex	r3, r2, [r1]
 80052aa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80052ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1e6      	bne.n	8005280 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3308      	adds	r3, #8
 80052b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052bc:	e853 3f00 	ldrex	r3, [r3]
 80052c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80052c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c4:	f023 0301 	bic.w	r3, r3, #1
 80052c8:	663b      	str	r3, [r7, #96]	; 0x60
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3308      	adds	r3, #8
 80052d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80052d2:	64ba      	str	r2, [r7, #72]	; 0x48
 80052d4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80052d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80052da:	e841 2300 	strex	r3, r2, [r1]
 80052de:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80052e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1e5      	bne.n	80052b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2220      	movs	r2, #32
 80052ea:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2220      	movs	r2, #32
 80052f0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e067      	b.n	80053ce <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b00      	cmp	r3, #0
 800530a:	d04f      	beq.n	80053ac <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005316:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800531a:	d147      	bne.n	80053ac <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005324:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532e:	e853 3f00 	ldrex	r3, [r3]
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005336:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800533a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	461a      	mov	r2, r3
 8005342:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005344:	637b      	str	r3, [r7, #52]	; 0x34
 8005346:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005348:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800534a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800534c:	e841 2300 	strex	r3, r2, [r1]
 8005350:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1e6      	bne.n	8005326 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3308      	adds	r3, #8
 800535e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	613b      	str	r3, [r7, #16]
   return(result);
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f023 0301 	bic.w	r3, r3, #1
 800536e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	3308      	adds	r3, #8
 8005376:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005378:	623a      	str	r2, [r7, #32]
 800537a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537c:	69f9      	ldr	r1, [r7, #28]
 800537e:	6a3a      	ldr	r2, [r7, #32]
 8005380:	e841 2300 	strex	r3, r2, [r1]
 8005384:	61bb      	str	r3, [r7, #24]
   return(result);
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e5      	bne.n	8005358 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2220      	movs	r2, #32
 8005390:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2220      	movs	r2, #32
 8005396:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2220      	movs	r2, #32
 800539c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e010      	b.n	80053ce <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	69da      	ldr	r2, [r3, #28]
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	4013      	ands	r3, r2
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	bf0c      	ite	eq
 80053bc:	2301      	moveq	r3, #1
 80053be:	2300      	movne	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	79fb      	ldrb	r3, [r7, #7]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	f43f af4a 	beq.w	8005260 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3770      	adds	r7, #112	; 0x70
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <_ZdlPvj>:
 80053d6:	f000 b800 	b.w	80053da <_ZdlPv>

080053da <_ZdlPv>:
 80053da:	f000 b825 	b.w	8005428 <free>
	...

080053e0 <__libc_init_array>:
 80053e0:	b570      	push	{r4, r5, r6, lr}
 80053e2:	4d0d      	ldr	r5, [pc, #52]	; (8005418 <__libc_init_array+0x38>)
 80053e4:	4c0d      	ldr	r4, [pc, #52]	; (800541c <__libc_init_array+0x3c>)
 80053e6:	1b64      	subs	r4, r4, r5
 80053e8:	10a4      	asrs	r4, r4, #2
 80053ea:	2600      	movs	r6, #0
 80053ec:	42a6      	cmp	r6, r4
 80053ee:	d109      	bne.n	8005404 <__libc_init_array+0x24>
 80053f0:	4d0b      	ldr	r5, [pc, #44]	; (8005420 <__libc_init_array+0x40>)
 80053f2:	4c0c      	ldr	r4, [pc, #48]	; (8005424 <__libc_init_array+0x44>)
 80053f4:	f000 f882 	bl	80054fc <_init>
 80053f8:	1b64      	subs	r4, r4, r5
 80053fa:	10a4      	asrs	r4, r4, #2
 80053fc:	2600      	movs	r6, #0
 80053fe:	42a6      	cmp	r6, r4
 8005400:	d105      	bne.n	800540e <__libc_init_array+0x2e>
 8005402:	bd70      	pop	{r4, r5, r6, pc}
 8005404:	f855 3b04 	ldr.w	r3, [r5], #4
 8005408:	4798      	blx	r3
 800540a:	3601      	adds	r6, #1
 800540c:	e7ee      	b.n	80053ec <__libc_init_array+0xc>
 800540e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005412:	4798      	blx	r3
 8005414:	3601      	adds	r6, #1
 8005416:	e7f2      	b.n	80053fe <__libc_init_array+0x1e>
 8005418:	08005560 	.word	0x08005560
 800541c:	08005560 	.word	0x08005560
 8005420:	08005560 	.word	0x08005560
 8005424:	08005564 	.word	0x08005564

08005428 <free>:
 8005428:	4b02      	ldr	r3, [pc, #8]	; (8005434 <free+0xc>)
 800542a:	4601      	mov	r1, r0
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	f000 b80b 	b.w	8005448 <_free_r>
 8005432:	bf00      	nop
 8005434:	2000000c 	.word	0x2000000c

08005438 <memset>:
 8005438:	4402      	add	r2, r0
 800543a:	4603      	mov	r3, r0
 800543c:	4293      	cmp	r3, r2
 800543e:	d100      	bne.n	8005442 <memset+0xa>
 8005440:	4770      	bx	lr
 8005442:	f803 1b01 	strb.w	r1, [r3], #1
 8005446:	e7f9      	b.n	800543c <memset+0x4>

08005448 <_free_r>:
 8005448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800544a:	2900      	cmp	r1, #0
 800544c:	d044      	beq.n	80054d8 <_free_r+0x90>
 800544e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005452:	9001      	str	r0, [sp, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	f1a1 0404 	sub.w	r4, r1, #4
 800545a:	bfb8      	it	lt
 800545c:	18e4      	addlt	r4, r4, r3
 800545e:	f000 f83f 	bl	80054e0 <__malloc_lock>
 8005462:	4a1e      	ldr	r2, [pc, #120]	; (80054dc <_free_r+0x94>)
 8005464:	9801      	ldr	r0, [sp, #4]
 8005466:	6813      	ldr	r3, [r2, #0]
 8005468:	b933      	cbnz	r3, 8005478 <_free_r+0x30>
 800546a:	6063      	str	r3, [r4, #4]
 800546c:	6014      	str	r4, [r2, #0]
 800546e:	b003      	add	sp, #12
 8005470:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005474:	f000 b83a 	b.w	80054ec <__malloc_unlock>
 8005478:	42a3      	cmp	r3, r4
 800547a:	d908      	bls.n	800548e <_free_r+0x46>
 800547c:	6825      	ldr	r5, [r4, #0]
 800547e:	1961      	adds	r1, r4, r5
 8005480:	428b      	cmp	r3, r1
 8005482:	bf01      	itttt	eq
 8005484:	6819      	ldreq	r1, [r3, #0]
 8005486:	685b      	ldreq	r3, [r3, #4]
 8005488:	1949      	addeq	r1, r1, r5
 800548a:	6021      	streq	r1, [r4, #0]
 800548c:	e7ed      	b.n	800546a <_free_r+0x22>
 800548e:	461a      	mov	r2, r3
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	b10b      	cbz	r3, 8005498 <_free_r+0x50>
 8005494:	42a3      	cmp	r3, r4
 8005496:	d9fa      	bls.n	800548e <_free_r+0x46>
 8005498:	6811      	ldr	r1, [r2, #0]
 800549a:	1855      	adds	r5, r2, r1
 800549c:	42a5      	cmp	r5, r4
 800549e:	d10b      	bne.n	80054b8 <_free_r+0x70>
 80054a0:	6824      	ldr	r4, [r4, #0]
 80054a2:	4421      	add	r1, r4
 80054a4:	1854      	adds	r4, r2, r1
 80054a6:	42a3      	cmp	r3, r4
 80054a8:	6011      	str	r1, [r2, #0]
 80054aa:	d1e0      	bne.n	800546e <_free_r+0x26>
 80054ac:	681c      	ldr	r4, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	6053      	str	r3, [r2, #4]
 80054b2:	4421      	add	r1, r4
 80054b4:	6011      	str	r1, [r2, #0]
 80054b6:	e7da      	b.n	800546e <_free_r+0x26>
 80054b8:	d902      	bls.n	80054c0 <_free_r+0x78>
 80054ba:	230c      	movs	r3, #12
 80054bc:	6003      	str	r3, [r0, #0]
 80054be:	e7d6      	b.n	800546e <_free_r+0x26>
 80054c0:	6825      	ldr	r5, [r4, #0]
 80054c2:	1961      	adds	r1, r4, r5
 80054c4:	428b      	cmp	r3, r1
 80054c6:	bf04      	itt	eq
 80054c8:	6819      	ldreq	r1, [r3, #0]
 80054ca:	685b      	ldreq	r3, [r3, #4]
 80054cc:	6063      	str	r3, [r4, #4]
 80054ce:	bf04      	itt	eq
 80054d0:	1949      	addeq	r1, r1, r5
 80054d2:	6021      	streq	r1, [r4, #0]
 80054d4:	6054      	str	r4, [r2, #4]
 80054d6:	e7ca      	b.n	800546e <_free_r+0x26>
 80054d8:	b003      	add	sp, #12
 80054da:	bd30      	pop	{r4, r5, pc}
 80054dc:	20000358 	.word	0x20000358

080054e0 <__malloc_lock>:
 80054e0:	4801      	ldr	r0, [pc, #4]	; (80054e8 <__malloc_lock+0x8>)
 80054e2:	f000 b809 	b.w	80054f8 <__retarget_lock_acquire_recursive>
 80054e6:	bf00      	nop
 80054e8:	2000035c 	.word	0x2000035c

080054ec <__malloc_unlock>:
 80054ec:	4801      	ldr	r0, [pc, #4]	; (80054f4 <__malloc_unlock+0x8>)
 80054ee:	f000 b804 	b.w	80054fa <__retarget_lock_release_recursive>
 80054f2:	bf00      	nop
 80054f4:	2000035c 	.word	0x2000035c

080054f8 <__retarget_lock_acquire_recursive>:
 80054f8:	4770      	bx	lr

080054fa <__retarget_lock_release_recursive>:
 80054fa:	4770      	bx	lr

080054fc <_init>:
 80054fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fe:	bf00      	nop
 8005500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005502:	bc08      	pop	{r3}
 8005504:	469e      	mov	lr, r3
 8005506:	4770      	bx	lr

08005508 <_fini>:
 8005508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550a:	bf00      	nop
 800550c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800550e:	bc08      	pop	{r3}
 8005510:	469e      	mov	lr, r3
 8005512:	4770      	bx	lr
