INFO-FLOW: Workspace /home/tukl/Amur/IndividualSyn/S1/solution1 opened at Wed Apr 26 20:59:25 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z045ffg900-2 
Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.12 sec.
Execute   set_part xc7z045ffg900-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z045 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'S1/Compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling S1/Compute.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted S1/Compute.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "S1/Compute.cpp"   --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E S1/Compute.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp
Command       clang done; 0.88 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp"  -o "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:53:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:79:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:2:
S1/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S1/Compute.cpp:117:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
3 warnings generated.\n
Command       clang done; 4.25 sec.
INFO-FLOW: GCC PP time: 5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 -directive=/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 7.07 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 -directive=/home/tukl/Amur/IndividualSyn/S1/solution1/solution1.json 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tukl/Amur/IndividualSyn/S1/solution1/solution1.json -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 7.1 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.diag.yml /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.out.log 2> /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.err.log 
Command       ap_eval done; 4.67 sec.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S1/Compute.cpp:24:12
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 16.18 sec.
INFO-FLOW: tidy-3.1 time 27 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.1.cpp std=c++11 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 10.48 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.1.cpp"   --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.2.cpp" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.1.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.2.cpp
Command       clang done; 0.88 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.2.cpp"  --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.bc" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.pragma.2.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.bc
Command       clang done; 4.86 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Compute.g.bc -hls-opt -except-internalize computeS1 -L/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.84 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 7335 ; free virtual = 65705
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 7335 ; free virtual = 65705
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.pp.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.58 sec.
Execute         llvm-ld /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top computeS1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.0.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S1/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S1/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<=' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:729).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<51, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<28, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:781).
Command         transform done; 49.59 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3384 ; free virtual = 61800
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.1.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (S1/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:191) automatically.
Command         transform done; 16.96 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3343 ; free virtual = 61777
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.g.1.bc to /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.1.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:497:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:726) in function 'log_apfixed_reduce::log<35, 9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1147) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1153) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1257) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1263) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1266) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:91) in function 'LFSR' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (S1/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (S1/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (S1/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (S1/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (S1/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (S1/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (S1/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S1/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1480) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 31 process function(s): 
	 'Mem2Stream<64u, 12288u>'
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'ResizeStream<8u, 64u, 16384u>'.
Command         transform done; 36.11 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:724:44) to (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:744:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (S1/grouperPE.hpp:171:24) to (S1/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (S1/grouperPE.hpp:51)...3 expression(s) balanced.
Command         transform done; 9.11 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3315 ; free virtual = 61767
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.2.bc -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (S1/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (S1/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (S1/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (S1/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (S1/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (S1/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (S1/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (S1/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413' to 'StreamingDataWidthCo' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409' to 'StreamingDataWidthCo.1' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417' to 'StreamingDataWidthCo.3' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405' to 'StreamingDataWidthCo.4' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.5' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 16384u>' to 'ResizeStream' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream.1' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412' to 'Relu1D412' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408' to 'Relu1D408' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416' to 'Relu1D416' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream<64u, 12288u>' to 'Mem2Stream' (S1/conv1d.h:1836:42)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411' to 'Conv1DMac_new411' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407' to 'Conv1DMac_new407' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415' to 'Conv1DMac_new415' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410' to 'Conv1DBuffer_new410' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406' to 'Conv1DBuffer_new406' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414' to 'Conv1DBuffer_new414' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (S1/conv1d.h:222:59)
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 1536 on port 'in.V' (S1/conv1d.h:1838:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 14.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:03:08 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3064 ; free virtual = 61518
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 129.13 sec.
Command     elaborate done; 187.81 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
Execute       ap_set_top_model computeS1 
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.5' to 'StreamingDataWidthCo_5'.
Execute       get_model_list computeS1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model computeS1 
Execute       preproc_iomode -model ResizeStream 
Execute       preproc_iomode -model StreamingDataWidthCo.5 
Execute       preproc_iomode -model Relu1D.1 
Execute       preproc_iomode -model Conv1DMac_new.1 
Execute       preproc_iomode -model Conv1DBuffer_new.1 
Execute       preproc_iomode -model StreamingDataWidthCo.3 
Execute       preproc_iomode -model Relu1D416 
Execute       preproc_iomode -model Conv1DMac_new415 
Execute       preproc_iomode -model Conv1DBuffer_new414 
Execute       preproc_iomode -model StreamingMaxPool_Pre 
Execute       preproc_iomode -model StreamingDataWidthCo.2 
Execute       preproc_iomode -model Relu1D 
Execute       preproc_iomode -model Conv1DMac_new 
Execute       preproc_iomode -model Conv1DBuffer_new 
Execute       preproc_iomode -model StreamingDataWidthCo 
Execute       preproc_iomode -model Relu1D412 
Execute       preproc_iomode -model Conv1DMac_new411 
Execute       preproc_iomode -model Conv1DBuffer_new410 
Execute       preproc_iomode -model StreamingDataWidthCo.1 
Execute       preproc_iomode -model Relu1D408 
Execute       preproc_iomode -model Conv1DMac_new407 
Execute       preproc_iomode -model Conv1DBuffer_new406 
Execute       preproc_iomode -model grouperPE 
Execute       preproc_iomode -model LFSR 
Execute       preproc_iomode -model get_random 
Execute       preproc_iomode -model CloneStreamOnce 
Execute       preproc_iomode -model StreamingDataWidthCo.4 
Execute       preproc_iomode -model Relu1D.2 
Execute       preproc_iomode -model Conv1DMac_new.2 
Execute       preproc_iomode -model Conv1DBuffer_new.2 
Execute       preproc_iomode -model CloneStream 
Execute       preproc_iomode -model ResizeStream.1 
Execute       preproc_iomode -model Mem2Stream 
Execute       get_model_list computeS1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1
INFO-FLOW: Configuring Module : Mem2Stream ...
Execute       set_default_model Mem2Stream 
Execute       apply_spec_resource_limit Mem2Stream 
INFO-FLOW: Configuring Module : ResizeStream.1 ...
Execute       set_default_model ResizeStream.1 
Execute       apply_spec_resource_limit ResizeStream.1 
INFO-FLOW: Configuring Module : CloneStream ...
Execute       set_default_model CloneStream 
Execute       apply_spec_resource_limit CloneStream 
INFO-FLOW: Configuring Module : Conv1DBuffer_new.2 ...
Execute       set_default_model Conv1DBuffer_new.2 
Execute       apply_spec_resource_limit Conv1DBuffer_new.2 
INFO-FLOW: Configuring Module : Conv1DMac_new.2 ...
Execute       set_default_model Conv1DMac_new.2 
Execute       apply_spec_resource_limit Conv1DMac_new.2 
INFO-FLOW: Configuring Module : Relu1D.2 ...
Execute       set_default_model Relu1D.2 
Execute       apply_spec_resource_limit Relu1D.2 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.4 ...
Execute       set_default_model StreamingDataWidthCo.4 
Execute       apply_spec_resource_limit StreamingDataWidthCo.4 
INFO-FLOW: Configuring Module : CloneStreamOnce ...
Execute       set_default_model CloneStreamOnce 
Execute       apply_spec_resource_limit CloneStreamOnce 
INFO-FLOW: Configuring Module : get_random ...
Execute       set_default_model get_random 
Execute       apply_spec_resource_limit get_random 
INFO-FLOW: Configuring Module : LFSR ...
Execute       set_default_model LFSR 
Execute       apply_spec_resource_limit LFSR 
INFO-FLOW: Configuring Module : grouperPE ...
Execute       set_default_model grouperPE 
Execute       apply_spec_resource_limit grouperPE 
INFO-FLOW: Configuring Module : Conv1DBuffer_new406 ...
Execute       set_default_model Conv1DBuffer_new406 
Execute       apply_spec_resource_limit Conv1DBuffer_new406 
INFO-FLOW: Configuring Module : Conv1DMac_new407 ...
Execute       set_default_model Conv1DMac_new407 
Execute       apply_spec_resource_limit Conv1DMac_new407 
INFO-FLOW: Configuring Module : Relu1D408 ...
Execute       set_default_model Relu1D408 
Execute       apply_spec_resource_limit Relu1D408 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       apply_spec_resource_limit StreamingDataWidthCo.1 
INFO-FLOW: Configuring Module : Conv1DBuffer_new410 ...
Execute       set_default_model Conv1DBuffer_new410 
Execute       apply_spec_resource_limit Conv1DBuffer_new410 
INFO-FLOW: Configuring Module : Conv1DMac_new411 ...
Execute       set_default_model Conv1DMac_new411 
Execute       apply_spec_resource_limit Conv1DMac_new411 
INFO-FLOW: Configuring Module : Relu1D412 ...
Execute       set_default_model Relu1D412 
Execute       apply_spec_resource_limit Relu1D412 
INFO-FLOW: Configuring Module : StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       apply_spec_resource_limit StreamingDataWidthCo 
INFO-FLOW: Configuring Module : Conv1DBuffer_new ...
Execute       set_default_model Conv1DBuffer_new 
Execute       apply_spec_resource_limit Conv1DBuffer_new 
INFO-FLOW: Configuring Module : Conv1DMac_new ...
Execute       set_default_model Conv1DMac_new 
Execute       apply_spec_resource_limit Conv1DMac_new 
INFO-FLOW: Configuring Module : Relu1D ...
Execute       set_default_model Relu1D 
Execute       apply_spec_resource_limit Relu1D 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.2 ...
Execute       set_default_model StreamingDataWidthCo.2 
Execute       apply_spec_resource_limit StreamingDataWidthCo.2 
INFO-FLOW: Configuring Module : StreamingMaxPool_Pre ...
Execute       set_default_model StreamingMaxPool_Pre 
Execute       apply_spec_resource_limit StreamingMaxPool_Pre 
INFO-FLOW: Configuring Module : Conv1DBuffer_new414 ...
Execute       set_default_model Conv1DBuffer_new414 
Execute       apply_spec_resource_limit Conv1DBuffer_new414 
INFO-FLOW: Configuring Module : Conv1DMac_new415 ...
Execute       set_default_model Conv1DMac_new415 
Execute       apply_spec_resource_limit Conv1DMac_new415 
INFO-FLOW: Configuring Module : Relu1D416 ...
Execute       set_default_model Relu1D416 
Execute       apply_spec_resource_limit Relu1D416 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.3 ...
Execute       set_default_model StreamingDataWidthCo.3 
Execute       apply_spec_resource_limit StreamingDataWidthCo.3 
INFO-FLOW: Configuring Module : Conv1DBuffer_new.1 ...
Execute       set_default_model Conv1DBuffer_new.1 
Execute       apply_spec_resource_limit Conv1DBuffer_new.1 
INFO-FLOW: Configuring Module : Conv1DMac_new.1 ...
Execute       set_default_model Conv1DMac_new.1 
Execute       apply_spec_resource_limit Conv1DMac_new.1 
INFO-FLOW: Configuring Module : Relu1D.1 ...
Execute       set_default_model Relu1D.1 
Execute       apply_spec_resource_limit Relu1D.1 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.5 ...
Execute       set_default_model StreamingDataWidthCo.5 
Execute       apply_spec_resource_limit StreamingDataWidthCo.5 
INFO-FLOW: Configuring Module : ResizeStream ...
Execute       set_default_model ResizeStream 
Execute       apply_spec_resource_limit ResizeStream 
INFO-FLOW: Configuring Module : computeS1 ...
Execute       set_default_model computeS1 
Execute       apply_spec_resource_limit computeS1 
INFO-FLOW: Model list for preprocess: Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1
INFO-FLOW: Preprocessing Module: Mem2Stream ...
Execute       set_default_model Mem2Stream 
Execute       cdfg_preprocess -model Mem2Stream 
Execute       rtl_gen_preprocess Mem2Stream 
INFO-FLOW: Preprocessing Module: ResizeStream.1 ...
Execute       set_default_model ResizeStream.1 
Execute       cdfg_preprocess -model ResizeStream.1 
Execute       rtl_gen_preprocess ResizeStream.1 
INFO-FLOW: Preprocessing Module: CloneStream ...
Execute       set_default_model CloneStream 
Execute       cdfg_preprocess -model CloneStream 
Execute       rtl_gen_preprocess CloneStream 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new.2 ...
Execute       set_default_model Conv1DBuffer_new.2 
Execute       cdfg_preprocess -model Conv1DBuffer_new.2 
Execute       rtl_gen_preprocess Conv1DBuffer_new.2 
INFO-FLOW: Preprocessing Module: Conv1DMac_new.2 ...
Execute       set_default_model Conv1DMac_new.2 
Execute       cdfg_preprocess -model Conv1DMac_new.2 
Execute       rtl_gen_preprocess Conv1DMac_new.2 
INFO-FLOW: Preprocessing Module: Relu1D.2 ...
Execute       set_default_model Relu1D.2 
Execute       cdfg_preprocess -model Relu1D.2 
Execute       rtl_gen_preprocess Relu1D.2 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.4 ...
Execute       set_default_model StreamingDataWidthCo.4 
Execute       cdfg_preprocess -model StreamingDataWidthCo.4 
Execute       rtl_gen_preprocess StreamingDataWidthCo.4 
INFO-FLOW: Preprocessing Module: CloneStreamOnce ...
Execute       set_default_model CloneStreamOnce 
Execute       cdfg_preprocess -model CloneStreamOnce 
Execute       rtl_gen_preprocess CloneStreamOnce 
INFO-FLOW: Preprocessing Module: get_random ...
Execute       set_default_model get_random 
Execute       cdfg_preprocess -model get_random 
Execute       rtl_gen_preprocess get_random 
INFO-FLOW: Preprocessing Module: LFSR ...
Execute       set_default_model LFSR 
Execute       cdfg_preprocess -model LFSR 
Execute       rtl_gen_preprocess LFSR 
INFO-FLOW: Preprocessing Module: grouperPE ...
Execute       set_default_model grouperPE 
Execute       cdfg_preprocess -model grouperPE 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess grouperPE 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new406 ...
Execute       set_default_model Conv1DBuffer_new406 
Execute       cdfg_preprocess -model Conv1DBuffer_new406 
Execute       rtl_gen_preprocess Conv1DBuffer_new406 
INFO-FLOW: Preprocessing Module: Conv1DMac_new407 ...
Execute       set_default_model Conv1DMac_new407 
Execute       cdfg_preprocess -model Conv1DMac_new407 
Execute       rtl_gen_preprocess Conv1DMac_new407 
INFO-FLOW: Preprocessing Module: Relu1D408 ...
Execute       set_default_model Relu1D408 
Execute       cdfg_preprocess -model Relu1D408 
Execute       rtl_gen_preprocess Relu1D408 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       cdfg_preprocess -model StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new410 ...
Execute       set_default_model Conv1DBuffer_new410 
Execute       cdfg_preprocess -model Conv1DBuffer_new410 
Execute       rtl_gen_preprocess Conv1DBuffer_new410 
INFO-FLOW: Preprocessing Module: Conv1DMac_new411 ...
Execute       set_default_model Conv1DMac_new411 
Execute       cdfg_preprocess -model Conv1DMac_new411 
Execute       rtl_gen_preprocess Conv1DMac_new411 
INFO-FLOW: Preprocessing Module: Relu1D412 ...
Execute       set_default_model Relu1D412 
Execute       cdfg_preprocess -model Relu1D412 
Execute       rtl_gen_preprocess Relu1D412 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       cdfg_preprocess -model StreamingDataWidthCo 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new ...
Execute       set_default_model Conv1DBuffer_new 
Execute       cdfg_preprocess -model Conv1DBuffer_new 
Execute       rtl_gen_preprocess Conv1DBuffer_new 
INFO-FLOW: Preprocessing Module: Conv1DMac_new ...
Execute       set_default_model Conv1DMac_new 
Execute       cdfg_preprocess -model Conv1DMac_new 
Execute       rtl_gen_preprocess Conv1DMac_new 
INFO-FLOW: Preprocessing Module: Relu1D ...
Execute       set_default_model Relu1D 
Execute       cdfg_preprocess -model Relu1D 
Execute       rtl_gen_preprocess Relu1D 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.2 ...
Execute       set_default_model StreamingDataWidthCo.2 
Execute       cdfg_preprocess -model StreamingDataWidthCo.2 
Execute       rtl_gen_preprocess StreamingDataWidthCo.2 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Pre ...
Execute       set_default_model StreamingMaxPool_Pre 
Execute       cdfg_preprocess -model StreamingMaxPool_Pre 
Execute       rtl_gen_preprocess StreamingMaxPool_Pre 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new414 ...
Execute       set_default_model Conv1DBuffer_new414 
Execute       cdfg_preprocess -model Conv1DBuffer_new414 
Execute       rtl_gen_preprocess Conv1DBuffer_new414 
INFO-FLOW: Preprocessing Module: Conv1DMac_new415 ...
Execute       set_default_model Conv1DMac_new415 
Execute       cdfg_preprocess -model Conv1DMac_new415 
Execute       rtl_gen_preprocess Conv1DMac_new415 
INFO-FLOW: Preprocessing Module: Relu1D416 ...
Execute       set_default_model Relu1D416 
Execute       cdfg_preprocess -model Relu1D416 
Execute       rtl_gen_preprocess Relu1D416 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.3 ...
Execute       set_default_model StreamingDataWidthCo.3 
Execute       cdfg_preprocess -model StreamingDataWidthCo.3 
Execute       rtl_gen_preprocess StreamingDataWidthCo.3 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new.1 ...
Execute       set_default_model Conv1DBuffer_new.1 
Execute       cdfg_preprocess -model Conv1DBuffer_new.1 
Execute       rtl_gen_preprocess Conv1DBuffer_new.1 
INFO-FLOW: Preprocessing Module: Conv1DMac_new.1 ...
Execute       set_default_model Conv1DMac_new.1 
Execute       cdfg_preprocess -model Conv1DMac_new.1 
Execute       rtl_gen_preprocess Conv1DMac_new.1 
INFO-FLOW: Preprocessing Module: Relu1D.1 ...
Execute       set_default_model Relu1D.1 
Execute       cdfg_preprocess -model Relu1D.1 
Execute       rtl_gen_preprocess Relu1D.1 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.5 ...
Execute       set_default_model StreamingDataWidthCo.5 
Execute       cdfg_preprocess -model StreamingDataWidthCo.5 
Execute       rtl_gen_preprocess StreamingDataWidthCo.5 
INFO-FLOW: Preprocessing Module: ResizeStream ...
Execute       set_default_model ResizeStream 
Execute       cdfg_preprocess -model ResizeStream 
Execute       rtl_gen_preprocess ResizeStream 
INFO-FLOW: Preprocessing Module: computeS1 ...
Execute       set_default_model computeS1 
Execute       cdfg_preprocess -model computeS1 
Execute       rtl_gen_preprocess computeS1 
INFO-FLOW: Model list for synthesis: Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem2Stream 
Execute       schedule -model Mem2Stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 188.4 seconds; current allocated memory: 1.265 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream.
Execute       set_default_model Mem2Stream 
Execute       bind -model Mem2Stream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mem2Stream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream.1 
Execute       schedule -model ResizeStream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.1.
Execute       set_default_model ResizeStream.1 
Execute       bind -model ResizeStream.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CloneStream 
Execute       schedule -model CloneStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.sched.adb -f 
INFO-FLOW: Finish scheduling CloneStream.
Execute       set_default_model CloneStream 
Execute       bind -model CloneStream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CloneStream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.bind.adb -f 
INFO-FLOW: Finish binding CloneStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new.2 
Execute       schedule -model Conv1DBuffer_new.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new.2.
Execute       set_default_model Conv1DBuffer_new.2 
Execute       bind -model Conv1DBuffer_new.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.266 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new.2 
Execute       schedule -model Conv1DMac_new.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.267 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new.2.
Execute       set_default_model Conv1DMac_new.2 
Execute       bind -model Conv1DMac_new.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.268 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.19 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D.2 
Execute       schedule -model Relu1D.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D.2.
Execute       set_default_model Relu1D.2 
Execute       bind -model Relu1D.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.bind.adb -f 
INFO-FLOW: Finish binding Relu1D.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.4 
Execute       schedule -model StreamingDataWidthCo.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.4.
Execute       set_default_model StreamingDataWidthCo.4 
Execute       bind -model StreamingDataWidthCo.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CloneStreamOnce 
Execute       schedule -model CloneStreamOnce 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.sched.adb -f 
INFO-FLOW: Finish scheduling CloneStreamOnce.
Execute       set_default_model CloneStreamOnce 
Execute       bind -model CloneStreamOnce 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CloneStreamOnce
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.bind.adb -f 
INFO-FLOW: Finish binding CloneStreamOnce.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_random 
Execute       schedule -model get_random 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.sched.adb -f 
INFO-FLOW: Finish scheduling get_random.
Execute       set_default_model get_random 
Execute       bind -model get_random 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=get_random
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.269 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.bind.adb -f 
INFO-FLOW: Finish binding get_random.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LFSR 
Execute       schedule -model LFSR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 18.8 sec.
INFO: [HLS 200-111]  Elapsed time: 18.88 seconds; current allocated memory: 1.273 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.verbose.sched.rpt -verbose -f 
Command       report done; 0.57 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.sched.adb -f 
Command       db_write done; 0.43 sec.
INFO-FLOW: Finish scheduling LFSR.
Execute       set_default_model LFSR 
Execute       bind -model LFSR 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=LFSR
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 1.275 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.verbose.bind.rpt -verbose -f 
Command       report done; 0.5 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.bind.adb -f 
Command       db_write done; 0.43 sec.
INFO-FLOW: Finish binding LFSR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model grouperPE 
Execute       schedule -model grouperPE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.64 sec.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 1.280 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.verbose.sched.rpt -verbose -f 
Command       report done; 1.57 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.sched.adb -f 
Command       db_write done; 0.46 sec.
INFO-FLOW: Finish scheduling grouperPE.
Execute       set_default_model grouperPE 
Execute       bind -model grouperPE 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=grouperPE
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 1.284 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.verbose.bind.rpt -verbose -f 
Command       report done; 1 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.bind.adb -f 
Command       db_write done; 0.47 sec.
INFO-FLOW: Finish binding grouperPE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new406 
Execute       schedule -model Conv1DBuffer_new406 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.285 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new406.
Execute       set_default_model Conv1DBuffer_new406 
Execute       bind -model Conv1DBuffer_new406 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new406
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.285 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new406.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new407 
Execute       schedule -model Conv1DMac_new407 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.285 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new407.
Execute       set_default_model Conv1DMac_new407 
Execute       bind -model Conv1DMac_new407 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new407
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.286 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new407.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D408 
Execute       schedule -model Relu1D408 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.286 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D408.
Execute       set_default_model Relu1D408 
Execute       bind -model Relu1D408 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D408
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.286 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.bind.adb -f 
INFO-FLOW: Finish binding Relu1D408.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.1 
Execute       schedule -model StreamingDataWidthCo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.286 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.1.
Execute       set_default_model StreamingDataWidthCo.1 
Execute       bind -model StreamingDataWidthCo.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new410 
Execute       schedule -model Conv1DBuffer_new410 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.287 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new410.
Execute       set_default_model Conv1DBuffer_new410 
Execute       bind -model Conv1DBuffer_new410 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new410
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.287 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new410.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new411 
Execute       schedule -model Conv1DMac_new411 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.288 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new411.
Execute       set_default_model Conv1DMac_new411 
Execute       bind -model Conv1DMac_new411 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new411
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.288 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new411.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D412 
Execute       schedule -model Relu1D412 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.288 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D412.
Execute       set_default_model Relu1D412 
Execute       bind -model Relu1D412 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D412
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.289 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.bind.adb -f 
INFO-FLOW: Finish binding Relu1D412.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo 
Execute       schedule -model StreamingDataWidthCo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.289 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.
Execute       set_default_model StreamingDataWidthCo 
Execute       bind -model StreamingDataWidthCo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.289 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new 
Execute       schedule -model Conv1DBuffer_new 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.289 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new.
Execute       set_default_model Conv1DBuffer_new 
Execute       bind -model Conv1DBuffer_new 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.289 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new 
Execute       schedule -model Conv1DMac_new 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.290 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new.
Execute       set_default_model Conv1DMac_new 
Execute       bind -model Conv1DMac_new 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.291 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D 
Execute       schedule -model Relu1D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.291 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D.
Execute       set_default_model Relu1D 
Execute       bind -model Relu1D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.291 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.bind.adb -f 
INFO-FLOW: Finish binding Relu1D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.2 
Execute       schedule -model StreamingDataWidthCo.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.291 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.2.
Execute       set_default_model StreamingDataWidthCo.2 
Execute       bind -model StreamingDataWidthCo.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Pre 
Execute       schedule -model StreamingMaxPool_Pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.291 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Pre.
Execute       set_default_model StreamingMaxPool_Pre 
Execute       bind -model StreamingMaxPool_Pre 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool_Pre
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.292 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new414 
Execute       schedule -model Conv1DBuffer_new414 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.292 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new414.
Execute       set_default_model Conv1DBuffer_new414 
Execute       bind -model Conv1DBuffer_new414 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new414
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.292 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new414.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new415 
Execute       schedule -model Conv1DMac_new415 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.293 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new415.
Execute       set_default_model Conv1DMac_new415 
Execute       bind -model Conv1DMac_new415 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new415
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.293 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new415.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D416 
Execute       schedule -model Relu1D416 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.294 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D416.
Execute       set_default_model Relu1D416 
Execute       bind -model Relu1D416 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D416
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.bind.adb -f 
INFO-FLOW: Finish binding Relu1D416.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.3 
Execute       schedule -model StreamingDataWidthCo.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.294 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.3.
Execute       set_default_model StreamingDataWidthCo.3 
Execute       bind -model StreamingDataWidthCo.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new.1 
Execute       schedule -model Conv1DBuffer_new.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.294 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new.1.
Execute       set_default_model Conv1DBuffer_new.1 
Execute       bind -model Conv1DBuffer_new.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.294 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new.1 
Execute       schedule -model Conv1DMac_new.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.295 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new.1.
Execute       set_default_model Conv1DMac_new.1 
Execute       bind -model Conv1DMac_new.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D.1 
Execute       schedule -model Relu1D.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D.1.
Execute       set_default_model Relu1D.1 
Execute       bind -model Relu1D.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.bind.adb -f 
INFO-FLOW: Finish binding Relu1D.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.5 
Execute       schedule -model StreamingDataWidthCo.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.5.
Execute       set_default_model StreamingDataWidthCo.5 
Execute       bind -model StreamingDataWidthCo.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream 
Execute       schedule -model ResizeStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.
Execute       set_default_model ResizeStream 
Execute       bind -model ResizeStream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model computeS1 
Execute       schedule -model computeS1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.297 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.sched.adb -f 
INFO-FLOW: Finish scheduling computeS1.
Execute       set_default_model computeS1 
Execute       bind -model computeS1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=computeS1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.15 sec.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 1.300 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.verbose.bind.rpt -verbose -f 
Command       report done; 0.69 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.bind.adb -f 
INFO-FLOW: Finish binding computeS1.
Execute       get_model_list computeS1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Mem2Stream 
Execute       rtl_gen_preprocess ResizeStream.1 
Execute       rtl_gen_preprocess CloneStream 
Execute       rtl_gen_preprocess Conv1DBuffer_new.2 
Execute       rtl_gen_preprocess Conv1DMac_new.2 
Execute       rtl_gen_preprocess Relu1D.2 
Execute       rtl_gen_preprocess StreamingDataWidthCo.4 
Execute       rtl_gen_preprocess CloneStreamOnce 
Execute       rtl_gen_preprocess get_random 
Execute       rtl_gen_preprocess LFSR 
Execute       rtl_gen_preprocess grouperPE 
Execute       rtl_gen_preprocess Conv1DBuffer_new406 
Execute       rtl_gen_preprocess Conv1DMac_new407 
Execute       rtl_gen_preprocess Relu1D408 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess Conv1DBuffer_new410 
Execute       rtl_gen_preprocess Conv1DMac_new411 
Execute       rtl_gen_preprocess Relu1D412 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
Execute       rtl_gen_preprocess Conv1DBuffer_new 
Execute       rtl_gen_preprocess Conv1DMac_new 
Execute       rtl_gen_preprocess Relu1D 
Execute       rtl_gen_preprocess StreamingDataWidthCo.2 
Execute       rtl_gen_preprocess StreamingMaxPool_Pre 
Execute       rtl_gen_preprocess Conv1DBuffer_new414 
Execute       rtl_gen_preprocess Conv1DMac_new415 
Execute       rtl_gen_preprocess Relu1D416 
Execute       rtl_gen_preprocess StreamingDataWidthCo.3 
Execute       rtl_gen_preprocess Conv1DBuffer_new.1 
Execute       rtl_gen_preprocess Conv1DMac_new.1 
Execute       rtl_gen_preprocess Relu1D.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo.5 
Execute       rtl_gen_preprocess ResizeStream 
Execute       rtl_gen_preprocess computeS1 
INFO-FLOW: Model list for RTL generation: Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mem2Stream -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.301 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem2Stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Mem2Stream -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Mem2Stream -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Mem2Stream 
Execute       gen_rtl Mem2Stream -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Mem2Stream 
Execute       gen_tb_info Mem2Stream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Mem2Stream -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Mem2Stream_csynth.rpt -f 
Execute       report -model Mem2Stream -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Mem2Stream_csynth.xml -f -x 
Execute       report -model Mem2Stream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.verbose.rpt -verbose -f 
Execute       db_write -model Mem2Stream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/ResizeStream_1 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl ResizeStream.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/ResizeStream_1 
Execute       gen_rtl ResizeStream.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/ResizeStream_1 
Execute       gen_tb_info ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/ResizeStream_1_csynth.rpt -f 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/ResizeStream_1_csynth.xml -f -x 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CloneStream -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl CloneStream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/CloneStream -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl CloneStream -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/CloneStream 
Execute       gen_rtl CloneStream -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/CloneStream 
Execute       gen_tb_info CloneStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model CloneStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/CloneStream_csynth.rpt -f 
Execute       report -model CloneStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/CloneStream_csynth.xml -f -x 
Execute       report -model CloneStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.verbose.rpt -verbose -f 
Execute       db_write -model CloneStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new.2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.303 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DBuffer_new_2 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DBuffer_new.2 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DBuffer_new_2 
Execute       gen_rtl Conv1DBuffer_new.2 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DBuffer_new_2 
Execute       gen_tb_info Conv1DBuffer_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new_2_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new_2_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new.2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.306 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DMac_new_2 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DMac_new.2 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DMac_new_2 
Execute       gen_rtl Conv1DMac_new.2 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DMac_new_2 
Execute       gen_tb_info Conv1DMac_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new_2_csynth.rpt -f 
Execute       report -model Conv1DMac_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new_2_csynth.xml -f -x 
Execute       report -model Conv1DMac_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.verbose.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -model Conv1DMac_new.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.adb -f 
Command       db_write done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D.2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.310 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Relu1D_2 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Relu1D.2 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Relu1D_2 
Execute       gen_rtl Relu1D.2 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Relu1D_2 
Execute       gen_tb_info Relu1D.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Relu1D.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D_2_csynth.rpt -f 
Execute       report -model Relu1D.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D_2_csynth.xml -f -x 
Execute       report -model Relu1D.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.4 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.310 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingDataWidthCo_4 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingDataWidthCo.4 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingDataWidthCo_4 
Execute       gen_rtl StreamingDataWidthCo.4 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingDataWidthCo_4 
Execute       gen_tb_info StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_4_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_4_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CloneStreamOnce -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.311 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl CloneStreamOnce -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/CloneStreamOnce -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl CloneStreamOnce -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/CloneStreamOnce 
Execute       gen_rtl CloneStreamOnce -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/CloneStreamOnce 
Execute       gen_tb_info CloneStreamOnce -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model CloneStreamOnce -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/CloneStreamOnce_csynth.rpt -f 
Execute       report -model CloneStreamOnce -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/CloneStreamOnce_csynth.xml -f -x 
Execute       report -model CloneStreamOnce -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.verbose.rpt -verbose -f 
Execute       db_write -model CloneStreamOnce -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model get_random -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_random -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/get_random -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl get_random -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/get_random 
Execute       gen_rtl get_random -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/get_random 
Execute       gen_tb_info get_random -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model get_random -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/get_random_csynth.rpt -f 
Execute       report -model get_random -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/get_random_csynth.xml -f -x 
Execute       report -model get_random -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.verbose.rpt -verbose -f 
Execute       db_write -model get_random -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model LFSR -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.322 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl LFSR -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/LFSR -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl LFSR -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/LFSR 
Execute       gen_rtl LFSR -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/LFSR 
Execute       gen_tb_info LFSR -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model LFSR -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/LFSR_csynth.rpt -f 
Execute       report -model LFSR -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/LFSR_csynth.xml -f -x 
Execute       report -model LFSR -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.verbose.rpt -verbose -f 
Command       report done; 0.49 sec.
Execute       db_write -model LFSR -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.adb -f 
Command       db_write done; 0.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model grouperPE -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
Command       create_rtl_model done; 1.55 sec.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.343 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl grouperPE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/grouperPE -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl grouperPE -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/grouperPE 
Execute       gen_rtl grouperPE -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/grouperPE 
Execute       gen_tb_info grouperPE -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model grouperPE -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/grouperPE_csynth.rpt -f 
Execute       report -model grouperPE -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/grouperPE_csynth.xml -f -x 
Execute       report -model grouperPE -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.verbose.rpt -verbose -f 
Command       report done; 1.07 sec.
Execute       db_write -model grouperPE -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.adb -f 
Command       db_write done; 0.6 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new406 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new406_inputBuf_0_V' to 'Conv1DBuffer_new4yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new406'.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.360 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new406 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DBuffer_new406 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DBuffer_new406 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DBuffer_new406 
Execute       gen_rtl Conv1DBuffer_new406 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DBuffer_new406 
Execute       gen_tb_info Conv1DBuffer_new406 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new406 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new406_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new406 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new406_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new406 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new406 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new407 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V' to 'Conv1DMac_new407_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_1' to 'Conv1DMac_new407_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_2' to 'Conv1DMac_new407_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_3' to 'Conv1DMac_new407_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new407'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.362 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new407 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DMac_new407 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DMac_new407 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DMac_new407 
Execute       gen_rtl Conv1DMac_new407 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DMac_new407 
Execute       gen_tb_info Conv1DMac_new407 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new407 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new407_csynth.rpt -f 
Execute       report -model Conv1DMac_new407 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new407_csynth.xml -f -x 
Execute       report -model Conv1DMac_new407 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.verbose.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -model Conv1DMac_new407 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D408 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D408'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.364 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D408 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Relu1D408 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Relu1D408 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Relu1D408 
Execute       gen_rtl Relu1D408 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Relu1D408 
Execute       gen_tb_info Relu1D408 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Relu1D408 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D408_csynth.rpt -f 
Execute       report -model Relu1D408 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D408_csynth.xml -f -x 
Execute       report -model Relu1D408 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D408 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.365 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingDataWidthCo_1 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingDataWidthCo_1 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingDataWidthCo_1 
Execute       gen_tb_info StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_1_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_1_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new410 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new410_inputBuf_0_V' to 'Conv1DBuffer_new4Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new410'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.366 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new410 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DBuffer_new410 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DBuffer_new410 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DBuffer_new410 
Execute       gen_rtl Conv1DBuffer_new410 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DBuffer_new410 
Execute       gen_tb_info Conv1DBuffer_new410 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new410 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new410_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new410 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new410_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new410 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new410 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.adb -f 
Command       db_write done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new411 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V' to 'Conv1DMac_new411_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_1' to 'Conv1DMac_new411_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_2' to 'Conv1DMac_new411_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_3' to 'Conv1DMac_new411_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new411'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.368 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new411 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DMac_new411 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DMac_new411 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DMac_new411 
Execute       gen_rtl Conv1DMac_new411 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DMac_new411 
Execute       gen_tb_info Conv1DMac_new411 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new411 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new411_csynth.rpt -f 
Execute       report -model Conv1DMac_new411 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new411_csynth.xml -f -x 
Execute       report -model Conv1DMac_new411 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.verbose.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -model Conv1DMac_new411 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.adb -f 
Command       db_write done; 0.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D412 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D412'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.371 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D412 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Relu1D412 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Relu1D412 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Relu1D412 
Execute       gen_rtl Relu1D412 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Relu1D412 
Execute       gen_tb_info Relu1D412 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Relu1D412 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D412_csynth.rpt -f 
Execute       report -model Relu1D412 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D412_csynth.xml -f -x 
Execute       report -model Relu1D412 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D412 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.372 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingDataWidthCo -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingDataWidthCo 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingDataWidthCo 
Execute       gen_tb_info StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.adb -f 
Command       db_write done; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.373 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DBuffer_new -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DBuffer_new -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DBuffer_new 
Execute       gen_rtl Conv1DBuffer_new -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DBuffer_new 
Execute       gen_tb_info Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.adb -f 
Command       db_write done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.375 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DMac_new -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DMac_new -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DMac_new 
Execute       gen_rtl Conv1DMac_new -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DMac_new 
Execute       gen_tb_info Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new_csynth.rpt -f 
Execute       report -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new_csynth.xml -f -x 
Execute       report -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.verbose.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.adb -f 
Command       db_write done; 0.21 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.377 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Relu1D -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Relu1D -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Relu1D 
Execute       gen_rtl Relu1D -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Relu1D 
Execute       gen_tb_info Relu1D -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Relu1D -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D_csynth.rpt -f 
Execute       report -model Relu1D -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D_csynth.xml -f -x 
Execute       report -model Relu1D -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.adb -f 
Command       db_write done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.378 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingDataWidthCo_2 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingDataWidthCo_2 
Execute       gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingDataWidthCo_2 
Execute       gen_tb_info StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_2_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_2_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.adb -f 
Command       db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingMaxPool_Pre -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.380 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingMaxPool_Pre -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingMaxPool_Pre -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingMaxPool_Pre 
Execute       gen_rtl StreamingMaxPool_Pre -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingMaxPool_Pre 
Execute       gen_tb_info StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingMaxPool_Pre_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingMaxPool_Pre_csynth.xml -f -x 
Execute       report -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new414 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new414_inputBuf_0_V' to 'Conv1DBuffer_new4PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new414'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.381 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new414 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DBuffer_new414 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DBuffer_new414 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DBuffer_new414 
Execute       gen_rtl Conv1DBuffer_new414 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DBuffer_new414 
Execute       gen_tb_info Conv1DBuffer_new414 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new414 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new414_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new414 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new414_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new414 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new414 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new415 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V' to 'Conv1DMac_new415_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_1' to 'Conv1DMac_new415_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_2' to 'Conv1DMac_new415_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_3' to 'Conv1DMac_new415_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new415'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.383 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new415 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DMac_new415 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DMac_new415 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DMac_new415 
Execute       gen_rtl Conv1DMac_new415 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DMac_new415 
Execute       gen_tb_info Conv1DMac_new415 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new415 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new415_csynth.rpt -f 
Execute       report -model Conv1DMac_new415 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new415_csynth.xml -f -x 
Execute       report -model Conv1DMac_new415 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.verbose.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -model Conv1DMac_new415 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.adb -f 
Command       db_write done; 0.24 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D416 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D416'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.386 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D416 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Relu1D416 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Relu1D416 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Relu1D416 
Execute       gen_rtl Relu1D416 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Relu1D416 
Execute       gen_tb_info Relu1D416 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Relu1D416 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D416_csynth.rpt -f 
Execute       report -model Relu1D416 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D416_csynth.xml -f -x 
Execute       report -model Relu1D416 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D416 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.3 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.386 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingDataWidthCo_3 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingDataWidthCo.3 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingDataWidthCo_3 
Execute       gen_rtl StreamingDataWidthCo.3 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingDataWidthCo_3 
Execute       gen_tb_info StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_3_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_3_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.388 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DBuffer_new_1 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DBuffer_new.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DBuffer_new_1 
Execute       gen_rtl Conv1DBuffer_new.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DBuffer_new_1 
Execute       gen_tb_info Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new_1_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DBuffer_new_1_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.adb -f 
Command       db_write done; 0.2 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.390 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Conv1DMac_new_1 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Conv1DMac_new.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Conv1DMac_new_1 
Execute       gen_rtl Conv1DMac_new.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Conv1DMac_new_1 
Execute       gen_tb_info Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new_1_csynth.rpt -f 
Execute       report -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Conv1DMac_new_1_csynth.xml -f -x 
Execute       report -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.verbose.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.adb -f 
Command       db_write done; 0.26 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.392 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/Relu1D_1 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl Relu1D.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/Relu1D_1 
Execute       gen_rtl Relu1D.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/Relu1D_1 
Execute       gen_tb_info Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D_1_csynth.rpt -f 
Execute       report -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/Relu1D_1_csynth.xml -f -x 
Execute       report -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.adb -f 
Command       db_write done; 0.18 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.5 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_5'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.393 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/StreamingDataWidthCo_5 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl StreamingDataWidthCo.5 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/StreamingDataWidthCo_5 
Execute       gen_rtl StreamingDataWidthCo.5 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/StreamingDataWidthCo_5 
Execute       gen_tb_info StreamingDataWidthCo.5 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.5 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_5_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.5 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/StreamingDataWidthCo_5_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.5 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.5 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.adb -f 
Command       db_write done; 0.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.394 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/ResizeStream -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl ResizeStream -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/ResizeStream 
Execute       gen_rtl ResizeStream -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/ResizeStream 
Execute       gen_tb_info ResizeStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/ResizeStream_csynth.rpt -f 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/ResizeStream_csynth.xml -f -x 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.adb -f 
Command       db_write done; 0.18 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model computeS1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/inPtr_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/s1_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inPtr_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneSt0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streami5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new406_U0' to 'start_for_Conv1DB7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new407_U0' to 'start_for_Conv1DM8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D408_U0' to 'start_for_Relu1D49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streamibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new410_U0' to 'start_for_Conv1DBbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new411_U0' to 'start_for_Conv1DMbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D412_U0' to 'start_for_Relu1D4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new414_U0' to 'start_for_Conv1DBbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new415_U0' to 'start_for_Conv1DMbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D416_U0' to 'start_for_Relu1D4bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streamibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_5_U0' to 'start_for_Streamibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSbrm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.397 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       gen_rtl computeS1 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/systemc/computeS1 -synmodules Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1 
Execute       gen_rtl computeS1 -istop -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/vhdl/computeS1 
Execute       gen_rtl computeS1 -istop -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/verilog/computeS1 
Execute       export_constraint_db -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.constraint.tcl -f -tool general 
Execute       report -model computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.design.xml -verbose -f -dv 
Command       report done; 0.7 sec.
Execute       report -model computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1 -p /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db 
Execute       report -model computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/computeS1_csynth.rpt -f 
Execute       report -model computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/syn/report/computeS1_csynth.xml -f -x 
Execute       report -model computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.verbose.rpt -verbose -f 
Command       report done; 0.73 sec.
Execute       db_write -model computeS1 -o /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.adb -f 
Command       db_write done; 0.28 sec.
Execute       sc_get_clocks computeS1 
Execute       sc_get_portdomain computeS1 
INFO-FLOW: Model list for RTL component generation: Mem2Stream ResizeStream.1 CloneStream Conv1DBuffer_new.2 Conv1DMac_new.2 Relu1D.2 StreamingDataWidthCo.4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo.1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.5 ResizeStream computeS1
INFO-FLOW: Handling components in module [Mem2Stream] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.compgen.tcl 
INFO-FLOW: Handling components in module [ResizeStream_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
INFO-FLOW: Handling components in module [CloneStream] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new_2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.compgen.tcl 
INFO-FLOW: Found component Conv1DBuffer_new_bkb.
INFO-FLOW: Append model Conv1DBuffer_new_bkb
INFO-FLOW: Handling components in module [Conv1DMac_new_2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.compgen.tcl 
INFO-FLOW: Found component Conv1DMac_new_2_wcud.
INFO-FLOW: Append model Conv1DMac_new_2_wcud
INFO-FLOW: Found component Conv1DMac_new_2_wdEe.
INFO-FLOW: Append model Conv1DMac_new_2_wdEe
INFO-FLOW: Found component Conv1DMac_new_2_weOg.
INFO-FLOW: Append model Conv1DMac_new_2_weOg
INFO-FLOW: Found component Conv1DMac_new_2_wfYi.
INFO-FLOW: Append model Conv1DMac_new_2_wfYi
INFO-FLOW: Handling components in module [Relu1D_2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_4] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
INFO-FLOW: Handling components in module [CloneStreamOnce] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.compgen.tcl 
INFO-FLOW: Handling components in module [get_random] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.compgen.tcl 
INFO-FLOW: Handling components in module [LFSR] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.compgen.tcl 
INFO-FLOW: Handling components in module [grouperPE] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.compgen.tcl 
INFO-FLOW: Found component computeS1_mux_432wdI.
INFO-FLOW: Append model computeS1_mux_432wdI
INFO-FLOW: Found component computeS1_mux_432xdS.
INFO-FLOW: Append model computeS1_mux_432xdS
INFO-FLOW: Found component grouperPE_featureg8j.
INFO-FLOW: Append model grouperPE_featureg8j
INFO-FLOW: Found component grouperPE_featurehbi.
INFO-FLOW: Append model grouperPE_featurehbi
INFO-FLOW: Found component grouperPE_indexedkbM.
INFO-FLOW: Append model grouperPE_indexedkbM
INFO-FLOW: Found component grouperPE_sampledocq.
INFO-FLOW: Append model grouperPE_sampledocq
INFO-FLOW: Found component grouperPE_sampStosc4.
INFO-FLOW: Append model grouperPE_sampStosc4
INFO-FLOW: Found component fifo_w32_d256_A.
INFO-FLOW: Append model fifo_w32_d256_A
INFO-FLOW: Handling components in module [Conv1DBuffer_new406] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.compgen.tcl 
INFO-FLOW: Found component Conv1DBuffer_new4yd2.
INFO-FLOW: Append model Conv1DBuffer_new4yd2
INFO-FLOW: Handling components in module [Conv1DMac_new407] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.compgen.tcl 
INFO-FLOW: Found component computeS1_mux_164DeQ.
INFO-FLOW: Append model computeS1_mux_164DeQ
INFO-FLOW: Found component computeS1_mux_164DeQ.
INFO-FLOW: Append model computeS1_mux_164DeQ
INFO-FLOW: Found component computeS1_mux_164DeQ.
INFO-FLOW: Append model computeS1_mux_164DeQ
INFO-FLOW: Found component Conv1DMac_new407_zec.
INFO-FLOW: Append model Conv1DMac_new407_zec
INFO-FLOW: Found component Conv1DMac_new407_Aem.
INFO-FLOW: Append model Conv1DMac_new407_Aem
INFO-FLOW: Found component Conv1DMac_new407_Bew.
INFO-FLOW: Append model Conv1DMac_new407_Bew
INFO-FLOW: Found component Conv1DMac_new407_CeG.
INFO-FLOW: Append model Conv1DMac_new407_CeG
INFO-FLOW: Handling components in module [Relu1D408] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new410] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new411] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.compgen.tcl 
INFO-FLOW: Found component computeS1_mux_164DeQ_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x
INFO-FLOW: Found component Conv1DMac_new411_Ffa.
INFO-FLOW: Append model Conv1DMac_new411_Ffa
INFO-FLOW: Found component Conv1DMac_new411_Gfk.
INFO-FLOW: Append model Conv1DMac_new411_Gfk
INFO-FLOW: Found component Conv1DMac_new411_Hfu.
INFO-FLOW: Append model Conv1DMac_new411_Hfu
INFO-FLOW: Found component Conv1DMac_new411_IfE.
INFO-FLOW: Append model Conv1DMac_new411_IfE
INFO-FLOW: Handling components in module [Relu1D412] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x
INFO-FLOW: Found component Conv1DMac_new_weiKfY.
INFO-FLOW: Append model Conv1DMac_new_weiKfY
INFO-FLOW: Found component Conv1DMac_new_weiLf8.
INFO-FLOW: Append model Conv1DMac_new_weiLf8
INFO-FLOW: Found component Conv1DMac_new_weiMgi.
INFO-FLOW: Append model Conv1DMac_new_weiMgi
INFO-FLOW: Found component Conv1DMac_new_weiNgs.
INFO-FLOW: Append model Conv1DMac_new_weiNgs
INFO-FLOW: Handling components in module [Relu1D] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool_Pre] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
INFO-FLOW: Found component StreamingMaxPool_OgC.
INFO-FLOW: Append model StreamingMaxPool_OgC
INFO-FLOW: Handling components in module [Conv1DBuffer_new414] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new415] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.compgen.tcl 
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: Found component Conv1DMac_new415_QgW.
INFO-FLOW: Append model Conv1DMac_new415_QgW
INFO-FLOW: Found component Conv1DMac_new415_Rg6.
INFO-FLOW: Append model Conv1DMac_new415_Rg6
INFO-FLOW: Found component Conv1DMac_new415_Shg.
INFO-FLOW: Append model Conv1DMac_new415_Shg
INFO-FLOW: Found component Conv1DMac_new415_Thq.
INFO-FLOW: Append model Conv1DMac_new415_Thq
INFO-FLOW: Handling components in module [Relu1D416] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_3] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x_x
INFO-FLOW: Found component computeS1_mux_164DeQ_x_x_x_x.
INFO-FLOW: Append model computeS1_mux_164DeQ_x_x_x_x
INFO-FLOW: Found component Conv1DMac_new_1_wVhK.
INFO-FLOW: Append model Conv1DMac_new_1_wVhK
INFO-FLOW: Found component Conv1DMac_new_1_wWhU.
INFO-FLOW: Append model Conv1DMac_new_1_wWhU
INFO-FLOW: Found component Conv1DMac_new_1_wXh4.
INFO-FLOW: Append model Conv1DMac_new_1_wXh4
INFO-FLOW: Found component Conv1DMac_new_1_wYie.
INFO-FLOW: Append model Conv1DMac_new_1_wYie
INFO-FLOW: Handling components in module [Relu1D_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_5] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.compgen.tcl 
INFO-FLOW: Handling components in module [ResizeStream] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.compgen.tcl 
INFO-FLOW: Handling components in module [computeS1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d1024_A.
INFO-FLOW: Append model fifo_w64_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w32_d1024_A.
INFO-FLOW: Append model fifo_w32_d1024_A
INFO-FLOW: Found component fifo_w32_d1024_A.
INFO-FLOW: Append model fifo_w32_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_ResizeSZio.
INFO-FLOW: Append model start_for_ResizeSZio
INFO-FLOW: Found component start_for_CloneSt0iy.
INFO-FLOW: Append model start_for_CloneSt0iy
INFO-FLOW: Found component start_for_Conv1DB1iI.
INFO-FLOW: Append model start_for_Conv1DB1iI
INFO-FLOW: Found component start_for_CloneSt2iS.
INFO-FLOW: Append model start_for_CloneSt2iS
INFO-FLOW: Found component start_for_Conv1DM3i2.
INFO-FLOW: Append model start_for_Conv1DM3i2
INFO-FLOW: Found component start_for_Relu1D_4jc.
INFO-FLOW: Append model start_for_Relu1D_4jc
INFO-FLOW: Found component start_for_Streami5jm.
INFO-FLOW: Append model start_for_Streami5jm
INFO-FLOW: Found component start_for_grouper6jw.
INFO-FLOW: Append model start_for_grouper6jw
INFO-FLOW: Found component start_for_Conv1DB7jG.
INFO-FLOW: Append model start_for_Conv1DB7jG
INFO-FLOW: Found component start_for_Conv1DM8jQ.
INFO-FLOW: Append model start_for_Conv1DM8jQ
INFO-FLOW: Found component start_for_Relu1D49j0.
INFO-FLOW: Append model start_for_Relu1D49j0
INFO-FLOW: Found component start_for_Streamibak.
INFO-FLOW: Append model start_for_Streamibak
INFO-FLOW: Found component start_for_Conv1DBbbk.
INFO-FLOW: Append model start_for_Conv1DBbbk
INFO-FLOW: Found component start_for_Conv1DMbck.
INFO-FLOW: Append model start_for_Conv1DMbck
INFO-FLOW: Found component start_for_Relu1D4bdk.
INFO-FLOW: Append model start_for_Relu1D4bdk
INFO-FLOW: Found component start_for_Streamibek.
INFO-FLOW: Append model start_for_Streamibek
INFO-FLOW: Found component start_for_Conv1DBbfk.
INFO-FLOW: Append model start_for_Conv1DBbfk
INFO-FLOW: Found component start_for_Conv1DMbgk.
INFO-FLOW: Append model start_for_Conv1DMbgk
INFO-FLOW: Found component start_for_Relu1D_U0.
INFO-FLOW: Append model start_for_Relu1D_U0
INFO-FLOW: Found component start_for_Streamibhl.
INFO-FLOW: Append model start_for_Streamibhl
INFO-FLOW: Found component start_for_Streamibil.
INFO-FLOW: Append model start_for_Streamibil
INFO-FLOW: Found component start_for_Conv1DBbjl.
INFO-FLOW: Append model start_for_Conv1DBbjl
INFO-FLOW: Found component start_for_Conv1DMbkl.
INFO-FLOW: Append model start_for_Conv1DMbkl
INFO-FLOW: Found component start_for_Relu1D4bll.
INFO-FLOW: Append model start_for_Relu1D4bll
INFO-FLOW: Found component start_for_Streamibml.
INFO-FLOW: Append model start_for_Streamibml
INFO-FLOW: Found component start_for_Conv1DBbnm.
INFO-FLOW: Append model start_for_Conv1DBbnm
INFO-FLOW: Found component start_for_Conv1DMbom.
INFO-FLOW: Append model start_for_Conv1DMbom
INFO-FLOW: Found component start_for_Relu1D_bpm.
INFO-FLOW: Append model start_for_Relu1D_bpm
INFO-FLOW: Found component start_for_Streamibqm.
INFO-FLOW: Append model start_for_Streamibqm
INFO-FLOW: Found component start_for_ResizeSbrm.
INFO-FLOW: Append model start_for_ResizeSbrm
INFO-FLOW: Found component computeS1_control_s_axi.
INFO-FLOW: Append model computeS1_control_s_axi
INFO-FLOW: Found component computeS1_hostmem_m_axi.
INFO-FLOW: Append model computeS1_hostmem_m_axi
INFO-FLOW: Append model Mem2Stream
INFO-FLOW: Append model ResizeStream_1
INFO-FLOW: Append model CloneStream
INFO-FLOW: Append model Conv1DBuffer_new_2
INFO-FLOW: Append model Conv1DMac_new_2
INFO-FLOW: Append model Relu1D_2
INFO-FLOW: Append model StreamingDataWidthCo_4
INFO-FLOW: Append model CloneStreamOnce
INFO-FLOW: Append model get_random
INFO-FLOW: Append model LFSR
INFO-FLOW: Append model grouperPE
INFO-FLOW: Append model Conv1DBuffer_new406
INFO-FLOW: Append model Conv1DMac_new407
INFO-FLOW: Append model Relu1D408
INFO-FLOW: Append model StreamingDataWidthCo_1
INFO-FLOW: Append model Conv1DBuffer_new410
INFO-FLOW: Append model Conv1DMac_new411
INFO-FLOW: Append model Relu1D412
INFO-FLOW: Append model StreamingDataWidthCo
INFO-FLOW: Append model Conv1DBuffer_new
INFO-FLOW: Append model Conv1DMac_new
INFO-FLOW: Append model Relu1D
INFO-FLOW: Append model StreamingDataWidthCo_2
INFO-FLOW: Append model StreamingMaxPool_Pre
INFO-FLOW: Append model Conv1DBuffer_new414
INFO-FLOW: Append model Conv1DMac_new415
INFO-FLOW: Append model Relu1D416
INFO-FLOW: Append model StreamingDataWidthCo_3
INFO-FLOW: Append model Conv1DBuffer_new_1
INFO-FLOW: Append model Conv1DMac_new_1
INFO-FLOW: Append model Relu1D_1
INFO-FLOW: Append model StreamingDataWidthCo_5
INFO-FLOW: Append model ResizeStream
INFO-FLOW: Append model computeS1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Conv1DBuffer_new_bkb Conv1DMac_new_2_wcud Conv1DMac_new_2_wdEe Conv1DMac_new_2_weOg Conv1DMac_new_2_wfYi computeS1_mux_432wdI computeS1_mux_432xdS grouperPE_featureg8j grouperPE_featurehbi grouperPE_indexedkbM grouperPE_sampledocq grouperPE_sampStosc4 fifo_w32_d256_A Conv1DBuffer_new4yd2 computeS1_mux_164DeQ computeS1_mux_164DeQ computeS1_mux_164DeQ Conv1DMac_new407_zec Conv1DMac_new407_Aem Conv1DMac_new407_Bew Conv1DMac_new407_CeG computeS1_mux_164DeQ_x computeS1_mux_164DeQ_x computeS1_mux_164DeQ_x computeS1_mux_164DeQ_x Conv1DMac_new411_Ffa Conv1DMac_new411_Gfk Conv1DMac_new411_Hfu Conv1DMac_new411_IfE computeS1_mux_164DeQ_x_x computeS1_mux_164DeQ_x_x computeS1_mux_164DeQ_x_x computeS1_mux_164DeQ_x_x Conv1DMac_new_weiKfY Conv1DMac_new_weiLf8 Conv1DMac_new_weiMgi Conv1DMac_new_weiNgs StreamingMaxPool_OgC computeS1_mux_164DeQ_x_x_x computeS1_mux_164DeQ_x_x_x computeS1_mux_164DeQ_x_x_x computeS1_mux_164DeQ_x_x_x Conv1DMac_new415_QgW Conv1DMac_new415_Rg6 Conv1DMac_new415_Shg Conv1DMac_new415_Thq computeS1_mux_164DeQ_x_x_x_x computeS1_mux_164DeQ_x_x_x_x computeS1_mux_164DeQ_x_x_x_x Conv1DMac_new_1_wVhK Conv1DMac_new_1_wWhU Conv1DMac_new_1_wXh4 Conv1DMac_new_1_wYie fifo_w64_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w32_d1024_A fifo_w32_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A start_for_ResizeSZio start_for_CloneSt0iy start_for_Conv1DB1iI start_for_CloneSt2iS start_for_Conv1DM3i2 start_for_Relu1D_4jc start_for_Streami5jm start_for_grouper6jw start_for_Conv1DB7jG start_for_Conv1DM8jQ start_for_Relu1D49j0 start_for_Streamibak start_for_Conv1DBbbk start_for_Conv1DMbck start_for_Relu1D4bdk start_for_Streamibek start_for_Conv1DBbfk start_for_Conv1DMbgk start_for_Relu1D_U0 start_for_Streamibhl start_for_Streamibil start_for_Conv1DBbjl start_for_Conv1DMbkl start_for_Relu1D4bll start_for_Streamibml start_for_Conv1DBbnm start_for_Conv1DMbom start_for_Relu1D_bpm start_for_Streamibqm start_for_ResizeSbrm computeS1_control_s_axi computeS1_hostmem_m_axi Mem2Stream ResizeStream_1 CloneStream Conv1DBuffer_new_2 Conv1DMac_new_2 Relu1D_2 StreamingDataWidthCo_4 CloneStreamOnce get_random LFSR grouperPE Conv1DBuffer_new406 Conv1DMac_new407 Relu1D408 StreamingDataWidthCo_1 Conv1DBuffer_new410 Conv1DMac_new411 Relu1D412 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo_2 StreamingMaxPool_Pre Conv1DBuffer_new414 Conv1DMac_new415 Relu1D416 StreamingDataWidthCo_3 Conv1DBuffer_new_1 Conv1DMac_new_1 Relu1D_1 StreamingDataWidthCo_5 ResizeStream computeS1
INFO-FLOW: To file: write model Conv1DBuffer_new_bkb
INFO-FLOW: To file: write model Conv1DMac_new_2_wcud
INFO-FLOW: To file: write model Conv1DMac_new_2_wdEe
INFO-FLOW: To file: write model Conv1DMac_new_2_weOg
INFO-FLOW: To file: write model Conv1DMac_new_2_wfYi
INFO-FLOW: To file: write model computeS1_mux_432wdI
INFO-FLOW: To file: write model computeS1_mux_432xdS
INFO-FLOW: To file: write model grouperPE_featureg8j
INFO-FLOW: To file: write model grouperPE_featurehbi
INFO-FLOW: To file: write model grouperPE_indexedkbM
INFO-FLOW: To file: write model grouperPE_sampledocq
INFO-FLOW: To file: write model grouperPE_sampStosc4
INFO-FLOW: To file: write model fifo_w32_d256_A
INFO-FLOW: To file: write model Conv1DBuffer_new4yd2
INFO-FLOW: To file: write model computeS1_mux_164DeQ
INFO-FLOW: To file: write model computeS1_mux_164DeQ
INFO-FLOW: To file: write model computeS1_mux_164DeQ
INFO-FLOW: To file: write model Conv1DMac_new407_zec
INFO-FLOW: To file: write model Conv1DMac_new407_Aem
INFO-FLOW: To file: write model Conv1DMac_new407_Bew
INFO-FLOW: To file: write model Conv1DMac_new407_CeG
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x
INFO-FLOW: To file: write model Conv1DMac_new411_Ffa
INFO-FLOW: To file: write model Conv1DMac_new411_Gfk
INFO-FLOW: To file: write model Conv1DMac_new411_Hfu
INFO-FLOW: To file: write model Conv1DMac_new411_IfE
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x
INFO-FLOW: To file: write model Conv1DMac_new_weiKfY
INFO-FLOW: To file: write model Conv1DMac_new_weiLf8
INFO-FLOW: To file: write model Conv1DMac_new_weiMgi
INFO-FLOW: To file: write model Conv1DMac_new_weiNgs
INFO-FLOW: To file: write model StreamingMaxPool_OgC
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x
INFO-FLOW: To file: write model Conv1DMac_new415_QgW
INFO-FLOW: To file: write model Conv1DMac_new415_Rg6
INFO-FLOW: To file: write model Conv1DMac_new415_Shg
INFO-FLOW: To file: write model Conv1DMac_new415_Thq
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x_x
INFO-FLOW: To file: write model computeS1_mux_164DeQ_x_x_x_x
INFO-FLOW: To file: write model Conv1DMac_new_1_wVhK
INFO-FLOW: To file: write model Conv1DMac_new_1_wWhU
INFO-FLOW: To file: write model Conv1DMac_new_1_wXh4
INFO-FLOW: To file: write model Conv1DMac_new_1_wYie
INFO-FLOW: To file: write model fifo_w64_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w32_d1024_A
INFO-FLOW: To file: write model fifo_w32_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_ResizeSZio
INFO-FLOW: To file: write model start_for_CloneSt0iy
INFO-FLOW: To file: write model start_for_Conv1DB1iI
INFO-FLOW: To file: write model start_for_CloneSt2iS
INFO-FLOW: To file: write model start_for_Conv1DM3i2
INFO-FLOW: To file: write model start_for_Relu1D_4jc
INFO-FLOW: To file: write model start_for_Streami5jm
INFO-FLOW: To file: write model start_for_grouper6jw
INFO-FLOW: To file: write model start_for_Conv1DB7jG
INFO-FLOW: To file: write model start_for_Conv1DM8jQ
INFO-FLOW: To file: write model start_for_Relu1D49j0
INFO-FLOW: To file: write model start_for_Streamibak
INFO-FLOW: To file: write model start_for_Conv1DBbbk
INFO-FLOW: To file: write model start_for_Conv1DMbck
INFO-FLOW: To file: write model start_for_Relu1D4bdk
INFO-FLOW: To file: write model start_for_Streamibek
INFO-FLOW: To file: write model start_for_Conv1DBbfk
INFO-FLOW: To file: write model start_for_Conv1DMbgk
INFO-FLOW: To file: write model start_for_Relu1D_U0
INFO-FLOW: To file: write model start_for_Streamibhl
INFO-FLOW: To file: write model start_for_Streamibil
INFO-FLOW: To file: write model start_for_Conv1DBbjl
INFO-FLOW: To file: write model start_for_Conv1DMbkl
INFO-FLOW: To file: write model start_for_Relu1D4bll
INFO-FLOW: To file: write model start_for_Streamibml
INFO-FLOW: To file: write model start_for_Conv1DBbnm
INFO-FLOW: To file: write model start_for_Conv1DMbom
INFO-FLOW: To file: write model start_for_Relu1D_bpm
INFO-FLOW: To file: write model start_for_Streamibqm
INFO-FLOW: To file: write model start_for_ResizeSbrm
INFO-FLOW: To file: write model computeS1_control_s_axi
INFO-FLOW: To file: write model computeS1_hostmem_m_axi
INFO-FLOW: To file: write model Mem2Stream
INFO-FLOW: To file: write model ResizeStream_1
INFO-FLOW: To file: write model CloneStream
INFO-FLOW: To file: write model Conv1DBuffer_new_2
INFO-FLOW: To file: write model Conv1DMac_new_2
INFO-FLOW: To file: write model Relu1D_2
INFO-FLOW: To file: write model StreamingDataWidthCo_4
INFO-FLOW: To file: write model CloneStreamOnce
INFO-FLOW: To file: write model get_random
INFO-FLOW: To file: write model LFSR
INFO-FLOW: To file: write model grouperPE
INFO-FLOW: To file: write model Conv1DBuffer_new406
INFO-FLOW: To file: write model Conv1DMac_new407
INFO-FLOW: To file: write model Relu1D408
INFO-FLOW: To file: write model StreamingDataWidthCo_1
INFO-FLOW: To file: write model Conv1DBuffer_new410
INFO-FLOW: To file: write model Conv1DMac_new411
INFO-FLOW: To file: write model Relu1D412
INFO-FLOW: To file: write model StreamingDataWidthCo
INFO-FLOW: To file: write model Conv1DBuffer_new
INFO-FLOW: To file: write model Conv1DMac_new
INFO-FLOW: To file: write model Relu1D
INFO-FLOW: To file: write model StreamingDataWidthCo_2
INFO-FLOW: To file: write model StreamingMaxPool_Pre
INFO-FLOW: To file: write model Conv1DBuffer_new414
INFO-FLOW: To file: write model Conv1DMac_new415
INFO-FLOW: To file: write model Relu1D416
INFO-FLOW: To file: write model StreamingDataWidthCo_3
INFO-FLOW: To file: write model Conv1DBuffer_new_1
INFO-FLOW: To file: write model Conv1DMac_new_1
INFO-FLOW: To file: write model Relu1D_1
INFO-FLOW: To file: write model StreamingDataWidthCo_5
INFO-FLOW: To file: write model ResizeStream
INFO-FLOW: To file: write model computeS1
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new4yd2_ram (RAM)' using block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_CeG_rom' using auto ROMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_IfE_rom' using auto ROMs.
Command       ap_source done; 0.12 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
Command       ap_source done; 0.13 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Thq_rom' using auto ROMs.
Command       ap_source done; 0.12 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSZio_U(start_for_ResizeSZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt0iy_U(start_for_CloneSt0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB1iI_U(start_for_Conv1DB1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt2iS_U(start_for_CloneSt2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM3i2_U(start_for_Conv1DM3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_4jc_U(start_for_Relu1D_4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami5jm_U(start_for_Streami5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper6jw_U(start_for_grouper6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB7jG_U(start_for_Conv1DB7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM8jQ_U(start_for_Conv1DM8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D49j0_U(start_for_Relu1D49j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibak_U(start_for_Streamibak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbbk_U(start_for_Conv1DBbbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbck_U(start_for_Conv1DMbck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D4bdk_U(start_for_Relu1D4bdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibek_U(start_for_Streamibek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbfk_U(start_for_Conv1DBbfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbgk_U(start_for_Conv1DMbgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_U0_U(start_for_Relu1D_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibhl_U(start_for_Streamibhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibil_U(start_for_Streamibil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbjl_U(start_for_Conv1DBbjl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbkl_U(start_for_Conv1DMbkl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D4bll_U(start_for_Relu1D4bll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibml_U(start_for_Streamibml)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbnm_U(start_for_Conv1DBbnm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbom_U(start_for_Conv1DMbom)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_bpm_U(start_for_Relu1D_bpm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibqm_U(start_for_Streamibqm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSbrm_U(start_for_ResizeSbrm)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.6 sec.
Execute       get_config_sdx -target 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/CloneStreamOnce.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/grouperPE.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new406.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new407.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D408.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new410.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new411.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D412.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new414.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new415.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D416.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/StreamingDataWidthCo_5.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.constraint.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.constraint.tcl 
Execute       sc_get_clocks computeS1 
Execute       source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:00 ; elapsed = 00:04:09 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 2974 ; free virtual = 61495
INFO: [SYSC 207-301] Generating SystemC RTL for computeS1.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS1.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS1.
Command     autosyn done; 60.55 sec.
Command   csynth_design done; 248.36 sec.
Command ap_source done; 248.52 sec.
Execute cleanup_all 
Command cleanup_all done; 0.17 sec.
INFO-FLOW: Workspace /home/tukl/Amur/IndividualSyn/S1/solution1 opened at Wed Apr 26 21:03:38 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z045ffg900-2 
Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.11 sec.
Execute   cosim_design 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/point_cloud.txt 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/output.txt 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/my_tb.cpp 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weights.hpp 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weightMem-5.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weightMem-4.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weightMem-3.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weightMem-2.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weightMem-1.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/weightMem-0.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/grouperPE.hpp 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/conv1d.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/config.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/bnn-library.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/biasMem-5.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/biasMem-4.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/biasMem-3.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/biasMem-2.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/biasMem-1.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/biasMem-0.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S1/Compute.cpp 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/tukl/Amur/IndividualSyn/S1/my_tb.cpp /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/my_tb.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/my_tb.cpp_pre.cpp /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/my_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/my_tb.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/my_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/tukl/Amur/IndividualSyn/S1/Compute.cpp /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/Compute.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/Compute.cpp_pre.cpp /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/Compute.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/Compute.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/Compute.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'hostmem' has a depth of '1536'. Insufficient depth may result in simulation mismatch or freeze.
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 43.76 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S1/solution1/.autopilot/db/computeS1.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 1147.98 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 1233.82 sec.
Command ap_source done; 1233.94 sec.
Execute cleanup_all 
