{"sha": "36bd0c3e42655cc235b1f7b041e2a198075a7ec3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzZiZDBjM2U0MjY1NWNjMjM1YjFmN2IwNDFlMmExOTgwNzVhN2VjMw==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2014-06-18T23:13:40Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2014-06-18T23:13:40Z"}, "message": "rs6000: Make cr5 allocatable\n\nA comment in rs6000.h says \"cr5 is not supposed to be used\".  I checked\nall ABIs, going as far back as PowerOpen (1994), and found no mention\nof this.\n\nAlso document cr6 is used by some vector instructions.\n\nFrom-SVN: r211811", "tree": {"sha": "0760c13d0611085d29e33cd4d7a29bcbc72809e3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0760c13d0611085d29e33cd4d7a29bcbc72809e3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/36bd0c3e42655cc235b1f7b041e2a198075a7ec3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/36bd0c3e42655cc235b1f7b041e2a198075a7ec3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/36bd0c3e42655cc235b1f7b041e2a198075a7ec3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/36bd0c3e42655cc235b1f7b041e2a198075a7ec3/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "74f4bbb732c22a2725fdc2fc8705a4cb46eeb477", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74f4bbb732c22a2725fdc2fc8705a4cb46eeb477", "html_url": "https://github.com/Rust-GCC/gccrs/commit/74f4bbb732c22a2725fdc2fc8705a4cb46eeb477"}], "stats": {"total": 19, "additions": 12, "deletions": 7}, "files": [{"sha": "76456542198757fa80aff8572265ccbffa1484a4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/36bd0c3e42655cc235b1f7b041e2a198075a7ec3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/36bd0c3e42655cc235b1f7b041e2a198075a7ec3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=36bd0c3e42655cc235b1f7b041e2a198075a7ec3", "patch": "@@ -1,3 +1,9 @@\n+2014-06-18  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.h (FIXED_REGISTERS): Update comment.\n+\tRemove cr5.\n+\t(REG_ALLOC_ORDER): Update comment.  Move cr5 earlier.\n+\n 2014-06-18  Kaz Kojima  <kkojima@gcc.gnu.org>\n \n \tPR target/61550"}, {"sha": "569ae2d3f27ec24c2532f44588869e4d969b9928", "filename": "gcc/config/rs6000/rs6000.h", "status": "modified", "additions": 6, "deletions": 7, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/36bd0c3e42655cc235b1f7b041e2a198075a7ec3/gcc%2Fconfig%2Frs6000%2Frs6000.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/36bd0c3e42655cc235b1f7b041e2a198075a7ec3/gcc%2Fconfig%2Frs6000%2Frs6000.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.h?ref=36bd0c3e42655cc235b1f7b041e2a198075a7ec3", "patch": "@@ -978,16 +978,14 @@ enum data_align { align_abi, align_opt, align_both };\n    On RS/6000, r1 is used for the stack.  On Darwin, r2 is available\n    as a local register; for all other OS's r2 is the TOC pointer.\n \n-   cr5 is not supposed to be used.\n-\n    On System V implementations, r13 is fixed and not available for use.  */\n \n #define FIXED_REGISTERS  \\\n   {0, 1, FIXED_R2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, FIXED_R13, 0, 0, \\\n    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-   0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1,\t   \\\n+   0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1,\t   \\\n    /* AltiVec registers.  */\t\t\t   \\\n    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n@@ -1048,7 +1046,8 @@ enum data_align { align_abi, align_opt, align_both };\n \tfp13 - fp2\t(not saved; incoming fp arg registers)\n \tfp1\t\t(not saved; return value)\n \tfp31 - fp14\t(saved; order given to save least number)\n-\tcr7, cr6\t(not saved or special)\n+\tcr7, cr5\t(not saved or special)\n+\tcr6\t\t(not saved, but used for vector operations)\n \tcr1\t\t(not saved, but used for FP operations)\n \tcr0\t\t(not saved, but used for arithmetic operations)\n \tcr4, cr3, cr2\t(saved)\n@@ -1061,7 +1060,7 @@ enum data_align { align_abi, align_opt, align_both };\n \tr12\t\t(not saved; if used for DImode or DFmode would use r13)\n \tctr\t\t(not saved; when we have the choice ctr is better)\n \tlr\t\t(saved)\n-\tcr5, r1, r2, ap, ca (fixed)\n+\tr1, r2, ap, ca\t(fixed)\n \tv0 - v1\t\t(not saved or used for anything)\n \tv13 - v3\t(not saved; incoming vector arg registers)\n \tv2\t\t(not saved; incoming vector arg reg; return value)\n@@ -1099,14 +1098,14 @@ enum data_align { align_abi, align_opt, align_both };\n    33,\t\t\t\t\t\t\t\t\\\n    63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51,\t\t\\\n    50, 49, 48, 47, 46,\t\t\t\t\t\t\\\n-   75, 74, 69, 68, 72, 71, 70,\t\t\t\t\t\\\n+   75, 73, 74, 69, 68, 72, 71, 70,\t\t\t\t\\\n    MAYBE_R2_AVAILABLE\t\t\t\t\t\t\\\n    9, 10, 8, 7, 6, 5, 4,\t\t\t\t\t\\\n    3, EARLY_R12 11, 0,\t\t\t\t\t\t\\\n    31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19,\t\t\\\n    18, 17, 16, 15, 14, 13, LATE_R12\t\t\t\t\\\n    66, 65,\t\t\t\t\t\t\t\\\n-   73, 1, MAYBE_R2_FIXED 67, 76,\t\t\t\t\\\n+   1, MAYBE_R2_FIXED 67, 76,\t\t\t\t\t\\\n    /* AltiVec registers.  */\t\t\t\t\t\\\n    77, 78,\t\t\t\t\t\t\t\\\n    90, 89, 88, 87, 86, 85, 84, 83, 82, 81, 80,\t\t\t\\"}]}