Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jan 25 16:51:10 2016
| Host         : WK84 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodJSTK_Demo_control_sets_placed.rpt
| Design       : PmodJSTK_Demo
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    17 |
| Minimum Number of register sites lost to control set restrictions |    47 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------+---------------------------------------+------------------+----------------+
|      Clock Signal      |              Enable Signal              |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------+---------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG         |                                         |                                       |                2 |              2 |
|  DispCtrl/DCLK_reg_n_0 |                                         |                                       |                1 |              2 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[25]               | RST_IBUF                              |                1 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[21]               | RST_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[17]               | RST_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[13]               | RST_IBUF                              |                1 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/shiftCount[4]_i_2_n_0   | DispCtrl/BtoBCD/shiftCount[4]_i_1_n_0 |                1 |              5 |
|  iSCLK                 | PmodJSTK_Int/SPI_Int/rSR[7]_i_1_n_0     | RST_IBUF                              |                2 |              8 |
| ~iSCLK                 | PmodJSTK_Int/SPI_Int/wSR[7]_i_1_n_0     | RST_IBUF                              |                2 |              8 |
|  DispCtrl/DCLK_reg_n_0 |                                         | RST_IBUF                              |                2 |             11 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[11]               | RST_IBUF                              |                6 |             12 |
|  CLK_IBUF_BUFG         |                                         | DispCtrl/clkCount[15]_i_1_n_0         |                4 |             15 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/BCDOUT[15]_i_1_n_0      | RST_IBUF                              |                3 |             16 |
| ~iSCLK                 |                                         | RST_IBUF                              |                8 |             20 |
| ~iSCLK                 | PmodJSTK_Int/SPI_Ctrl/DOUT[39]_i_1_n_0  | RST_IBUF                              |                6 |             23 |
|  CLK_IBUF_BUFG         |                                         | RST_IBUF                              |               18 |             39 |
| ~iSCLK                 | PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_0 | RST_IBUF                              |               12 |             40 |
+------------------------+-----------------------------------------+---------------------------------------+------------------+----------------+


