<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1683714025">
  <File Type="PA-TCL" Name="AU_7_seg.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="AU_7_seg_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="AU_7_seg_reports.tcl"/>
  <File Type="RDS-RDS" Name="AU_7_seg.vds"/>
  <File Type="RDS-UTIL" Name="AU_7_seg_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="AU_7_seg_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="AU_7_seg.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="AU_7_seg_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="AU_7_seg_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Computer organization and Digital Design/Lab 6/lab6/lab6.srcs/sources_1/new/AU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 6/lab6/lab6.srcs/sources_1/new/AU.vhd"/>
        <Attr Name="ImportTime" Val="1682415144"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Computer organization and Digital Design/Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/FA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/FA.vhd"/>
        <Attr Name="ImportTime" Val="1679089311"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Computer organization and Digital Design/Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/HA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/HA.vhd"/>
        <Attr Name="ImportTime" Val="1679079810"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/LUT_16_7.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Computer organization and Digital Design/Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/RCA_4.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/RCA_4.vhd"/>
        <Attr Name="ImportTime" Val="1679121764"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Computer organization and Digital Design/Lab 6/lab6/lab6.srcs/sources_1/new/Reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 6/lab6/lab6.srcs/sources_1/new/Reg.vhd"/>
        <Attr Name="ImportTime" Val="1682411598"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Slow_Clk.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 6/lab6/lab6.srcs/sources_1/imports/new/Slow_Clk.vhd"/>
        <Attr Name="ImportTime" Val="1680965020"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AU_7_seg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="AU_7_seg"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
