Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed May 10 17:57:20 2017
| Host         : Nhu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SoC_fpga_timing_summary_routed.rpt -rpx SoC_fpga_timing_summary_routed.rpx
| Design       : SoC_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line23/U2/dp/pcreg/q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line23/U2/dp/pcreg/q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line23/U2/dp/pcreg/q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line23/U2/dp/pcreg/q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line23/U2/dp/pcreg/q_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line23/U5/fact/U0/CS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line23/U5/fact/U0/CS_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_clk/clk_5KHz_reg/Q (HIGH)

 There are 317 register/latch pins with no clock driven by root clock pin: top_clk/clk_sec_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.930        0.000                      0                   66        0.261        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.930        0.000                      0                   66        0.261        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 2.247ns (44.247%)  route 2.831ns (55.753%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  top_clk/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.058    top_clk/count10_carry__5_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.392 r  top_clk/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.392    top_clk/count10_carry__6_n_6
    SLICE_X0Y83          FDRE                                         r  top_clk/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    15.021    top_clk/CLK
    SLICE_X0Y83          FDRE                                         r  top_clk/count1_reg[30]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    top_clk/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 2.152ns (43.184%)  route 2.831ns (56.815%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  top_clk/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.058    top_clk/count10_carry__5_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.297 r  top_clk/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.297    top_clk/count10_carry__6_n_5
    SLICE_X0Y83          FDRE                                         r  top_clk/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    15.021    top_clk/CLK
    SLICE_X0Y83          FDRE                                         r  top_clk/count1_reg[31]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    top_clk/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.136ns (43.001%)  route 2.831ns (56.998%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  top_clk/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.058    top_clk/count10_carry__5_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.281 r  top_clk/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.281    top_clk/count10_carry__6_n_7
    SLICE_X0Y83          FDRE                                         r  top_clk/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    15.021    top_clk/CLK
    SLICE_X0Y83          FDRE                                         r  top_clk/count1_reg[29]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    top_clk/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 2.133ns (42.967%)  route 2.831ns (57.033%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.278 r  top_clk/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.278    top_clk/count10_carry__5_n_6
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.597    15.020    top_clk/CLK
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[26]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    top_clk/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 2.112ns (42.725%)  route 2.831ns (57.275%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.257 r  top_clk/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.257    top_clk/count10_carry__5_n_4
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.597    15.020    top_clk/CLK
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[28]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    top_clk/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 2.038ns (41.854%)  route 2.831ns (58.146%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.183 r  top_clk/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.183    top_clk/count10_carry__5_n_5
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.597    15.020    top_clk/CLK
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[27]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    top_clk/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 2.022ns (41.663%)  route 2.831ns (58.337%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  top_clk/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.944    top_clk/count10_carry__4_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.167 r  top_clk/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.167    top_clk/count10_carry__5_n_7
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.597    15.020    top_clk/CLK
    SLICE_X0Y82          FDRE                                         r  top_clk/count1_reg[25]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    top_clk/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 top_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.054ns (42.350%)  route 2.796ns (57.650%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.632     5.235    top_clk/CLK
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  top_clk/count_reg[4]/Q
                         net (fo=2, routed)           0.830     6.520    top_clk/count[4]
    SLICE_X48Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.644 r  top_clk/count0_carry__0_i_9/O
                         net (fo=1, routed)           0.782     7.426    top_clk/count0_carry__0_i_9_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.550 r  top_clk/count0_carry__0_i_5/O
                         net (fo=13, routed)          1.185     8.735    top_clk/count0_carry__0_i_5_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  top_clk/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.859    top_clk/count_0[14]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.409 r  top_clk/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.409    top_clk/count0_carry__2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  top_clk/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.523    top_clk/count0_carry__3_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  top_clk/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.637    top_clk/count0_carry__4_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  top_clk/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.751    top_clk/count0_carry__5_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.085 r  top_clk/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.085    top_clk/count0_carry__6_n_6
    SLICE_X49Y97         FDRE                                         r  top_clk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514    14.937    top_clk/CLK
    SLICE_X49Y97         FDRE                                         r  top_clk/count_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.062    15.239    top_clk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.019ns (41.627%)  route 2.831ns (58.373%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.164 r  top_clk/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.164    top_clk/count10_carry__4_n_6
    SLICE_X0Y81          FDRE                                         r  top_clk/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.595    15.018    top_clk/CLK
    SLICE_X0Y81          FDRE                                         r  top_clk/count1_reg[22]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    top_clk/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 top_clk/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.998ns (41.373%)  route 2.831ns (58.627%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.711     5.314    top_clk/CLK
    SLICE_X0Y78          FDRE                                         r  top_clk/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  top_clk/count1_reg[10]/Q
                         net (fo=2, routed)           1.255     7.024    top_clk/count1[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.148 r  top_clk/count10_carry_i_11/O
                         net (fo=1, routed)           0.298     7.446    top_clk/count10_carry_i_11_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  top_clk/count10_carry_i_7/O
                         net (fo=6, routed)           1.279     8.849    top_clk/count10_carry_i_7_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.973 r  top_clk/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.973    top_clk/count1_1[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.374 r  top_clk/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.374    top_clk/count10_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  top_clk/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.488    top_clk/count10_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  top_clk/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.602    top_clk/count10_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  top_clk/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    top_clk/count10_carry__2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  top_clk/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.830    top_clk/count10_carry__3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.143 r  top_clk/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.143    top_clk/count10_carry__4_n_4
    SLICE_X0Y81          FDRE                                         r  top_clk/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.595    15.018    top_clk/CLK
    SLICE_X0Y81          FDRE                                         r  top_clk/count1_reg[24]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    top_clk/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_clk/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    top_clk/CLK
    SLICE_X49Y93         FDRE                                         r  top_clk/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_clk/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.743    top_clk/count[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  top_clk/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.851    top_clk/count0_carry__2_n_4
    SLICE_X49Y93         FDRE                                         r  top_clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    top_clk/CLK
    SLICE_X49Y93         FDRE                                         r  top_clk/count_reg[16]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    top_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 top_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    top_clk/CLK
    SLICE_X48Y90         FDRE                                         r  top_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  top_clk/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.810    top_clk/count[0]
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.042     1.852 r  top_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    top_clk/count[0]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  top_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    top_clk/CLK
    SLICE_X48Y90         FDRE                                         r  top_clk/count_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105     1.589    top_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 top_clk/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    top_clk/CLK
    SLICE_X49Y96         FDRE                                         r  top_clk/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_clk/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.746    top_clk/count[28]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  top_clk/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.854    top_clk/count0_carry__5_n_4
    SLICE_X49Y96         FDRE                                         r  top_clk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    top_clk/CLK
    SLICE_X49Y96         FDRE                                         r  top_clk/count_reg[28]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    top_clk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_clk/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    top_clk/CLK
    SLICE_X49Y95         FDRE                                         r  top_clk/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_clk/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.747    top_clk/count[24]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  top_clk/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.855    top_clk/count0_carry__4_n_4
    SLICE_X49Y95         FDRE                                         r  top_clk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    top_clk/CLK
    SLICE_X49Y95         FDRE                                         r  top_clk/count_reg[24]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    top_clk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    top_clk/CLK
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  top_clk/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.746    top_clk/count[4]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  top_clk/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.854    top_clk/count0_carry_n_4
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    top_clk/CLK
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[4]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.105     1.589    top_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_clk/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    top_clk/CLK
    SLICE_X49Y91         FDRE                                         r  top_clk/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  top_clk/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.746    top_clk/count[8]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  top_clk/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.854    top_clk/count0_carry__0_n_4
    SLICE_X49Y91         FDRE                                         r  top_clk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    top_clk/CLK
    SLICE_X49Y91         FDRE                                         r  top_clk/count_reg[8]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105     1.589    top_clk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 top_clk/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    top_clk/CLK
    SLICE_X49Y91         FDRE                                         r  top_clk/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  top_clk/count_reg[5]/Q
                         net (fo=2, routed)           0.115     1.740    top_clk/count[5]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  top_clk/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.855    top_clk/count0_carry__0_n_7
    SLICE_X49Y91         FDRE                                         r  top_clk/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    top_clk/CLK
    SLICE_X49Y91         FDRE                                         r  top_clk/count_reg[5]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105     1.589    top_clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 top_clk/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    top_clk/CLK
    SLICE_X49Y92         FDRE                                         r  top_clk/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  top_clk/count_reg[9]/Q
                         net (fo=2, routed)           0.116     1.742    top_clk/count[9]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  top_clk/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.857    top_clk/count0_carry__1_n_7
    SLICE_X49Y92         FDRE                                         r  top_clk/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    top_clk/CLK
    SLICE_X49Y92         FDRE                                         r  top_clk/count_reg[9]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105     1.589    top_clk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 top_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    top_clk/CLK
    SLICE_X49Y96         FDRE                                         r  top_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.747    top_clk/count[27]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  top_clk/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.858    top_clk/count0_carry__5_n_5
    SLICE_X49Y96         FDRE                                         r  top_clk/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    top_clk/CLK
    SLICE_X49Y96         FDRE                                         r  top_clk/count_reg[27]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    top_clk/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 top_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    top_clk/CLK
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  top_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.121     1.746    top_clk/count[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  top_clk/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.857    top_clk/count0_carry_n_5
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    top_clk/CLK
    SLICE_X49Y90         FDRE                                         r  top_clk/count_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.105     1.589    top_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     top_clk/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    top_clk/clk_sec_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     top_clk/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     top_clk/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     top_clk/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     top_clk/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     top_clk/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     top_clk/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     top_clk/count1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     top_clk/count1_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     top_clk/count1_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     top_clk/count1_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     top_clk/count1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     top_clk/count1_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     top_clk/count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     top_clk/count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     top_clk/count1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     top_clk/count1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     top_clk/count1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     top_clk/count1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     top_clk/count1_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     top_clk/count1_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     top_clk/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     top_clk/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    top_clk/clk_sec_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    top_clk/clk_sec_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     top_clk/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     top_clk/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     top_clk/count1_reg[10]/C



