module RetRTL__fa096d180efec193
import cgra_pkg::*;
(
  input  logic [0:0] clear ,
  input  logic [0:0] clk ,
  input  logic [2:0] ctrl_addr_inport ,
  input  logic [0:0] reset ,
  input CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 from_mem_rdata__msg  ,
  output logic [0:0] from_mem_rdata__rdy  ,
  input logic [0:0] from_mem_rdata__val  ,
  input CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 recv_const__msg  ,
  output logic [0:0] recv_const__rdy  ,
  input logic [0:0] recv_const__val  ,
  input MultiCgraPayload_Cmd_Data_DataAddr_Ctrl_CtrlAddr__a0427cd98cfcae6f recv_from_ctrl_mem__msg  ,
  output logic [0:0] recv_from_ctrl_mem__rdy  ,
  input logic [0:0] recv_from_ctrl_mem__val  ,
  input CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 recv_in__msg [0:3] ,
  output logic [0:0] recv_in__rdy [0:3] ,
  input logic [0:0] recv_in__val [0:3] ,
  input CGRAConfig_7_4_2_8_8_3__603a41f5d0e2436f recv_opt__msg  ,
  output logic [0:0] recv_opt__rdy  ,
  input logic [0:0] recv_opt__val  ,
  output CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 send_out__msg [0:1] ,
  input logic [0:0] send_out__rdy [0:1] ,
  output logic [0:0] send_out__val [0:1] ,
  output MultiCgraPayload_Cmd_Data_DataAddr_Ctrl_CtrlAddr__a0427cd98cfcae6f send_to_ctrl_mem__msg  ,
  input logic [0:0] send_to_ctrl_mem__rdy  ,
  output logic [0:0] send_to_ctrl_mem__val  ,
  output logic [8:0] to_mem_raddr__msg  ,
  input logic [0:0] to_mem_raddr__rdy  ,
  output logic [0:0] to_mem_raddr__val  ,
  output logic [8:0] to_mem_waddr__msg  ,
  input logic [0:0] to_mem_waddr__rdy  ,
  output logic [0:0] to_mem_waddr__val  ,
  output CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 to_mem_wdata__msg  ,
  input logic [0:0] to_mem_wdata__rdy  ,
  output logic [0:0] to_mem_wdata__val  
);
  localparam CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 const_zero  = { 32'd0, 1'd0, 1'd0, 1'd0 };
  localparam logic [6:0] __const__OPT_START  = 7'd0;
  localparam logic [0:0] __const__latency_at_proceed_latency  = 1'd1;
  localparam logic [2:0] __const__num_inports_at_comb_logic  = 3'd4;
  localparam logic [1:0] __const__num_outports_at_comb_logic  = 2'd2;
  localparam logic [6:0] __const__OPT_RET  = 7'd35;
  localparam logic [3:0] __const__CMD_COMPLETE  = 4'd14;
  localparam logic [6:0] __const__OPT_RET_VOID  = 7'd64;
  localparam logic [3:0] __const__ctrl_mem_size_at_update_already_done  = 4'd8;
  logic [0:0] already_done [0:7];
  logic [2:0] in0;
  logic [1:0] in0_idx;
  logic [0:0] latency;
  logic [0:0] reached_vector_factor;
  logic [0:0] recv_all_val;
  logic [7:0] vector_factor_counter;
  logic [2:0] vector_factor_power;

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/single/RetRTL.py:49
  // @update
  // def comb_logic():
  // 
  //   s.recv_all_val @= 0
  //   # For pick input register.
  //   s.in0 @= 0
  //   for i in range(num_inports):
  //     s.recv_in[i].rdy @= b1(0)
  // 
  //   for j in range(num_outports):
  //     s.send_out[j].val @= 0
  //     s.send_out[j].msg @= DataType()
  // 
  //   s.send_to_ctrl_mem.val @= 0
  //   s.send_to_ctrl_mem.msg @= s.CgraPayloadType(0, 0, 0, 0, 0)
  //   s.recv_from_ctrl_mem.rdy @= 0
  // 
  //   s.recv_const.rdy @= 0
  //   s.recv_opt.rdy @= 0
  // 
  //   if s.recv_opt.val:
  //     if s.recv_opt.msg.fu_in[0] != FuInType(0):
  //       s.in0 @= s.recv_opt.msg.fu_in[0] - FuInType(1)
  // 
  //   if s.recv_opt.val:
  //     if s.recv_opt.msg.operation == OPT_RET:
  //       s.recv_all_val @= s.recv_in[s.in0_idx].val
  //       # Value to be returned is usually granted with a predicate:
  //       # https://github.com/coredac/dataflow/blob/b9ffc097d67429017323e3d50d3984655f756b91/test/neura/ctrl/branch_for.mlir#L150.
  //       if s.already_done[s.ctrl_addr_inport]:
  //         s.recv_in[s.in0_idx].rdy @= s.recv_all_val
  //         s.recv_opt.rdy @= s.recv_all_val
  //       elif s.recv_in[s.in0_idx].msg.predicate:
  //         # Only when the predicate is true, the value will be sent back to CPU.
  //         s.send_to_ctrl_mem.val @= s.recv_all_val & s.reached_vector_factor
  //         # s.send_to_ctrl_mem.msg @= s.recv_in[s.in0_idx].msg
  //         s.send_to_ctrl_mem.msg @= s.CgraPayloadType(CMD_COMPLETE, s.recv_in[s.in0_idx].msg, 0, s.recv_opt.msg, 0)
  //         s.recv_in[s.in0_idx].rdy @= s.recv_all_val & s.reached_vector_factor & s.send_to_ctrl_mem.rdy
  //         s.recv_opt.rdy @= s.recv_all_val & s.reached_vector_factor & s.send_to_ctrl_mem.rdy
  //       else:
  //         s.recv_in[s.in0_idx].rdy @= s.recv_all_val & s.reached_vector_factor
  //         s.recv_opt.rdy @= s.recv_all_val & s.reached_vector_factor
  //     elif s.recv_opt.msg.operation == OPT_RET_VOID:
  //       s.recv_all_val @= s.recv_in[s.in0_idx].val
  //       if s.already_done[s.ctrl_addr_inport]:
  //         s.recv_in[s.in0_idx].rdy @= s.recv_all_val
  //         s.recv_opt.rdy @= s.recv_all_val
  //       elif s.recv_in[s.in0_idx].msg.predicate:
  //         # RET_VOID: only notifies the ctrl mem to send CMD_COMPLETE without data.
  //         s.send_to_ctrl_mem.val @= s.recv_all_val & s.reached_vector_factor
  //         # Sends 0 as data (controller is supposed to know it's RET_VOID based on the operation and data type).
  //         s.send_to_ctrl_mem.msg @= s.CgraPayloadType(CMD_COMPLETE, 0, 0, s.recv_opt.msg, 0)
  //         s.recv_in[s.in0_idx].rdy @= s.recv_all_val & s.reached_vector_factor & s.send_to_ctrl_mem.rdy
  //         s.recv_opt.rdy @= s.recv_all_val & s.reached_vector_factor & s.send_to_ctrl_mem.rdy
  //       else:
  //         # Predicate is false, just consumes the input.
  //         s.recv_in[s.in0_idx].rdy @= s.recv_all_val & s.reached_vector_factor
  //         s.recv_opt.rdy @= s.recv_all_val & s.reached_vector_factor
  
  always_comb begin : comb_logic
    recv_all_val = 1'd0;
    in0 = 3'd0;
    for ( int unsigned i = 1'd0; i < 3'( __const__num_inports_at_comb_logic ); i += 1'd1 )
      recv_in__rdy[2'(i)] = 1'd0;
    for ( int unsigned j = 1'd0; j < 2'( __const__num_outports_at_comb_logic ); j += 1'd1 ) begin
      send_out__val[1'(j)] = 1'd0;
      send_out__msg[1'(j)] = { 32'd0, 1'd0, 1'd0, 1'd0 };
    end
    send_to_ctrl_mem__val = 1'd0;
    send_to_ctrl_mem__msg = { 5'd0, 35'd0, 9'd0, 139'd0, 3'd0 };
    recv_from_ctrl_mem__rdy = 1'd0;
    recv_const__rdy = 1'd0;
    recv_opt__rdy = 1'd0;
    if ( recv_opt__val ) begin
      if ( recv_opt__msg.fu_in[2'd0] != 3'd0 ) begin
        in0 = recv_opt__msg.fu_in[2'd0] - 3'd1;
      end
    end
    if ( recv_opt__val ) begin
      if ( recv_opt__msg.operation == 7'( __const__OPT_RET ) ) begin
        recv_all_val = recv_in__val[in0_idx];
        if ( already_done[ctrl_addr_inport] ) begin
          recv_in__rdy[in0_idx] = recv_all_val;
          recv_opt__rdy = recv_all_val;
        end
        else if ( recv_in__msg[in0_idx].predicate ) begin
          send_to_ctrl_mem__val = recv_all_val & reached_vector_factor;
          send_to_ctrl_mem__msg = { 5'( __const__CMD_COMPLETE ), recv_in__msg[in0_idx], 9'd0, recv_opt__msg, 3'd0 };
          recv_in__rdy[in0_idx] = ( recv_all_val & reached_vector_factor ) & send_to_ctrl_mem__rdy;
          recv_opt__rdy = ( recv_all_val & reached_vector_factor ) & send_to_ctrl_mem__rdy;
        end
        else begin
          recv_in__rdy[in0_idx] = recv_all_val & reached_vector_factor;
          recv_opt__rdy = recv_all_val & reached_vector_factor;
        end
      end
      else if ( recv_opt__msg.operation == 7'( __const__OPT_RET_VOID ) ) begin
        recv_all_val = recv_in__val[in0_idx];
        if ( already_done[ctrl_addr_inport] ) begin
          recv_in__rdy[in0_idx] = recv_all_val;
          recv_opt__rdy = recv_all_val;
        end
        else if ( recv_in__msg[in0_idx].predicate ) begin
          send_to_ctrl_mem__val = recv_all_val & reached_vector_factor;
          send_to_ctrl_mem__msg = { 5'( __const__CMD_COMPLETE ), 35'd0, 9'd0, recv_opt__msg, 3'd0 };
          recv_in__rdy[in0_idx] = ( recv_all_val & reached_vector_factor ) & send_to_ctrl_mem__rdy;
          recv_opt__rdy = ( recv_all_val & reached_vector_factor ) & send_to_ctrl_mem__rdy;
        end
        else begin
          recv_in__rdy[in0_idx] = recv_all_val & reached_vector_factor;
          recv_opt__rdy = recv_all_val & reached_vector_factor;
        end
      end
    end
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:71
  // @update
  // def update_mem():
  //   s.to_mem_waddr.val @= b1(0)
  //   s.to_mem_wdata.val @= b1(0)
  //   s.to_mem_wdata.msg @= s.const_zero
  //   s.to_mem_waddr.msg @= DataAddrType(0)
  //   s.to_mem_raddr.msg @= DataAddrType(0)
  //   s.to_mem_raddr.val @= b1(0)
  //   s.from_mem_rdata.rdy @= b1(0)
  
  always_comb begin : update_mem
    to_mem_waddr__val = 1'd0;
    to_mem_wdata__val = 1'd0;
    to_mem_wdata__msg = const_zero;
    to_mem_waddr__msg = 9'd0;
    to_mem_raddr__msg = 9'd0;
    to_mem_raddr__val = 1'd0;
    from_mem_rdata__rdy = 1'd0;
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:90
  // @update
  // def update_reached_vector_factor():
  //   s.reached_vector_factor @= 0
  //   if s.recv_opt.val & (s.vector_factor_counter + \
  //                        (VectorFactorType(1) << zext(s.vector_factor_power, VectorFactorType)) >= \
  //                        (VectorFactorType(1) << zext(s.recv_opt.msg.vector_factor_power, VectorFactorType))):
  //     s.reached_vector_factor @= 1
  
  always_comb begin : update_reached_vector_factor
    reached_vector_factor = 1'd0;
    if ( recv_opt__val & ( ( vector_factor_counter + ( 8'd1 << { { 5 { 1'b0 } }, vector_factor_power } ) ) >= ( 8'd1 << { { 5 { 1'b0 } }, recv_opt__msg.vector_factor_power } ) ) ) begin
      reached_vector_factor = 1'd1;
    end
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:81
  // @update_ff
  // def proceed_latency():
  //   if s.recv_opt.msg.operation == OPT_START:
  //     s.latency <<= LatencyType(0)
  //   elif s.latency == latency - 1:
  //     s.latency <<= LatencyType(0)
  //   else:
  //     s.latency <<= s.latency + LatencyType(1)
  
  always_ff @(posedge clk) begin : proceed_latency
    if ( recv_opt__msg.operation == 7'( __const__OPT_START ) ) begin
      latency <= 1'd0;
    end
    else if ( latency == ( 1'( __const__latency_at_proceed_latency ) - 1'd1 ) ) begin
      latency <= 1'd0;
    end
    else
      latency <= latency + 1'd1;
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/single/RetRTL.py:110
  // @update_ff
  // def update_already_done():
  //   if s.reset | s.clear:
  //     for i in range(ctrl_mem_size):
  //       s.already_done[i] <<= 0
  //   else:
  //     if s.recv_opt.val & \
  //        ((s.recv_opt.msg.operation == OPT_RET) | (s.recv_opt.msg.operation == OPT_RET_VOID)) & \
  //         ~s.already_done[s.ctrl_addr_inport] & \
  //         s.recv_all_val & \
  //         s.recv_in[s.in0_idx].msg.predicate & \
  //         s.send_to_ctrl_mem.val & \
  //         s.send_to_ctrl_mem.rdy:
  //       for i in range(ctrl_mem_size):
  //         if i == s.ctrl_addr_inport:
  //           s.already_done[i] <<= 1
  //         else:
  //           s.already_done[i] <<= s.already_done[i]
  //     else:
  //       for i in range(ctrl_mem_size):
  //         s.already_done[i] <<= s.already_done[i]
  
  always_ff @(posedge clk) begin : update_already_done
    if ( reset | clear ) begin
      for ( int unsigned i = 1'd0; i < 4'( __const__ctrl_mem_size_at_update_already_done ); i += 1'd1 )
        already_done[3'(i)] <= 1'd0;
    end
    else if ( ( ( ( ( ( recv_opt__val & ( ( recv_opt__msg.operation == 7'( __const__OPT_RET ) ) | ( recv_opt__msg.operation == 7'( __const__OPT_RET_VOID ) ) ) ) & ( ~already_done[ctrl_addr_inport] ) ) & recv_all_val ) & recv_in__msg[in0_idx].predicate ) & send_to_ctrl_mem__val ) & send_to_ctrl_mem__rdy ) begin
      for ( int unsigned i = 1'd0; i < 4'( __const__ctrl_mem_size_at_update_already_done ); i += 1'd1 )
        if ( 3'(i) == ctrl_addr_inport ) begin
          already_done[3'(i)] <= 1'd1;
        end
        else
          already_done[3'(i)] <= already_done[3'(i)];
    end
    else
      for ( int unsigned i = 1'd0; i < 4'( __const__ctrl_mem_size_at_update_already_done ); i += 1'd1 )
        already_done[3'(i)] <= already_done[3'(i)];
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:98
  // @update_ff
  // def update_vector_factor_counter():
  //   if s.reset:
  //     s.vector_factor_counter <<= 0
  //   else:
  //     if s.recv_opt.val:
  //       if s.recv_opt.msg.is_last_ctrl & \
  //          (s.vector_factor_counter + \
  //           (VectorFactorType(1) << zext(s.vector_factor_power, VectorFactorType)) < \
  //           (VectorFactorType(1) << zext(s.recv_opt.msg.vector_factor_power, VectorFactorType))):
  //         s.vector_factor_counter <<= s.vector_factor_counter + \
  //                                     (VectorFactorType(1) << zext(s.vector_factor_power, \
  //                                                                  VectorFactorType))
  //       elif s.recv_opt.msg.is_last_ctrl & s.reached_vector_factor:
  //         s.vector_factor_counter <<= 0
  
  always_ff @(posedge clk) begin : update_vector_factor_counter
    if ( reset ) begin
      vector_factor_counter <= 8'd0;
    end
    else if ( recv_opt__val ) begin
      if ( recv_opt__msg.is_last_ctrl & ( ( vector_factor_counter + ( 8'd1 << { { 5 { 1'b0 } }, vector_factor_power } ) ) < ( 8'd1 << { { 5 { 1'b0 } }, recv_opt__msg.vector_factor_power } ) ) ) begin
        vector_factor_counter <= vector_factor_counter + ( 8'd1 << { { 5 { 1'b0 } }, vector_factor_power } );
      end
      else if ( recv_opt__msg.is_last_ctrl & reached_vector_factor ) begin
        vector_factor_counter <= 8'd0;
      end
    end
  end

  assign vector_factor_power = 3'd0;
  assign in0_idx = in0[1:0];

endmodule