// Seed: 2509345035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  logic id_5 = 1;
  assign module_0 = id_3;
  rtran (1, 1, -1'd0, id_1 != (id_1));
  wire [1 : 1] id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    inout tri1 id_2,
    input tri0 id_3
    , id_27,
    output supply0 id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input wire id_11,
    input wand id_12,
    output wor id_13,
    input wor id_14,
    input tri1 id_15,
    input wire id_16,
    output wor id_17,
    output wand id_18,
    output supply1 id_19,
    input tri0 id_20,
    input tri0 id_21,
    output wire id_22,
    input uwire id_23,
    output wire id_24,
    output supply1 id_25
);
  rnmos (1, -1 + id_11);
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
