<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>goingclockless.wordpress.com</spirit:vendor>
  <spirit:library>ncl</spirit:library>
  <spirit:name>ncl_split_register</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>iData</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iData_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iData_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oData1</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oData1_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oData1_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oData2</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oData2_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oData2_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>register_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df56efdd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>register_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df56efdd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>84d958e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>iData_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iData_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>from_next1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>from_next2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oData1_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oData1_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oData2_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oData2_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>to_prev</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>N</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ncl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TH12.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TH22.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/THnn.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/register_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fde6eea9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ncl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TH12.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TH22.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/THnn.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/register_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ncl_split_register_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_84d958e6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Null Convention Logic register that feeds the data to two networks.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TH12_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>NCL Split Register</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>James Talbert</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://goingclockless.wordpress.com</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>iastate.edu:user:TH12:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-01-26T02:26:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddd7438_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d87e864_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2749d11f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7ad775_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5348b9_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35191010_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4425ba71_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c49220e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6432c69b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12aa46de_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f01b0e4_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f964abb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3790ab93_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488100d1_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0c24a6_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117efc2c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dc29c2_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bd613c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2441a5f8_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460b8b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1118da75_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed110bb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f31f981_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a159460_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7301b09_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e70e798_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39379361_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2759ff_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d3af4f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e77797_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a2bc36_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb396e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee55912_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eef5a38_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2073db_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e74bff_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b56d33_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ee6ad7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c93029_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667e3115_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d4ffcc_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@883fcf8_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2805edc_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2079a5e3_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f002b03_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec913d2_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10460938_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daa9c65_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70414c11_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540aadcb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fbf809_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497559e1_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312dc67b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4f2a48_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5646e6_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9cd220_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faf0318_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6200e66a_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a355dd9_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1c6f5e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce5a6f7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80ff11_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ee2b0e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfb2573_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266c98fa_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1159c096_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbde90a_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78138ba3_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d2185c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ec9a2_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40117e3a_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e0de35_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f9f657_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7d9b7c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248de482_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421e5f38_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_split_regsiter_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d1ed90cb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7bf09704"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="216479c8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0c6db3ca"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="482a70cb"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
