Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 08:03:11 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_top_methodology_drc_routed.rpt -pb vga_top_methodology_drc_routed.pb -rpx vga_top_methodology_drc_routed.rpx
| Design       : vga_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 58
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 4          |
| TIMING-20 | Warning  | Non-clocked latch              | 53         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell my_gpu/g1/sq/color_reg[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) my_gpu/g1/sq/color_reg[0]/CLR, my_gpu/g1/sq/color_reg[1]/CLR,
my_gpu/g1/sq/color_reg[2]/CLR, my_gpu/g1/sq/color_reg[3]/CLR,
my_gpu/g1/sq/color_reg[4]/CLR, my_gpu/g1/sq/color_reg[5]/CLR,
my_gpu/g1/sq/color_reg[6]/CLR, my_gpu/g1/sq/color_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell vga_driver/space_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) my_gpu/space_reg[2]/CLR, my_gpu/space_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell vga_driver/space_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) my_gpu/space_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell vga_driver/space_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) my_gpu/space_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[0] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[1] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[2] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[3] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[4] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[5] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[6] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch my_gpu/g1/sq/color_reg[7] cannot be properly analyzed as its control pin my_gpu/g1/sq/color_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch my_gpu/space_reg[2]/L7 (in my_gpu/space_reg[2] macro) cannot be properly analyzed as its control pin my_gpu/space_reg[2]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch my_gpu/space_reg[3]/L7 (in my_gpu/space_reg[3] macro) cannot be properly analyzed as its control pin my_gpu/space_reg[3]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch my_gpu/word_reg[0] cannot be properly analyzed as its control pin my_gpu/word_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch my_gpu/word_reg[10] cannot be properly analyzed as its control pin my_gpu/word_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch my_gpu/word_reg[11] cannot be properly analyzed as its control pin my_gpu/word_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch my_gpu/word_reg[12] cannot be properly analyzed as its control pin my_gpu/word_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch my_gpu/word_reg[13] cannot be properly analyzed as its control pin my_gpu/word_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch my_gpu/word_reg[14] cannot be properly analyzed as its control pin my_gpu/word_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch my_gpu/word_reg[17] cannot be properly analyzed as its control pin my_gpu/word_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch my_gpu/word_reg[18] cannot be properly analyzed as its control pin my_gpu/word_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch my_gpu/word_reg[19] cannot be properly analyzed as its control pin my_gpu/word_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch my_gpu/word_reg[1] cannot be properly analyzed as its control pin my_gpu/word_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch my_gpu/word_reg[20] cannot be properly analyzed as its control pin my_gpu/word_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch my_gpu/word_reg[21] cannot be properly analyzed as its control pin my_gpu/word_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch my_gpu/word_reg[22] cannot be properly analyzed as its control pin my_gpu/word_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch my_gpu/word_reg[23] cannot be properly analyzed as its control pin my_gpu/word_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch my_gpu/word_reg[24] cannot be properly analyzed as its control pin my_gpu/word_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch my_gpu/word_reg[27] cannot be properly analyzed as its control pin my_gpu/word_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch my_gpu/word_reg[2] cannot be properly analyzed as its control pin my_gpu/word_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch my_gpu/word_reg[3] cannot be properly analyzed as its control pin my_gpu/word_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch my_gpu/word_reg[4] cannot be properly analyzed as its control pin my_gpu/word_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch my_gpu/word_reg[5] cannot be properly analyzed as its control pin my_gpu/word_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch my_gpu/word_reg[6] cannot be properly analyzed as its control pin my_gpu/word_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch my_gpu/word_reg[7] cannot be properly analyzed as its control pin my_gpu/word_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch my_gpu/word_reg[8] cannot be properly analyzed as its control pin my_gpu/word_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[0] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[1] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[2] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[3] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[4] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[5] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[6] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[7] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[8] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch my_gpu/x_norm_reg[9] cannot be properly analyzed as its control pin my_gpu/x_norm_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[0] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[1] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[2] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[3] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[4] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[5] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[6] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[7] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[8] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch my_gpu/y_norm_reg[9] cannot be properly analyzed as its control pin my_gpu/y_norm_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 53 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


