<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>VHDL</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part338.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part340.htm">Next &gt;</a></p><p class="s32" style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark377">&zwnj;</a>VHDL</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:12.28pt" cellspacing="0"><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_din_d</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_in_reg_ac_ce</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic;</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_in_reg_bd_ce</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic;</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_in_reg_rstn</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic;</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_pipeline_ce</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic;</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_pipeline_rstn</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic;</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">i_load</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: in</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic;</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">o_dout</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: out</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">o_status</p></td><td style="width:42pt"><p class="s35" style="padding-left: 14pt;text-indent: 0pt;line-height: 9pt;text-align: left;">: out</p></td><td style="width:198pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">std_logic_vector( <span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>)</p></td></tr><tr style="height:11pt"><td style="width:111pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 8pt;text-align: left;">);</p></td><td style="width:42pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:198pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="549" alt="image" src="Image_372.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;">end component ACX_FP_MULT_ADD</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_FP_MULT_ADD instance_name : ACX_FP_MULT_ADD</p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">fp_size      =&gt; fp_size,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">fp_exp_size    =&gt; fp_exp_size,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">subtract     =&gt; subtract,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">accumulate    =&gt; accumulate,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">in_reg_enable   =&gt; in_reg_enable,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">pipeline_regs   =&gt; pipeline_regs</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_clk       =&gt; user_i_clk,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_a      =&gt; user_i_din_a,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_b      =&gt; user_i_din_b,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_c      =&gt; user_i_din_c,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;line-height: 120%;text-align: left;">i_din_d   =&gt; user_i_din_d, i_in_reg_ac_ce =&gt; user_i_in_reg_ac_ce, i_in_reg_bd_ce =&gt; user_i_in_reg_bd_ce, i_in_reg_rstn =&gt; user_i_in_reg_rstn, i_pipeline_ce =&gt; user_i_pipeline_ce, i_pipeline_rstn =&gt; user_i_pipeline_rstn, i_load      =&gt; user_i_load,</p><p style="padding-left: 28pt;text-indent: 0pt;text-align: left;">o_dout      =&gt; user_o_dout,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">o_status     =&gt; user_o_status</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;">end component ACX_FP_MULT_ADD</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_FP_MULT_ADD instance_name : ACX_FP_MULT_ADD</p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">fp_size      =&gt; fp_size,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">fp_exp_size    =&gt; fp_exp_size,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">subtract     =&gt; subtract,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">accumulate    =&gt; accumulate,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">in_reg_enable   =&gt; in_reg_enable,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">pipeline_regs   =&gt; pipeline_regs</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_clk       =&gt; user_i_clk,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_a      =&gt; user_i_din_a,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_b      =&gt; user_i_din_b,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_c      =&gt; user_i_din_c,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;line-height: 120%;text-align: left;">i_din_d   =&gt; user_i_din_d, i_in_reg_ac_ce =&gt; user_i_in_reg_ac_ce, i_in_reg_bd_ce =&gt; user_i_in_reg_bd_ce, i_in_reg_rstn =&gt; user_i_in_reg_rstn, i_pipeline_ce =&gt; user_i_pipeline_ce, i_pipeline_rstn =&gt; user_i_pipeline_rstn, i_load      =&gt; user_i_load,</p><p style="padding-left: 28pt;text-indent: 0pt;text-align: left;">o_dout      =&gt; user_o_dout,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">o_status     =&gt; user_o_status</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;">end component ACX_FP_MULT_ADD</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_FP_MULT_ADD instance_name : ACX_FP_MULT_ADD</p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">fp_size      =&gt; fp_size,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">fp_exp_size    =&gt; fp_exp_size,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">subtract     =&gt; subtract,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">accumulate    =&gt; accumulate,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">in_reg_enable   =&gt; in_reg_enable,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">pipeline_regs   =&gt; pipeline_regs</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_clk       =&gt; user_i_clk,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_a      =&gt; user_i_din_a,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_b      =&gt; user_i_din_b,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">i_din_c      =&gt; user_i_din_c,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;line-height: 120%;text-align: left;">i_din_d   =&gt; user_i_din_d, i_in_reg_ac_ce =&gt; user_i_in_reg_ac_ce, i_in_reg_bd_ce =&gt; user_i_in_reg_bd_ce, i_in_reg_rstn =&gt; user_i_in_reg_rstn, i_pipeline_ce =&gt; user_i_pipeline_ce, i_pipeline_rstn =&gt; user_i_pipeline_rstn, i_load      =&gt; user_i_load,</p><p style="padding-left: 28pt;text-indent: 0pt;text-align: left;">o_dout      =&gt; user_o_dout,</p><p style="padding-top: 1pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">o_status     =&gt; user_o_status</p><p style="padding-top: 1pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part338.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part340.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
