v 4
file . "signals_tb.vhdl" "df48256ccd582c86d3856a76f91cb42461a0bca9" "20251025112117.689":
  entity signals_tb at 1( 0) + 0 on 17;
  architecture test of signals_tb at 7( 82) + 0 on 18;
