Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 13 14:30:37 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.870        0.000                      0                  237        0.197        0.000                      0                  237        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.870        0.000                      0                  237        0.197        0.000                      0                  237        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.697ns (25.829%)  route 2.001ns (74.171%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 f  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.448     7.345    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.117     7.462 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.382     7.844    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  power_cntr_0/speed_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506     9.847    power_cntr_0/CLK
    SLICE_X60Y28         FDCE                                         r  power_cntr_0/speed_next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_CE)      -0.372     9.714    power_cntr_0/speed_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.697ns (25.829%)  route 2.001ns (74.171%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 f  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.448     7.345    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.117     7.462 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.382     7.844    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X60Y28         FDPE                                         r  power_cntr_0/speed_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506     9.847    power_cntr_0/CLK
    SLICE_X60Y28         FDPE                                         r  power_cntr_0/speed_next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X60Y28         FDPE (Setup_fdpe_C_CE)      -0.372     9.714    power_cntr_0/speed_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.697ns (25.829%)  route 2.001ns (74.171%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 f  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.448     7.345    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.117     7.462 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.382     7.844    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  power_cntr_0/speed_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506     9.847    power_cntr_0/CLK
    SLICE_X60Y28         FDCE                                         r  power_cntr_0/speed_next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_CE)      -0.372     9.714    power_cntr_0/speed_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.697ns (25.829%)  route 2.001ns (74.171%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 f  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.448     7.345    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.117     7.462 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.382     7.844    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  power_cntr_0/speed_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506     9.847    power_cntr_0/CLK
    SLICE_X60Y28         FDCE                                         r  power_cntr_0/speed_next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_CE)      -0.372     9.714    power_cntr_0/speed_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.828ns (30.172%)  route 1.916ns (69.828%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 r  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.448     7.345    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  power_cntr_0/duty[1]_i_2/O
                         net (fo=2, routed)           0.297     7.765    power_cntr_0/duty[1]_i_2_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.889 r  power_cntr_0/duty[1]_i_1/O
                         net (fo=1, routed)           0.000     7.889    power_cntr_0/duty[1]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  power_cntr_0/duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506     9.847    power_cntr_0/CLK
    SLICE_X59Y28         FDCE                                         r  power_cntr_0/duty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.034    10.120    power_cntr_0/duty_reg[1]
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.828ns (29.943%)  route 1.937ns (70.057%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 r  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.448     7.345    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  power_cntr_0/duty[1]_i_2/O
                         net (fo=2, routed)           0.318     7.786    power_cntr_0/duty[1]_i_2_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.124     7.910 r  power_cntr_0/duty[0]_i_1/O
                         net (fo=1, routed)           0.000     7.910    power_cntr_0/duty[0]_i_1_n_0
    SLICE_X60Y29         FDCE                                         r  power_cntr_0/duty_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.507     9.848    power_cntr_0/CLK
    SLICE_X60Y29         FDCE                                         r  power_cntr_0/duty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.082    10.169    power_cntr_0/duty_reg[0]
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.417ns  (logic 0.798ns (33.010%)  route 1.619ns (66.990%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns = ( 10.145 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624    10.145    power_cntr_0/CLK
    SLICE_X60Y29         FDCE                                         r  power_cntr_0/duty_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.524    10.669 r  power_cntr_0/duty_reg[0]/Q
                         net (fo=8, routed)           0.580    11.249    power_cntr_0/duty_reg_n_0_[0]
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.124    11.373 r  power_cntr_0/hex_value[0]_i_3/O
                         net (fo=1, routed)           0.564    11.938    fnd/rc/hex_value_reg[0]_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I1_O)        0.150    12.088 r  fnd/rc/hex_value[0]_i_1/O
                         net (fo=1, routed)           0.475    12.563    fnd/hex_value_0[0]
    SLICE_X61Y27         FDRE                                         r  fnd/hex_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504    14.845    fnd/CLK
    SLICE_X61Y27         FDRE                                         r  fnd/hex_value_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)       -0.255    14.829    fnd/hex_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/next_timer_setting_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.704ns (30.128%)  route 1.633ns (69.872%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          1.171     6.772    btn_power_cntr/ed_btn/ff_old_reg_0
    SLICE_X60Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.896 r  btn_power_cntr/ed_btn/timer[3]_i_5/O
                         net (fo=9, routed)           0.462     7.358    power_cntr_0/timer_state_reg[3]_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I2_O)        0.124     7.482 r  power_cntr_0/next_timer_setting[3]_i_1/O
                         net (fo=1, routed)           0.000     7.482    power_cntr_0/next_timer_setting[3]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  power_cntr_0/next_timer_setting_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504     9.845    power_cntr_0/CLK
    SLICE_X58Y27         FDRE                                         r  power_cntr_0/next_timer_setting_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.034    10.118    power_cntr_0/next_timer_setting_reg[3]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 power_cntr_0/sec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.081ns  (logic 0.583ns (28.019%)  route 1.498ns (71.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.629    10.150    power_cntr_0/sec_clk/ed/CLK
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.459    10.609 f  power_cntr_0/sec_clk/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.965    11.574    power_cntr_0/sec_clk/ed/p_0_in_1[1]
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.698 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.533    12.231    power_cntr_0/sec_clk_n_0
    SLICE_X59Y27         FDCE                                         r  power_cntr_0/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X59Y27         FDCE                                         r  power_cntr_0/timer_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.879    power_cntr_0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 power_cntr_0/sec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.039ns  (logic 0.583ns (28.587%)  route 1.456ns (71.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.629    10.150    power_cntr_0/sec_clk/ed/CLK
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.459    10.609 f  power_cntr_0/sec_clk/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.965    11.574    power_cntr_0/sec_clk/ed/p_0_in_1[1]
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.698 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.492    12.190    power_cntr_0/sec_clk_n_0
    SLICE_X60Y27         FDCE                                         r  power_cntr_0/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X60Y27         FDCE                                         r  power_cntr_0/timer_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.915    power_cntr_0/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.905%)  route 0.145ns (43.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.586     6.469    power_cntr_0/usec_clk/CLK
    SLICE_X59Y30         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.146     6.615 f  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.145     6.760    power_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045     6.805 r  power_cntr_0/usec_clk/cnt_sysclk[0]_i_1/O
                         net (fo=1, routed)           0.000     6.805    power_cntr_0/usec_clk/p_0_in__0[0]
    SLICE_X60Y30         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     6.981    power_cntr_0/usec_clk/CLK
    SLICE_X60Y30         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.125     6.608    power_cntr_0/usec_clk/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.568%)  route 0.147ns (43.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.586     6.469    power_cntr_0/usec_clk/CLK
    SLICE_X59Y30         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.146     6.615 f  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.147     6.762    power_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045     6.807 r  power_cntr_0/usec_clk/cnt_sysclk[1]_i_1/O
                         net (fo=1, routed)           0.000     6.807    power_cntr_0/usec_clk/p_0_in__0[1]
    SLICE_X60Y30         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     6.981    power_cntr_0/usec_clk/CLK
    SLICE_X60Y30         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.124     6.607    power_cntr_0/usec_clk/cnt_sysclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 btn_power_cntr/ed_btn/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_enable_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.585     1.468    btn_power_cntr/ed_btn/CLK
    SLICE_X58Y29         FDCE                                         r  btn_power_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  btn_power_cntr/ed_btn/ff_old_reg/Q
                         net (fo=13, routed)          0.122     1.731    power_cntr_0/sec_clk/ed/p_0_in[0]
    SLICE_X59Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  power_cntr_0/sec_clk/ed/duty_enable_i_1/O
                         net (fo=1, routed)           0.000     1.776    power_cntr_0/sec_clk_n_1
    SLICE_X59Y29         FDPE                                         r  power_cntr_0/duty_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.853     1.980    power_cntr_0/CLK
    SLICE_X59Y29         FDPE                                         r  power_cntr_0/duty_enable_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y29         FDPE (Hold_fdpe_C_D)         0.091     1.572    power_cntr_0/duty_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 btn_power_cntr/ed_clk/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_power_cntr/ed_clk/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.581     1.464    btn_power_cntr/ed_clk/CLK
    SLICE_X60Y25         FDCE                                         r  btn_power_cntr/ed_clk/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  btn_power_cntr/ed_clk/ff_cur_reg/Q
                         net (fo=2, routed)           0.121     1.749    btn_power_cntr/ed_clk/fnd/rc/ed/p_0_in[1]
    SLICE_X60Y26         FDCE                                         r  btn_power_cntr/ed_clk/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.849     1.976    btn_power_cntr/ed_clk/CLK
    SLICE_X60Y26         FDCE                                         r  btn_power_cntr/ed_clk/ff_old_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.059     1.537    btn_power_cntr/ed_clk/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 btn_timer_cntr/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.936%)  route 0.141ns (43.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.581     1.464    btn_timer_cntr/ed_btn/CLK
    SLICE_X59Y25         FDCE                                         r  btn_timer_cntr/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  btn_timer_cntr/ed_btn/ff_cur_reg/Q
                         net (fo=9, routed)           0.141     1.746    power_cntr_0/p_0_in_0[1]
    SLICE_X59Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.791 r  power_cntr_0/timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    power_cntr_0/timer[0]_i_1_n_0
    SLICE_X59Y27         FDCE                                         r  power_cntr_0/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.851     1.978    power_cntr_0/CLK
    SLICE_X59Y27         FDCE                                         r  power_cntr_0/timer_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.092     1.572    power_cntr_0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/com_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.199%)  route 0.146ns (50.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.585     1.468    fnd/rc/CLK
    SLICE_X62Y28         FDCE                                         r  fnd/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  fnd/rc/com_reg[0]/Q
                         net (fo=4, routed)           0.146     1.755    fnd/rc/Q[0]
    SLICE_X62Y28         FDPE                                         r  fnd/rc/com_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     1.981    fnd/rc/CLK
    SLICE_X62Y28         FDPE                                         r  fnd/rc/com_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDPE (Hold_fdpe_C_D)         0.066     1.534    fnd/rc/com_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.141%)  route 0.143ns (42.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.589     6.472    power_cntr_0/sec_clk/CLK
    SLICE_X58Y33         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  power_cntr_0/sec_clk/cnt_clksource_reg[4]/Q
                         net (fo=8, routed)           0.143     6.761    power_cntr_0/sec_clk/ed/Q[2]
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.045     6.806 r  power_cntr_0/sec_clk/ed/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.806    power_cntr_0/sec_clk/ed/p_0_out
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.857     6.984    power_cntr_0/sec_clk/ed/CLK
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.485    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.098     6.583    power_cntr_0/sec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.249ns (70.805%)  route 0.103ns (29.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     6.476    power_cntr_0/msec_clk/CLK
    SLICE_X60Y40         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.151     6.627 r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/Q
                         net (fo=7, routed)           0.103     6.730    power_cntr_0/msec_clk/cnt_clksource_reg[1]
    SLICE_X60Y40         LUT6 (Prop_lut6_I2_O)        0.098     6.828 r  power_cntr_0/msec_clk/cnt_clksource[4]_i_1/O
                         net (fo=1, routed)           0.000     6.828    power_cntr_0/msec_clk/p_0_in__0__0[4]
    SLICE_X60Y40         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     6.990    power_cntr_0/msec_clk/CLK
    SLICE_X60Y40         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.476    
    SLICE_X60Y40         FDCE (Hold_fdce_C_D)         0.125     6.601    power_cntr_0/msec_clk/cnt_clksource_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.601    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.502%)  route 0.141ns (42.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     6.475    power_cntr_0/msec_clk/CLK
    SLICE_X61Y39         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  power_cntr_0/msec_clk/cnt_clksource_reg[5]/Q
                         net (fo=6, routed)           0.141     6.762    power_cntr_0/msec_clk/cnt_clksource_reg[5]
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.045     6.807 r  power_cntr_0/msec_clk/cnt_clksource[6]_i_1/O
                         net (fo=1, routed)           0.000     6.807    power_cntr_0/msec_clk/p_0_in__0__0[6]
    SLICE_X61Y39         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     6.989    power_cntr_0/msec_clk/CLK
    SLICE_X61Y39         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.475    
    SLICE_X61Y39         FDCE (Hold_fdce_C_D)         0.099     6.574    power_cntr_0/msec_clk/cnt_clksource_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 power_cntr_0/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.584     1.467    power_cntr_0/CLK
    SLICE_X60Y27         FDCE                                         r  power_cntr_0/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  power_cntr_0/timer_reg[2]/Q
                         net (fo=7, routed)           0.129     1.760    power_cntr_0/timer_reg_n_0_[2]
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  power_cntr_0/hex_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    fnd/D[0]
    SLICE_X61Y27         FDRE                                         r  fnd/hex_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.851     1.978    fnd/CLK
    SLICE_X61Y27         FDRE                                         r  fnd/hex_value_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     1.571    fnd/hex_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   btn_echo_cntr/debounced_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   btn_echo_cntr/ed_btn/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   btn_echo_cntr/ed_btn/ff_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   btn_led_cntr/debounced_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   btn_led_cntr/ed_btn/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   btn_led_cntr/ed_btn/ff_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   btn_power_cntr/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   btn_power_cntr/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   btn_power_cntr/clk_div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   btn_power_cntr/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   control_pwm/cnt_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   control_pwm/cnt_temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   control_pwm/cnt_temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   control_pwm/cnt_temp_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   power_cntr_0/duty_enable_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   power_cntr_0/timer_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   power_cntr_0/timer_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   btn_echo_cntr/debounced_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   btn_echo_cntr/ed_btn/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   power_cntr_0/timer_enable_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   power_cntr_0/timer_next_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   power_cntr_0/timer_next_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   power_cntr_0/duty_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   power_cntr_0/sec_clk/ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   power_cntr_0/usec_clk/cnt_sysclk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   power_cntr_0/usec_clk/cnt_sysclk_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   power_cntr_0/usec_clk/cnt_sysclk_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C



