Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistresTB_isim_beh.exe" -prj "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistresTB_beh.prj" "work.BancRegistresTB" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistres.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistresTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96384 KB
Fuse CPU Usage: 870 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity BancRegistres [bancregistres_default]
Compiling architecture behavior of entity bancregistrestb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistresTB_isim_beh.exe
Fuse Memory Usage: 667908 KB
Fuse CPU Usage: 940 ms
GCC CPU Usage: 100 ms
