`timescale 1ps / 1 ps
module module_0 (
    output id_1,
    input logic id_2
);
  logic id_3;
  id_4 id_5 (
      .id_1(id_2),
      .id_3(1),
      .id_1(1),
      .id_3(id_1),
      .id_2(id_3)
  );
  id_6 id_7 (
      .id_5(id_3),
      .id_3(id_1),
      .id_2(id_5),
      .id_5(id_3)
  );
endmodule
