/////////////////////////////////////////////////////////////////////////////////
// This file has been automatically generated by register_slave.pl version dc9b7d3
/////////////////////////////////////////////////////////////////////////////////

// type declaration
#ifndef __REG_CONST_T
#define __REG_CONST_T

#ifndef REG_CONST_NAME_STRING_MAX_LEN   
#define REG_CONST_NAME_STRING_MAX_LEN 64
#endif // REG_CONST_NAME_STRING_MAX_LEN
#ifndef REG_CONST_DESC_STRING_MAX_LEN
#define REG_CONST_DESC_STRING_MAX_LEN 512
#endif // REG_CONST_DESC_STRING_MAX_LEN
typedef struct {
	char name[REG_CONST_NAME_STRING_MAX_LEN];
	DWORD address;
	DWORD def;
	char desc[REG_CONST_DESC_STRING_MAX_LEN];
} reg_const_t;
typedef struct {
	char name[REG_CONST_NAME_STRING_MAX_LEN];
	char range[32];
	char def[32];
	char access[32];
	char desc[REG_CONST_DESC_STRING_MAX_LEN];
} field_const_t;
typedef struct {
	field_const_t *pfield;
	DWORD size;
} field_const_array_t;
#endif // __REG_CONST_T

#define NUM_REGS__GLOBAL_REG  178
/* { reg_const_global_reg, 178, "global_reg"},  */ 
static reg_const_t reg_const_global_reg[NUM_REGS__GLOBAL_REG] = {
  {/* name */ "intr_status", /* address */ 0x44126000, /* default */ 0x00000000, /* description */ ""}, 
  {/* name */ "intr_mask_status", /* address */ 0x44126004, /* default */ 0x00000000, /* description */ "Interrupt mask status register\n"}, 
  {/* name */ "intr_clear", /* address */ 0x44126008, /* default */ 0x00000000, /* description */ "Clear interrupt status\n"}, 
  {/* name */ "intr_set", /* address */ 0x4412600c, /* default */ 0x00000000, /* description */ "Set interrupt status\n"}, 
  {/* name */ "intr_mask_set", /* address */ 0x44126010, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_mask_clear", /* address */ 0x44126014, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_reset", /* address */ 0x44126018, /* default */ 0x00000000, /* description */ "reset interrupt block\n"}, 
  {/* name */ "chip_id", /* address */ 0x4412601c, /* default */ 0x188602a0, /* description */ "Chip ID information\n"}, 
  {/* name */ "plltrig_mem_ema_control", /* address */ 0x44126020, /* default */ 0x00000013, /* description */ "EMA/EMAW control for PLLTrig (smaller -> faster)\n"}, 
  {/* name */ "async_rst_set", /* address */ 0x44126040, /* default */ 0x00000001, /* description */ "Global Reset (SW reset) - resets the PD1 (DOOPD), including this register\n"}, 
  {/* name */ "data_code_mem_switch", /* address */ 0x44126068, /* default */ 0x00000000, /* description */ "Safe guard control\n"}, 
  {/* name */ "aes_ecc_mem_sel", /* address */ 0x44126070, /* default */ 0x00000000, /* description */ "Safe guard control\n"}, 
  {/* name */ "nmi_ctrl", /* address */ 0x441260c0, /* default */ 0x00000001, /* description */ "CM4 NMI control\n"}, 
  {/* name */ "pin_mux_gpio_0", /* address */ 0x44126100, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_1", /* address */ 0x44126104, /* default */ 0x00011110, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_1_cont", /* address */ 0x44126108, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_2", /* address */ 0x44126110, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_2_cont", /* address */ 0x44126114, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_3", /* address */ 0x44126118, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_4", /* address */ 0x44126120, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_0_output", /* address */ 0x44126124, /* default */ 0x00000aaa, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_1_output", /* address */ 0x44126128, /* default */ 0x0002aaaa, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_2_output", /* address */ 0x4412612c, /* default */ 0x0002aaaa, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_34_output", /* address */ 0x44126130, /* default */ 0x00280aaa, /* description */ "Pin mux output control\n"}, 
  {/* name */ "pin_mux_gpio_01_input_status", /* address */ 0x44126134, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_gpio_234_input_status", /* address */ 0x44126138, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_default_test_sel", /* address */ 0x4412613c, /* default */ 0x0084001f, /* description */ "Pin mux default value (for input signals) and test mux selection\n"}, 
  {/* name */ "pin_mux_default_test_sel_2", /* address */ 0x44126140, /* default */ 0x0000000d, /* description */ "Pin mux default value (for input signals) and test mux selection\n"}, 
  {/* name */ "i2s_oen_ctrl", /* address */ 0x44126144, /* default */ 0x00000007, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_0_oe_ie", /* address */ 0x44126148, /* default */ 0x003f0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_1_oe_ie", /* address */ 0x4412614c, /* default */ 0x01ff000a, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_2_oe_ie", /* address */ 0x44126150, /* default */ 0x03ff0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_3_oe_ie", /* address */ 0x44126154, /* default */ 0x003f0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_4_oe_ie", /* address */ 0x44126158, /* default */ 0x00030000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_0_pd_pu", /* address */ 0x44126160, /* default */ 0x003f0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_1_pd_pu", /* address */ 0x44126164, /* default */ 0x01ff0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_2_pd_pu", /* address */ 0x44126168, /* default */ 0x07ff0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_3_pd_pu", /* address */ 0x4412616c, /* default */ 0x003f0000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_4_pd_pu", /* address */ 0x44126170, /* default */ 0x00030000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_pc_01", /* address */ 0x44126178, /* default */ 0x00000000, /* description */ ""}, 
  {/* name */ "pin_mux_gpio_pc_234", /* address */ 0x4412617c, /* default */ 0x00000000, /* description */ ""}, 
  {/* name */ "pin_mux_qspi", /* address */ 0x44126184, /* default */ 0x00000000, /* description */ "Pin mux control\n"}, 
  {/* name */ "pin_mux_qspi_output", /* address */ 0x44126188, /* default */ 0x00002aaa, /* description */ "Pin mux control\n"}, 
  {/* name */ "qspi_pc", /* address */ 0x4412618c, /* default */ 0x00000000, /* description */ ""}, 
  {/* name */ "qspi_oe_ie_pu_pd", /* address */ 0x44126190, /* default */ 0x003f353f, /* description */ ""}, 
  {/* name */ "clkd0_enable_1", /* address */ 0x441261c0, /* default */ 0x1c3ffebf, /* description */ "When "1", enables clock and When "0" disables it\n"}, 
  {/* name */ "clkd0_enable_2", /* address */ 0x441261c4, /* default */ 0xffeffffe, /* description */ "When "1", enables clock and When "0" disables it\n"}, 
  {/* name */ "clkd1_enable_1", /* address */ 0x441261c8, /* default */ 0x0ff9300b, /* description */ "When "1", enables clock and When "0" disables it\n"}, 
  {/* name */ "clkd2_enable_1", /* address */ 0x441261d0, /* default */ 0x0000001d, /* description */ "When "1", enables clock and When "0" disables it\n"}, 
  {/* name */ "clk_enable_1", /* address */ 0x441261d4, /* default */ 0x04080240, /* description */ "When "1", enables clock and When "0" disables it\n"}, 
  {/* name */ "clk_force_on_1", /* address */ 0x441261e0, /* default */ 0x00000000, /* description */ "When "1", forces the clock ON\n"}, 
  {/* name */ "clk_force_on_2", /* address */ 0x441261e4, /* default */ 0x00400000, /* description */ "When "1", forces the clock ON\n"}, 
  {/* name */ "clk_force_on_3", /* address */ 0x441261e8, /* default */ 0x00000400, /* description */ "When "1", forces the clock ON\n"}, 
  {/* name */ "clk_force_off_1", /* address */ 0x441261f0, /* default */ 0x00000000, /* description */ "When "1", forces the clock OFF\n"}, 
  {/* name */ "clk_force_off_2", /* address */ 0x441261f4, /* default */ 0x00000000, /* description */ "When "1", forces the clock OFF\n"}, 
  {/* name */ "clk_force_off_3", /* address */ 0x441261f8, /* default */ 0x00000000, /* description */ "When "1", forces the clock ON\n"}, 
  {/* name */ "clk_ctrl_1", /* address */ 0x44126200, /* default */ 0x06000880, /* description */ "Miscellaneous Clock Control Register\n"}, 
  {/* name */ "clk_ctrl_2", /* address */ 0x44126204, /* default */ 0x01100014, /* description */ "Miscellaneous Clock Control Register\n"}, 
  {/* name */ "reset_ctrl_1", /* address */ 0x44126280, /* default */ 0x0ffbdfff, /* description */ "reset control register. Toggle 1-0-1 to reset a design block.\n"}, 
  {/* name */ "reset_ctrl_2", /* address */ 0x44126284, /* default */ 0x0007ffff, /* description */ "reset control register. Toggle 1-0-1 to reset a design block.\n"}, 
  {/* name */ "reset_ctrl_3", /* address */ 0x44126288, /* default */ 0x000007ff, /* description */ "reset control register. Toggle 1-0-1 to reset a design block.\n"}, 
  {/* name */ "reset_ctrl_4", /* address */ 0x4412628c, /* default */ 0x0001ffff, /* description */ "reset control register. Toggle 1-0-1 to reset a design block.\n"}, 
  {/* name */ "misc_ctrl", /* address */ 0x44126290, /* default */ 0x00000000, /* description */ "Misc control\n"}, 
  {/* name */ "spiflash_spi_m0_single_mode_ctrl", /* address */ 0x44126294, /* default */ 0x00000001, /* description */ "SPI Flash SPI master 0 single mode control\n"}, 
  {/* name */ "test_mux_sel_0", /* address */ 0x441262a0, /* default */ 0x00000000, /* description */ "Pin Mux SEL\n"}, 
  {/* name */ "test_mux_sel_1", /* address */ 0x441262a4, /* default */ 0x00000000, /* description */ "Pin Mux SEL\n"}, 
  {/* name */ "test_mux_sel_2", /* address */ 0x441262a8, /* default */ 0x00000000, /* description */ "Pin Mux SEL\n"}, 
  {/* name */ "test_mux_sel_3", /* address */ 0x441262ac, /* default */ 0x00000000, /* description */ "Pin Mux SEL\n"}, 
  {/* name */ "test_mux_shift", /* address */ 0x441262b0, /* default */ 0x00000000, /* description */ "Pin Mux SEL\n"}, 
  {/* name */ "test_mux_shift_1", /* address */ 0x441262b4, /* default */ 0x00000000, /* description */ "Pin Mux SEL\n"}, 
  {/* name */ "sleep_ctrl", /* address */ 0x441262c0, /* default */ 0x00000000, /* description */ "Sleep Control\n"}, 
  {/* name */ "cm4_haddri_mux_ctl", /* address */ 0x441262d0, /* default */ 0x00000000, /* description */ "CM4 instruction address muxing control\n"}, 
  {/* name */ "cm4_wic_en_req", /* address */ 0x441262d8, /* default */ 0x00000000, /* description */ "CM4 WIC enable request\n"}, 
  {/* name */ "cm4_wic_en_ack", /* address */ 0x441262dc, /* default */ 0x00000000, /* description */ "CM4 WIC enable ack\n"}, 
  {/* name */ "osc_en_status", /* address */ 0x441262e0, /* default */ 0x00000000, /* description */ "osc_en from BLE sleep timer status\n"}, 
  {/* name */ "data_code_mem_ema_control_0", /* address */ 0x44126304, /* default */ 0x13131313, /* description */ "EMA/EMAW control for data code memory (smaller -> faster)\n"}, 
  {/* name */ "data_code_mem_ema_control_1", /* address */ 0x44126308, /* default */ 0x00131313, /* description */ "EMA/EMAW control for data code memory (smaller -> faster)\n"}, 
  {/* name */ "icache_mem_ema_control_0", /* address */ 0x4412630c, /* default */ 0x13131313, /* description */ "EMA/EMAW control for icache memory (smaller -> faster)\n"}, 
  {/* name */ "icache_mem_ema_control_1", /* address */ 0x44126310, /* default */ 0x00000013, /* description */ "EMA/EMAW control for icache memory (smaller -> faster)\n"}, 
  {/* name */ "ecc_mem_ema_control_0", /* address */ 0x44126314, /* default */ 0x00000013, /* description */ "EMA/EMAW control for ECC memory (smaller -> faster)\n"}, 
  {/* name */ "ecc_mem_ema_control_1", /* address */ 0x44126318, /* default */ 0x13131313, /* description */ "EMA/EMAW control for ECC memory (smaller -> faster)\n"}, 
  {/* name */ "hwacc_mem_ema_control", /* address */ 0x4412631c, /* default */ 0x13131313, /* description */ "EMA/EMAW control for HWACC memory (smaller -> faster)\n"}, 
  {/* name */ "shared_mem_ema_control_0", /* address */ 0x44126324, /* default */ 0x13131313, /* description */ "EMA/EMAW control for shared memory (smaller -> faster)\n"}, 
  {/* name */ "shared_mem_ema_control_a", /* address */ 0x44126328, /* default */ 0x00000013, /* description */ "EMA/EMAW control for shared memory (smaller -> faster)\n"}, 
  {/* name */ "rom_ema_control", /* address */ 0x4412632c, /* default */ 0x00103103, /* description */ "ROM 0/1 EMA/GPEN/KEN control\n"}, 
  {/* name */ "trx_seq_misc", /* address */ 0x44126340, /* default */ 0x00000000, /* description */ "Misc control for the TRX sequencer\n"}, 
  {/* name */ "pd0_misc_status", /* address */ 0x441263c0, /* default */ 0x00000000, /* description */ "PMU misc status\n"}, 
  {/* name */ "pd0_aon_timer0_curr_val", /* address */ 0x441263c4, /* default */ 0x00000000, /* description */ "timer0 current value\n"}, 
  {/* name */ "pd0_aon_timer1_curr_val", /* address */ 0x441263c8, /* default */ 0x00000000, /* description */ "timer1 current value\n"}, 
  {/* name */ "pd0_gpio_wakeup_0", /* address */ 0x441263cc, /* default */ 0x00000000, /* description */ "GPIO wakeup signal status\n"}, 
  {/* name */ "pd0_gpio_wakeup_sts2", /* address */ 0x441263d0, /* default */ 0x00000000, /* description */ "GPIO wakeup signal status\n"}, 
  {/* name */ "pd0_ms_gpio_wakeup_sts", /* address */ 0x441263d4, /* default */ 0x00000000, /* description */ "Mixed signal GPIO wakeup signal status\n"}, 
  {/* name */ "pd0_gpio_01_din", /* address */ 0x441263d8, /* default */ 0x00000000, /* description */ "DIN value for GPIO 0/1\n"}, 
  {/* name */ "pd0_gpio_234_din", /* address */ 0x441263dc, /* default */ 0x00000000, /* description */ "DIN value for GPIO 2/3/4\n"}, 
  {/* name */ "rf_busy_ctrl", /* address */ 0x441263e8, /* default */ 0x00000001, /* description */ "RF busy control\n"}, 
  {/* name */ "ble_additional_control", /* address */ 0x441263f8, /* default */ 0x00000000, /* description */ "Additional control registers for BLE\n"}, 
  {/* name */ "ble_additional_status", /* address */ 0x441263fc, /* default */ 0x00000000, /* description */ "Additional status registers for BLE\n"}, 
  {/* name */ "wdt_pwm_control", /* address */ 0x44126408, /* default */ 0x00000000, /* description */ "WDT trigger PWM control\n"}, 
  {/* name */ "romcrc_ctrl", /* address */ 0x44126440, /* default */ 0x00000000, /* description */ "ROM CRC checker control\n"}, 
  {/* name */ "romcrc_sts", /* address */ 0x44126444, /* default */ 0x00000000, /* description */ "ROM CRC checker status\n"}, 
  {/* name */ "mbist_mode", /* address */ 0x44126800, /* default */ 0x00000000, /* description */ "When "1", memories are put into mbist mode\n"}, 
  {/* name */ "mbist_start", /* address */ 0x44126804, /* default */ 0x00000000, /* description */ "When 1 starts mbist controllers \n"}, 
  {/* name */ "mbist_memory_ten", /* address */ 0x44126808, /* default */ 0x007fffff, /* description */ "When "0", enables memory test mode\n"}, 
  {/* name */ "mbist_bg", /* address */ 0x4412680c, /* default */ 0x00000001, /* description */ "User defined Background pattern for mbist controllers\n"}, 
  {/* name */ "mbist_use_alt_data", /* address */ 0x44126810, /* default */ 0x00000000, /* description */ "\n"}, 
  {/* name */ "sts_mbist_pass_fail", /* address */ 0x44126814, /* default */ 0x00000000, /* description */ "Mbist Status of all memories. 0 => PASS and 1 => FAIL.\n"}, 
  {/* name */ "sts_mbist_done", /* address */ 0x44126818, /* default */ 0x00000000, /* description */ "Mbist Controllers done Status. 1 => Controller test is done\n"}, 
  {/* name */ "mbist_ctrl_1", /* address */ 0x4412681c, /* default */ 0x00000000, /* description */ "When 1, Enables Mbist algorithms \n"}, 
  {/* name */ "sts_mbist_controllers_1", /* address */ 0x44126820, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_2", /* address */ 0x44126824, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_3", /* address */ 0x44126828, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_4", /* address */ 0x4412682c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_5", /* address */ 0x44126830, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_6", /* address */ 0x44126834, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_7", /* address */ 0x44126838, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_8", /* address */ 0x4412683c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_9", /* address */ 0x44126840, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_10", /* address */ 0x44126844, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_11", /* address */ 0x44126848, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_12", /* address */ 0x4412684c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_13", /* address */ 0x44126850, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_14", /* address */ 0x44126854, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_15", /* address */ 0x44126858, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_16", /* address */ 0x4412685c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_17", /* address */ 0x44126860, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_18", /* address */ 0x44126864, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_19", /* address */ 0x44126868, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_20", /* address */ 0x4412686c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_21", /* address */ 0x44126870, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_22", /* address */ 0x44126874, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_23", /* address */ 0x44126878, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_24", /* address */ 0x4412687c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_25", /* address */ 0x44126880, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_26", /* address */ 0x44126884, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_27", /* address */ 0x44126888, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_28", /* address */ 0x4412688c, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "sts_mbist_controllers_29", /* address */ 0x44126890, /* default */ 0x00000000, /* description */ "Mbist Controller status\n"}, 
  {/* name */ "ctl_mem_dft_obsrv_ctrl", /* address */ 0x44126900, /* default */ 0x00000000, /* description */ "Memory Y control signals select\n"}, 
  {/* name */ "sts_mem_dft_obsrv_ctrl", /* address */ 0x44126904, /* default */ 0x00000000, /* description */ "Memory Y control signals\n"}, 
  {/* name */ "ahb_ctrl_1", /* address */ 0x44126980, /* default */ 0x00001121, /* description */ "Control register for AHB sub system\n"}, 
  {/* name */ "ahb_ctrl_status", /* address */ 0x44126984, /* default */ 0x00000000, /* description */ "AHB Subsystem Control Status register\n"}, 
  {/* name */ "intr_gpio_0_status", /* address */ 0x44126a00, /* default */ 0x00000000, /* description */ "GPIO 0 status interrupt\n"}, 
  {/* name */ "intr_gpio_0_mask_status", /* address */ 0x44126a04, /* default */ 0x00000000, /* description */ "Interrupt mask status register\n"}, 
  {/* name */ "intr_gpio_0_clear", /* address */ 0x44126a08, /* default */ 0x00000000, /* description */ "Clear interrupt status\n"}, 
  {/* name */ "intr_gpio_0_set", /* address */ 0x44126a0c, /* default */ 0x00000000, /* description */ "Set interrupt status\n"}, 
  {/* name */ "intr_gpio_0_mask_set", /* address */ 0x44126a10, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_0_mask_clear", /* address */ 0x44126a14, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_0_polarity", /* address */ 0x44126a18, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_1_status", /* address */ 0x44126a20, /* default */ 0x00000000, /* description */ "GPIO 1 status interrupt\n"}, 
  {/* name */ "intr_gpio_1_mask_status", /* address */ 0x44126a24, /* default */ 0x00000000, /* description */ "Interrupt mask status register\n"}, 
  {/* name */ "intr_gpio_1_clear", /* address */ 0x44126a28, /* default */ 0x00000000, /* description */ "Clear interrupt status\n"}, 
  {/* name */ "intr_gpio_1_set", /* address */ 0x44126a2c, /* default */ 0x00000000, /* description */ "Set interrupt status\n"}, 
  {/* name */ "intr_gpio_1_mask_set", /* address */ 0x44126a30, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_1_mask_clear", /* address */ 0x44126a34, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_1_polarity", /* address */ 0x44126a38, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_2_status", /* address */ 0x44126a40, /* default */ 0x00000000, /* description */ "GPIO 2 status interrupt\n"}, 
  {/* name */ "intr_gpio_2_mask_status", /* address */ 0x44126a44, /* default */ 0x00000000, /* description */ "Interrupt mask status register\n"}, 
  {/* name */ "intr_gpio_2_clear", /* address */ 0x44126a48, /* default */ 0x00000000, /* description */ "Clear interrupt status\n"}, 
  {/* name */ "intr_gpio_2_set", /* address */ 0x44126a4c, /* default */ 0x00000000, /* description */ "Set interrupt status\n"}, 
  {/* name */ "intr_gpio_2_mask_set", /* address */ 0x44126a50, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_2_mask_clear", /* address */ 0x44126a54, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_2_polarity", /* address */ 0x44126a58, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_3_status", /* address */ 0x44126a60, /* default */ 0x00000000, /* description */ "GPIO 1 status interrupt\n"}, 
  {/* name */ "intr_gpio_3_mask_status", /* address */ 0x44126a64, /* default */ 0x00000000, /* description */ "Interrupt mask status register\n"}, 
  {/* name */ "intr_gpio_3_clear", /* address */ 0x44126a68, /* default */ 0x00000000, /* description */ "Clear interrupt status\n"}, 
  {/* name */ "intr_gpio_3_set", /* address */ 0x44126a6c, /* default */ 0x00000000, /* description */ "Set interrupt status\n"}, 
  {/* name */ "intr_gpio_3_mask_set", /* address */ 0x44126a70, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_3_mask_clear", /* address */ 0x44126a74, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_3_polarity", /* address */ 0x44126a78, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_4_status", /* address */ 0x44126a80, /* default */ 0x00000000, /* description */ "GPIO 1 status interrupt\n"}, 
  {/* name */ "intr_gpio_4_mask_status", /* address */ 0x44126a84, /* default */ 0x00000000, /* description */ "Interrupt mask status register\n"}, 
  {/* name */ "intr_gpio_4_clear", /* address */ 0x44126a88, /* default */ 0x00000000, /* description */ "Clear interrupt status\n"}, 
  {/* name */ "intr_gpio_4_set", /* address */ 0x44126a8c, /* default */ 0x00000000, /* description */ "Set interrupt status\n"}, 
  {/* name */ "intr_gpio_4_mask_set", /* address */ 0x44126a90, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_4_mask_clear", /* address */ 0x44126a94, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "intr_gpio_4_polarity", /* address */ 0x44126a98, /* default */ 0x00000000, /* description */ "Set interrupt mask\n"}, 
  {/* name */ "gpio_0_4_intr_reset", /* address */ 0x44126aa0, /* default */ 0x00000000, /* description */ "reset gpio related interrupt\n"}, 
  {/* name */ "cpll_additional_ctrl", /* address */ 0x44126ac0, /* default */ 0x00000000, /* description */ "Additional control for CPLL\n"}
};

field_const_t field_const_global_reg__intr_status[]  = {
  {/* name */ "aon_timer_0", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "aon_timer_1", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "ps_trans_done", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "ext_0", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "ext_1", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "pd_doo_sleep_block_irq", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "osc_en", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_mask_status[]  = {
  {/* name */ "aon_timer_0", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "aon_timer_1", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "ps_trans_done", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "ext_0", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "ext_1", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "pd_doo_sleep_block_irq", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "osc_en", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_clear[]  = {
  {/* name */ "aon_timer_0", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "aon_timer_1", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ps_trans_done", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_0", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_1", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "pd_doo_sleep_block_irq", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "osc_en", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_set[]  = {
  {/* name */ "aon_timer_0", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "aon_timer_1", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ps_trans_done", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_0", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_1", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "pd_doo_sleep_block_irq", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "osc_en", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_mask_set[]  = {
  {/* name */ "aon_timer_0", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "aon_timer_1", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ps_trans_done", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_0", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_1", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "pd_doo_sleep_block_irq", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "osc_en", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_mask_clear[]  = {
  {/* name */ "aon_timer_0", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "aon_timer_1", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ps_trans_done", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_0", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ext_1", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "pd_doo_sleep_block_irq", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "osc_en", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_reset[]  = {
  {/* name */ "intr_reset", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "Reset L2 interrupt controller\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__chip_id[]  = {
  {/* name */ "subversion", /* range */ "[7:0]", /* default */ "0xa0", /* access */ "read-only", /* description */ "subversion\n"}, 
  {/* name */ "version", /* range */ "[19:8]", /* default */ "0x602", /* access */ "read-only", /* description */ "version\n"}, 
  {/* name */ "month", /* range */ "[23:20]", /* default */ "0x8", /* access */ "read-only", /* description */ "month\n"}, 
  {/* name */ "year", /* range */ "[31:24]", /* default */ "0x18", /* access */ "read-only", /* description */ "month\n"}
};
field_const_t field_const_global_reg__plltrig_mem_ema_control[]  = {
  {/* name */ "ctl_plltrig_ram_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_plltrig_ram_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:6]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__async_rst_set[]  = {
  {/* name */ "ctl_async_rst_global_set", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Force all reset on\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__data_code_mem_switch[]  = {
  {/* name */ "ctl_data_code_mem_switch0_4K", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_data_code_mem_switch4_8K", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_data_code_mem_switch8_16K", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_data_code_mem_switch16_32K", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_data_code_mem_switch32_64K", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_data_code_mem_switch64_96K", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_data_code_mem_switch96_128K", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- I/D code bus. 1 -- system bus\n"}, 
  {/* name */ "ctl_dpu_mem_en", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "Set to '1' to switch 64_96K and 96_128K memories for use by DPU (Diagnostic and Playback Unit).\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:9]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__aes_ecc_mem_sel[]  = {
  {/* name */ "ctl_aes_ecc_mem_sel", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 (default) -- ECC. 1 -- AES\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__nmi_ctrl[]  = {
  {/* name */ "ctl_wdt_intr_nmi", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Enable WDT interrupt to NMI\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_0[]  = {
  {/* name */ "ctl_pin_mux_gpio_0_0_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_0_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_1_sel", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_1_inv", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_2_sel", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_2_inv", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_3_sel", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_3_inv", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_4_sel", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_4_inv", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_5_sel", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_5_inv", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__pin_mux_gpio_1[]  = {
  {/* name */ "ctl_pin_mux_gpio_1_0_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_0_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_1_sel", /* range */ "[6:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_1_inv", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_2_sel", /* range */ "[10:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_2_inv", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_3_sel", /* range */ "[14:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_3_inv", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_4_sel", /* range */ "[18:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_4_inv", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_5_sel", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_5_inv", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_6_sel", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_6_inv", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_7_sel", /* range */ "[30:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_7_inv", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__pin_mux_gpio_1_cont[]  = {
  {/* name */ "ctl_pin_mux_gpio_1_8_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_8_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_2[]  = {
  {/* name */ "ctl_pin_mux_gpio_2_0_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_0_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_1_sel", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_1_inv", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_2_sel", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_2_inv", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_3_sel", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_3_inv", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_4_sel", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_4_inv", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_5_sel", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_5_inv", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_6_sel", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_6_inv", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_7_sel", /* range */ "[30:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_7_inv", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__pin_mux_gpio_2_cont[]  = {
  {/* name */ "ctl_pin_mux_gpio_2_8_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_8_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_3[]  = {
  {/* name */ "ctl_pin_mux_gpio_3_0_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_0_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_1_sel", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_1_inv", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_2_sel", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_2_inv", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_3_sel", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_3_inv", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_4_sel", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_4_inv", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_5_sel", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_5_inv", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__pin_mux_gpio_4[]  = {
  {/* name */ "ctl_pin_mux_gpio_4_0_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_0_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_1_sel", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_1_inv", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__pin_mux_gpio_0_output[]  = {
  {/* name */ "ctl_pin_mux_gpio_0_0_output", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_0_oen", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_1_output", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_1_oen", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_2_output", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_2_oen", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_3_output", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_3_oen", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_4_output", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_4_oen", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_5_output", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_0_5_oen", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_1_output[]  = {
  {/* name */ "ctl_pin_mux_gpio_1_0_output", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_0_oen", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_1_output", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_1_oen", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_2_output", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_2_oen", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_3_output", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_3_oen", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_4_output", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_4_oen", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_5_output", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_5_oen", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_6_output", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_6_oen", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_7_output", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_7_oen", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_8_output", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_1_8_oen", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_2_output[]  = {
  {/* name */ "ctl_pin_mux_gpio_2_0_output", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_0_oen", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_1_output", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_1_oen", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_2_output", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_2_oen", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_3_output", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_3_oen", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_4_output", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_4_oen", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_5_output", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_5_oen", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_6_output", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_6_oen", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_7_output", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_7_oen", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_8_output", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_2_8_oen", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_34_output[]  = {
  {/* name */ "ctl_pin_mux_gpio_3_0_output", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_0_oen", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_1_output", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_1_oen", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_2_output", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_2_oen", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_3_output", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_3_oen", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_4_output", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_4_oen", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_5_output", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_3_5_oen", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_0_output", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_0_oen", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_1_output", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_gpio_4_1_oen", /* range */ "[21:21]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_01_input_status[]  = {
  {/* name */ "sts_pin_mux_gpio_0_input", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_pin_mux_gpio_1_input", /* range */ "[28:20]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:29]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_234_input_status[]  = {
  {/* name */ "sts_pin_mux_gpio_2_input", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_pin_mux_gpio_3_input", /* range */ "[17:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_pin_mux_gpio_4_input", /* range */ "[25:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_default_test_sel[]  = {
  {/* name */ "ctl_i_keyboard_default", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_uart_0_cts_default", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_uart_0_rx_default", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_uart_1_cts_default", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_uart_1_rx_default", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_cha_x_default", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_chb_x_default", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_idx_x_default", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_cha_y_default", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_chb_y_default", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_idx_y_default", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_cha_z_default", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_chb_z_default", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qd_idx_z_default", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pdm_0_default", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pdm_1_default", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_iso7816_clk_default", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_iso7816_rst_default", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_jtag_swd_clk_default", /* range */ "[18:18]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_jtag_tdi_default", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_swd_trace_clk_default", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_jtag_reset_default", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_spi_0_clk_default", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_spi_0_ss_default", /* range */ "[23:23]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_spi_0_mosi_default", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_rx_tx_en_sel", /* range */ "[27:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "1 - trx seq output rx/tx enable, 2 - fe rx/tx enable, 3 - pll 2.4G rx/tx enable, 4 - pll 5.8G rx/tx enable, others - baseband tx/rx enable\n"}, 
  {/* name */ "ctl_pin_mux_test_sel", /* range */ "[31:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "4'd0 : l_pin_mux_test_mux = w_ble_o_bb_ble_dbg0; \n\n4'd1 : l_pin_mux_test_mux = w_ble_o_bb_ble_dbg1; \n\n4'd2 : l_pin_mux_test_mux = w_ble_o_bb_ble_dbg2; \n\n4'd3 : l_pin_mux_test_mux = w_ble_o_bb_ble_dbg3; \n\n4'd4 : l_pin_mux_test_mux = w_ble_o_mdm_dgp[0 +: 8]; \n\n4'd5 : l_pin_mux_test_mux = w_ble_o_mdm_dgp[8 +: 8]; \n\n4'd6 : l_pin_mux_test_mux = w_ble_o_mdm_dgp[16 +: 8]; \n\n4'd7 : l_pin_mux_test_mux = w_ble_o_mdm_dgp[24 +: 8]; \n\n4'd8 : l_pin_mux_test_mux = {o_tx_en, w_ble_o_mdm_tst_txi}; \n\n4'd9 : l_pin_mux_test_mux = {o_tx_en, w_ble_o_mdm_tst_txq}; \n\n4'd10: l_pin_mux_test_mux = w_trxseq_o12_testbus[0 +: 8]; \n\n4'd11: l_pin_mux_test_mux = w_trxseq_o12_testbus[4 +: 8]; \n\n\n"}
};
field_const_t field_const_global_reg__pin_mux_default_test_sel_2[]  = {
  {/* name */ "ctl_i_spi_mstr_miso_default", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_i_spi_slv_clk_default", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_i_spi_slv_ssn_default", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_i_spi_slv_mosi_default", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_i_wlan_tx_default", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_i_wlan_rx_default", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:6]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__i2s_oen_ctrl[]  = {
  {/* name */ "ctl_i2s_master_sd0_oen", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_i2s_master_sd1_oen", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_i2s_slave_sd_oen", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:3]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_0_oe_ie[]  = {
  {/* name */ "ctl_gpio_to_pad_oe_0", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_ie_0", /* range */ "[21:16]", /* default */ "0x3f", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_1_oe_ie[]  = {
  {/* name */ "ctl_gpio_to_pad_oe_1", /* range */ "[8:0]", /* default */ "0xa", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_ie_1", /* range */ "[24:16]", /* default */ "0x1ff", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:25]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_2_oe_ie[]  = {
  {/* name */ "ctl_gpio_to_pad_oe_2", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_ie_2", /* range */ "[26:16]", /* default */ "0x3ff", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_3_oe_ie[]  = {
  {/* name */ "ctl_gpio_to_pad_oe_3", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_ie_3", /* range */ "[21:16]", /* default */ "0x3f", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_4_oe_ie[]  = {
  {/* name */ "ctl_gpio_to_pad_oe_4", /* range */ "[1:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_ie_4", /* range */ "[17:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_0_pd_pu[]  = {
  {/* name */ "ctl_gpio_to_pad_pd_0", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pu_0", /* range */ "[21:16]", /* default */ "0x3f", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_1_pd_pu[]  = {
  {/* name */ "ctl_gpio_to_pad_pd_1", /* range */ "[8:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pu_1", /* range */ "[24:16]", /* default */ "0x1ff", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:25]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_2_pd_pu[]  = {
  {/* name */ "ctl_gpio_to_pad_pd_2", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pu_2", /* range */ "[26:16]", /* default */ "0x7ff", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_3_pd_pu[]  = {
  {/* name */ "ctl_gpio_to_pad_pd_3", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pu_3", /* range */ "[21:16]", /* default */ "0x3f", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_4_pd_pu[]  = {
  {/* name */ "ctl_gpio_to_pad_pd_4", /* range */ "[1:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pu_4", /* range */ "[17:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_pc_01[]  = {
  {/* name */ "ctl_gpio_to_pad_pc_0", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pc_1", /* range */ "[24:16]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:25]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_gpio_pc_234[]  = {
  {/* name */ "ctl_gpio_to_pad_pc_2", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pc_3", /* range */ "[17:12]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_gpio_to_pad_pc_4", /* range */ "[25:24]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pin_mux_qspi[]  = {
  {/* name */ "ctl_pin_mux_qspi_0_sel", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_0_inv", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_1_sel", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_1_inv", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_2_sel", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_2_inv", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3a_sel", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3a_inv", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_4_sel", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_4_inv", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_5_sel", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_5_inv", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3b_sel", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3b_inv", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_qspi_3a_3b_sel", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "1 - 3b, 0 - 3a\n"}, 
  {/* name */ "ctl_qspi_3a_3b_sel_efuse0reg1", /* range */ "[30:30]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 - efuse, 1 - global reg\n"}, 
  {/* name */ "ctl_qspi_efuse0reg1", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "QSPI pin 0, 2, 3, 4, 5, control source sel: 0 - efuse, 1 - this register\n"}
};
field_const_t field_const_global_reg__pin_mux_qspi_output[]  = {
  {/* name */ "ctl_pin_mux_qspi_0_output", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_0_oen", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_1_output", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_1_oen", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_2_output", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_2_oen", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3a_output", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3a_oen", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_4_output", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_4_oen", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_5_output", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_5_oen", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3b_output", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_pin_mux_qspi_3b_oen", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:14]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__qspi_pc[]  = {
  {/* name */ "ctl_qspi_pc", /* range */ "[6:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "6 - qspi 3b\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__qspi_oe_ie_pu_pd[]  = {
  {/* name */ "ctl_qspi_oe", /* range */ "[6:0]", /* default */ "0x3f", /* access */ "read-write", /* description */ "6 - qspi 3b\n"}, 
  {/* name */ "ctl_qspi_ie", /* range */ "[14:8]", /* default */ "0x35", /* access */ "read-write", /* description */ "6 - qspi 3b\n"}, 
  {/* name */ "ctl_qspi_pu", /* range */ "[22:16]", /* default */ "0x3f", /* access */ "read-write", /* description */ "6 - qspi 3b\n"}, 
  {/* name */ "ctl_qspi_pd", /* range */ "[30:24]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:31]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clkd0_enable_1[]  = {
  {/* name */ "ctl_clkd0_enable_1_efuse_clk", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_rxtx_seq_regs_clk", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_spiflash_ctrl_pclk", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_keyboard_clk_free", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_keyboard_clk_gated", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_security_core_pclk", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_ssi_mas0_clk", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_ssi_master1_ssi_clk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_intrctrl_clk", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_ssi_slave0_ssi_clk", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_wdt_tclk", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_i2c_0_ic_clk", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_i2c_1_ic_clk", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_timers_0_timer_1_clk", /* range */ "[14:14]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_timers_0_timer_2_clk", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_pwm0_pclk", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_pwm1_pclk", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_pwm2_pclk", /* range */ "[18:18]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_pwm3_pclk", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_pwm4_pclk", /* range */ "[20:20]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_counter_top_pclk", /* range */ "[21:21]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_audio_aurx_clk", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_audio_autx_clk", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_audio_64m_clk", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_sadc_clk", /* range */ "[26:26]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_i2s_master_sclk", /* range */ "[27:27]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_cpu_i_i2s_slave_sclk", /* range */ "[28:28]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_audio_spk_clk", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_audio_sd_clk", /* range */ "[30:30]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_1_32m_ttm", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "Enables the clock that goes to the top test mux (32M cpu clock)\n"}
};
field_const_t field_const_global_reg__clkd0_enable_2[]  = {
  {/* name */ "ctl_clkd0_enable_2_clk_quaddec", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_quaddec_top_pclk", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_clk_em", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_sadcctrl_top_pclk", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_audio_top_pclk", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_dmac_req_mux_pclk", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_efusectrl_top_pclk", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_keyboard_top_pclk", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_gpio_pclk", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_i2c_0_pclk", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_i2c_1_pclk", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_i2s_master_pclk", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_i2s_slave_pclk", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ssi_master0_pclk", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ssi_master1_pclk", /* range */ "[14:14]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ssi_slave0_pclk", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_timers_0_pclk", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_uart_0_pclk", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_uart_1_pclk", /* range */ "[18:18]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_wdt_pclk", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_apb_aon_bridge_pclk", /* range */ "[21:21]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ecc_fw_ram_clk", /* range */ "[22:22]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ecc_mem_a_clk", /* range */ "[23:23]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ecc_mem_b_clk", /* range */ "[24:24]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ecc_mem_c_clk", /* range */ "[25:25]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_ecc_mem_d_clk", /* range */ "[26:26]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_shm_mem_0_clk", /* range */ "[27:27]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_shm_mem_1_clk", /* range */ "[28:28]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_shm_mem_2_clk", /* range */ "[29:29]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_shm_mem_3_clk", /* range */ "[30:30]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd0_enable_2_shm_mem_4_clk", /* range */ "[31:31]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__clkd1_enable_1[]  = {
  {/* name */ "ctl_clkd1_enable_1_counter_hclk", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_1_ahbtrg_top_pclk", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_1_ble_i_mdm_core_clk", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_1_ble_i_mdm_pclk", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_1_ble_i_clk_ant", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_1_ble_i_bb_master1_gclk", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_1_ble_i_bb_master_clk", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_clk_plltrig_mem", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_pclk_plltrig", /* range */ "[20:20]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_plltrig", /* range */ "[21:21]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_cpu_i_clk_ahbtrg", /* range */ "[22:22]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_trxseq_i_regs_clk", /* range */ "[23:23]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_trxseq_i_main_clk", /* range */ "[24:24]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_trxseq_i_main_clk_free", /* range */ "[25:25]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_trxseq_i_cntr_clk", /* range */ "[26:26]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd1_enable_ble_fe_pclk", /* range */ "[27:27]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:28]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clkd2_enable_1[]  = {
  {/* name */ "ctl_clkd2_enable_1_romcrc_clk", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd2_enable_1_cpu_i_cm4_hclk", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd2_enable_1_cpu_i_cm4_fclk", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clkd2_enable_1_cpu_i_cm4_stclk", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:5]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clk_enable_1[]  = {
  {/* name */ "ctl_clk_enable_1_aon_periph_reg_clk", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_calib_reg_clk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_calib_ref_clk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_sharedmem_top_clk", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_hwacc_mem", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_hwacc_hclk", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_1", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_2", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_3", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_4", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_5", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_6", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_mbist_ctrl_7", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_clk_em2shm", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_ipm_free", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_gpio_0_intr_clk", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_gpio_1_intr_clk", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_gpio_2_intr_clk", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_gpio_3_intr_clk", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_gpio_4_intr_clk", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_enable_1_efuse_1_clk", /* range */ "[26:26]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clk_force_on_1[]  = {
  {/* name */ "ctl_clk_force_on_1_gclk_sadc", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_apb_aon_bridge_clk", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_eh2h_cm4_to_d0_hclk", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_ahb_d0_hclk", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_eh2h_d0_to_d1_hclk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_apb_d0_1_hclk", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_apb_d0_2_hclk", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_apb_d0_3_hclk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_icm_data_code_ram_clk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_icm_icache_clk", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_icm_boot_rom_clk", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_ahb_slv_mux_clk", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_ahb_defslv_clk", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_eh2h_cm4_to_d0_clk", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_eh2h_d0_to_d1_clk", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_ahb_d1_clk", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_apb_d1_clk", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_bootrom_clk", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_icache_top_clk", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_spiflash_ctrl_clk", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_data_code_sram_a_clk", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_data_code_sram_b_clk", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_flash_dma_clk", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_security_core_clk", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_dmac_req_mux_clk", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_ram_cache_tag_clk", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_ram_cache_data_clk", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_frontend_wrap_clk", /* range */ "[28:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_1_d0_icache_top_clk", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clk_force_on_2[]  = {
  {/* name */ "ctl_clk_force_on_2_dc_ram_0_clk", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dc_ram_1_clk", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dc_ram_2_clk", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dc_ram_3_clk", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dc_ram_4_clk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dmac_0_clk", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dmac_1_clk", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_ahbtrg_hclk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_rftrx_reg_top_pclk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_ipm_mstr_clk", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_ipm_slv_clk", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_ipm_common_clk", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_clk", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_0_clk", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_1_clk", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_2_clk", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_3_clk", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_4_clk", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_dbgcap_pclk", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_2_d2_counter_hclk", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_plltrig_gated_force_on", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force plltrig clock on\n"}, 
  {/* name */ "ctl_cpu_i_clk_gated_ahbtrg_force_on", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_d1_ble_i_bb_hclk", /* range */ "[22:22]", /* default */ "0x1", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_rxadc_clk", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_div2_rxadc_clk", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_div4_rxadc_clk", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_txdac_clk", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_div4_txdac_clk", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_frontend_rxagc_clk", /* range */ "[28:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_on_2_d2_m2_ahb_hclk", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force d2 m2 ahb clk on\n"}, 
  {/* name */ "ctl_clk_force_on_2_d2_m1_ahb_cm4i_hclk", /* range */ "[30:30]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force d2 m1 cm4i ahb clk on\n"}, 
  {/* name */ "ctl_clk_force_on_2_d2_m1_ahb_cm4d_hclk", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force d2 m1 cm4d ahb clk on\n"}
};
field_const_t field_const_global_reg__clk_force_on_3[]  = {
  {/* name */ "ctl_clk_force_on_3_mdm_rx_gclk", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_rxdl_gclk", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_rxcor_gclk", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_rxcor_lr_gclk", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_rxgfsk_gclk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_rxgfsk_lr_gclk", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_tx_gclk", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_mdm_txgfsk_gclk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_ble_i_bb_master2_gclk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_ble_i_bb_crypt_gclk", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_on_3_ble_i_bb_hgclk", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:11]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clk_force_off_1[]  = {
  {/* name */ "ctl_clk_force_off_1_gclk_sadc", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_apb_aon_bridge_clk", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_eh2h_cm4_to_d0_hclk", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_ahb_d0_hclk", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_eh2h_d0_to_d1_hclk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_apb_d0_1_hclk", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_apb_d0_2_hclk", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_apb_d0_3_hclk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_icm_data_code_ram_clk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_icm_icache_clk", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_icm_boot_rom_clk", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_ahb_slv_mux_clk", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_ahb_defslv_clk", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_eh2h_cm4_to_d0_clk", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_eh2h_d0_to_d1_clk", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_ahb_d1_clk", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_apb_d1_clk", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_bootrom_clk", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_icache_top_clk", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_spiflash_ctrl_clk", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_data_code_sram_a_clk", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_data_code_sram_b_clk", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_flash_dma_clk", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_security_core_clk", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_dmac_req_mux_clk", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_ram_cache_tag_clk", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_ram_cache_data_clk", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_frontend_wrap_clk", /* range */ "[28:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_1_d0_icache_top_clk", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clk_force_off_2[]  = {
  {/* name */ "ctl_clk_force_off_2_dc_ram_0_clk", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dc_ram_1_clk", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dc_ram_2_clk", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dc_ram_3_clk", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dc_ram_4_clk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dmac_0_clk", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dmac_1_clk", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_ahbtrg_hclk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_rftrx_reg_top_pclk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_ipm_mstr_clk", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_ipm_slv_clk", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_ipm_common_clk", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_clk", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_0_clk", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_1_clk", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_2_clk", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_3_clk", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_4_clk", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_dbgcap_pclk", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_2_d2_counter_hclk", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_plltrig_gated_force_off", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force plltrig clock off\n"}, 
  {/* name */ "ctl_cpu_i_clk_gated_ahbtrg_force_off", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock off\n"}, 
  {/* name */ "ctl_clk_force_off_2_d1_ble_i_bb_hclk", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_rxadc_clk", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_div2_rxadc_clk", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_div4_rxadc_clk", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_txdac_clk", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_div4_txdac_clk", /* range */ "[27:27]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_frontend_rxagc_clk", /* range */ "[28:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force ahbtrig clock on\n"}, 
  {/* name */ "ctl_clk_force_off_2_d2_m2_ahb_hclk", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force d2 m2 ahb clk on\n"}, 
  {/* name */ "ctl_clk_force_off_2_d2_m1_ahb_cm4i_hclk", /* range */ "[30:30]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force d2 m1 cm4i ahb clk on\n"}, 
  {/* name */ "ctl_clk_force_off_2_d2_m1_ahb_cm4d_hclk", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "Force d2 m1 cm4d ahb clk on\n"}
};
field_const_t field_const_global_reg__clk_force_off_3[]  = {
  {/* name */ "ctl_clk_force_off_3_mdm_rx_gclk", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_rxdl_gclk", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_rxcor_gclk", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_rxcor_lr_gclk", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_rxgfsk_gclk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_rxgfsk_lr_gclk", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_tx_gclk", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_mdm_txgfsk_gclk", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_ble_i_bb_master2_gclk", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_ble_i_bb_crypt_gclk", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_clk_force_off_3_ble_i_bb_hgclk", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:11]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__clk_ctrl_1[]  = {
  {/* name */ "ctl_clk_ctrl_1_sel_d0_clk", /* range */ "[1:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for D0 Clock domain\n\n00/01 => DIV2 of XO/32MRC\n\n10    => DIV4 of XO/32MRC\n\n11    => DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_d0_sel_tmr0_clk", /* range */ "[3:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for timer0\n\n00/01 => DIV4 of XO/32MRC\n\n10    => DIV8 of XO/32MRC\n\n11    => DIV16 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_d0_sel_32krc_rtc_clk", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for timer2\n\n0     => 32KHz RC\n\n1     => 32KHz RTC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_ble_clk_force", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 -- auto switch based on data rate\n1 -- force clock based on value in ctl_clk_ctrl_1_sel_ble_clk_force_val\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_ble_clk_force_val", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for D1 Clock domain\n\n0     => DIV8 of XO/32MRC -- 8MHz \n\n1     => DIV4 of XO/32MRC --  16MHz\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_hwacc_clk", /* range */ "[9:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "Clock mux for hwacc Clocks\n\n000     	=> Selects XO/32MRC\n\n001	        => Selects DIV2 of XO/32MRC\n\n010-011       => Selects DIV4 of XO/32MRC\n\n100-111       => Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_64mxo_or_32mrc", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for Root Clock domain\n\n0     => Selects 32MHzrc\n1     => Selects xo64m\n\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_d2_clk", /* range */ "[13:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "Clock mux for D2 Clocks\n\n000     	=> Selects XO/32MRC\n\n001	        => Selects DIV2 of XO/32MRC\n\n010-011       => Selects DIV4 of XO/32MRC\n\n100-111       => Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_d1_div2_4_8_clks", /* range */ "[16:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for D1 Clocks\n\n00/01     	=> Selects  DIV2 of XO/32MRC\n\n10	        => Selects DIV4 of XO/32MRC\n\n11      	=> Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_d0_sadc_clk", /* range */ "[21:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for sadc clock domain\n\n0000-0111     => Selects DIV4 of XO/32MRC\n\n1000-1011     => Selects DIV8 of XO/32MRC\n\n1100-1101     => Selects DIV16 of XO/32MRC\n\n1110          => Selects DIV32 of XO/32MRC\n\n1111          => Selects DIV64 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_d0_i2s_slave_sclk_from_pad", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for I2S Slave Clock \n\n0     => Selects DIV16 of XO/32MRC\n\n1     => Selects I2S Slave clock from pad, SW has to pgm this before using I2S Slave \n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_d0_audio_spk_sd_clk", /* range */ "[24:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for Audio Speaker/SD Clock \n\n00    => I2S Master Sclk generated from integer divider\n\n01    => I2S Slave Sclk from PAD\n\n10/11 => Audio PDM Clock\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_efuse_clk", /* range */ "[25:25]", /* default */ "0x1", /* access */ "read-write", /* description */ "Clock mux for efuse Clocks\n\n0     		=> Selects DIV4 of XO/32MRC\n\n1	        => Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_shm_clk", /* range */ "[28:26]", /* default */ "0x1", /* access */ "read-write", /* description */ "Clock mux for shared memory Clocks\n\n000     	=> Selects XO/32MRC\n\n001	        => Selects DIV2 of XO/32MRC\n\n010-011       => Selects DIV4 of XO/32MRC\n\n100-111       => Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_rxagc_clk", /* range */ "[29:29]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for rxagc\n\n0    => DIV2 of XO/32MRC\n\n1    => XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_txdac_div_clk_force", /* range */ "[30:30]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 -- auto switch based on data rate\n1 -- force clock based on value in ctl_clk_ctrl_1_sel_txdac_div_clk_force_val\n\n"}, 
  {/* name */ "ctl_clk_ctrl_1_sel_txdac_div_clk_force_val", /* range */ "[31:31]", /* default */ "0x0", /* access */ "read-write", /* description */ "Clock mux for D1 Clock domain\n\n0     => DIV4 of TXDAC clock -- 8MHz \n\n1     => DIV2 of TXDAC clock -- 16MHz\n\n"}
};
field_const_t field_const_global_reg__clk_ctrl_2[]  = {
  {/* name */ "ctl_clk_ctrl_2_int_div_value", /* range */ "[11:0]", /* default */ "0x14", /* access */ "read-write", /* description */ "Integer divider value for generating I2S Master clock\n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_allow_cm4_to_gate_hclk", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, allows cortex to dynamically gate CM4 HCLK\nwhen 0, bit 2 of reg clkd2_enable_1 control HCLK \n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_allow_cm4_deepsleep_to_use_32k_for_fclk", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, allow deep sleep to control switching between 32KRC/32KRTC or D2 clock controlled by 13:11 of clk_ctrl_1\nwhen 0, allows bit[14] of this reg to control FCLK switch mux\n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_sel_fast_or_32k_for_cm4_fclk", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, 32KRC/32KRTC are driven on CM4 FCLK (selected by clk_ctrl_1[4])\nwhen 0, bit 13:11 of clk_ctrl_1 determines the FCLK (same as other D2 clocks) \n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_allow_cm4_sleepdeep_to_gate_fclk", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, allows FCLK (excluding WIC) gating to follow cm4 sleepdeep\nwhen 0, bit 3 of reg clkd2_enable_1 control FCLK \n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_allow_cm4_lockup_to_reset_cm4", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, allows cortex lockup output to reset cm4\n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_sel_calib_ref_clk", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, selects 32mRC as calib reference clock\nwhen 0, selects 32mXO as calib reference clock\n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_sel_ssimas0_clk", /* range */ "[22:20]", /* default */ "0x1", /* access */ "read-write", /* description */ "Clock mux for DW SSI 0 used for QSPI interface\n\n000    		=> Selects XO/32MRC\n\n001	        => Selects DIV2 of XO/32MRC\n\n010-011       	=> Selects DIV4 of XO/32MRC\n\n100-111       	=> Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "ctl_clk_ctrl_2_sel_ttm_clk", /* range */ "[26:24]", /* default */ "0x1", /* access */ "read-write", /* description */ "Clock mux for External test Output clock\n\n000    		=> Selects XO/32MRC\n\n001	        => Selects DIV2 of XO/32MRC\n\n010-011       	=> Selects DIV4 of XO/32MRC\n\n100-111       	=> Selects DIV8 of XO/32MRC\n\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__reset_ctrl_1[]  = {
  {/* name */ "ctl_reset_1_d0_mem_rstn_shm_reg", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mem shm clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_keyboard_rstn_reg", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets cpu_keyboard clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_gpio_dbclk_rstn_reg", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_gpio_dbclk clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_1_rstn_reg", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_1 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_2_rstn_reg", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_2 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_3_rstn_reg", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_3 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_4_rstn_reg", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_4 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_5_rstn_reg", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_5 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_6_rstn_reg", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_6 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_7_rstn_reg", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_7 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_timers_0_timer_8_rstn_reg", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_timers_0_timer_8 clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_ssi_master0_ssi_rstn_reg", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_ssi_master0_ssi clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_ssi_master1_ssi_rstn_reg", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_ssi_master1_ssi clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_ssi_slave0_ssi_rstn_reg", /* range */ "[14:14]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_ssi_slave0_ssi clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_wdt_rstn_reg", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_wdt clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_i2c_0_ic_rstn_reg", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_i2c_0_ic clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_cpu_i2c_1_ic_rstn_reg", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_cpu_i2c_1_ic clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_i2s_master_sresetn_reg", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_i2s_master_sresetn clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_i2s_slave_sresetn_reg", /* range */ "[20:20]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_i2s_slave_sresetn clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_hwacc_rstn_reg", /* range */ "[21:21]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_hwacc clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_audio_aurx_rstn_reg", /* range */ "[22:22]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_audio_aurx clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_audio_autx_rstn_reg", /* range */ "[23:23]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_audio_autx clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_audio_spk_rstn_reg", /* range */ "[24:24]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_audio_spk clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_audio_64m_rstn_reg", /* range */ "[25:25]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_audio_64m clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_sadc_rstn_reg", /* range */ "[26:26]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d0_sadc_rstn_reg clock logic\n"}, 
  {/* name */ "ctl_reset_1_d0_ahb_rstn_reg", /* range */ "[27:27]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets D0 AHB System component logic\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:28]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__reset_ctrl_2[]  = {
  {/* name */ "ctl_reset_1_d1_ble_mdm_rstn_reg", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d1_ble_mdm clock logic\n"}, 
  {/* name */ "ctl_reset_1_d1_ble_mdm_presetn_reg", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d1_ble_mdm_presetn clock logic\n"}, 
  {/* name */ "ctl_reset_1_d1_ble_hresetn_reg", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d1_ble_hresetn clock logic\n"}, 
  {/* name */ "ctl_reset_1_d1_ble_crypt_rstn_reg", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d1_ble_crypt clock logic\n"}, 
  {/* name */ "ctl_reset_1_d1_ble_master_rstn_reg", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d1_ble_master clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_shm_rstn_reg", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets shm clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_prst_n_plltrig_rstn_reg", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets plltrig pclk clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_rst_n_plltrig_rstn_reg", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets plltrig clk clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_rst_n_plltrig_mem_rstn_reg", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets plltrig mem clk clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_trxseq_main_rstn_reg", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets trxseq main clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_trxseq_regs_rstn_reg", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets trxseq regs clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_trxseq_cntr_rstn_reg", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets trxseq cntr clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ahbtrg_rstn_reg", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets ahbtrig clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ble_fe_prst_rstn_reg", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets ble_fe_prst clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ble_i_rst_n_ant_reg", /* range */ "[14:14]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets ble_ant clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ble_ipm_reg", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets ble_ipm clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ahb_rstn_reg", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets D1 AHB System component logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ble_ipmac_reg", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets ble_ipmac clock logic\n"}, 
  {/* name */ "ctl_reset_2_d1_ble_rftrx_reg", /* range */ "[18:18]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets ble_rftrx clock logic\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:19]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__reset_ctrl_3[]  = {
  {/* name */ "ctl_reset_1_d2_cpu_cm4_poresetn_rstn_reg", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d2_cpu_cm4_poresetn clock logic\n"}, 
  {/* name */ "ctl_reset_1_d2_cpu_fctrl_rstn_reg", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d2_cpu_fctrl clock logic\n"}, 
  {/* name */ "ctl_reset_1_d2_cpu_efuse_rstn_reg", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d2_cpu_efuse_clock logic\n"}, 
  {/* name */ "ctl_reset_1_d2_cpu_efuse_1_rstn_reg", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d2_cpu_efuse_1_clock logic\n"}, 
  {/* name */ "ctl_reset_1_d2_mem_dc_ram_rstn_reg", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets d2_mem_dc_ram clock logic\n"}, 
  {/* name */ "ctl_reset_1_rxadc_rstn_reg", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets rxadc clock logic\n"}, 
  {/* name */ "ctl_reset_1_rxagc_rstn_reg", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets rxagc clock logic\n"}, 
  {/* name */ "ctl_reset_1_txdac_rstn_reg", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets txdac clock logic\n"}, 
  {/* name */ "ctl_reset_1_aon_periph_rstn_reg", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets aon_periph clock logic\n"}, 
  {/* name */ "ctl_reset_3_romcrc_rstn_reg", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets romcrc clock logic\n"}, 
  {/* name */ "ctl_reset_3_d2_ahb_rstn_reg", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets D2 AHB System component logic\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:11]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__reset_ctrl_4[]  = {
  {/* name */ "ctl_reset_4_d0_quaddec_rstn_reg", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets quaddec clock logic\n"}, 
  {/* name */ "ctl_reset_4_d0_em_rstn_reg", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets EM clock logic\n"}, 
  {/* name */ "ctl_reset_4_rstn_clk2calib_reg", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets clk2calibrate clock logic\n"}, 
  {/* name */ "ctl_reset_4_rstn_calib_ref_clk_reg", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets calib ref clock logic\n"}, 
  {/* name */ "ctl_reset_counter0_reg", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets of counter0 \n"}, 
  {/* name */ "ctl_reset_counter1_reg", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets of counter1 \n"}, 
  {/* name */ "ctl_reset_counter2_reg", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets of counter2 \n"}, 
  {/* name */ "ctl_reset_counter3_reg", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets of counter3\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_1_reg", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 1\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_2_reg", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 2\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_3_reg", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 3\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_4_reg", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 4\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_5_reg", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 5\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_6_reg", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 6\n"}, 
  {/* name */ "ctl_reset_4_rstn_mbist_ctrl_7_reg", /* range */ "[14:14]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets mbist controller 7\n"}, 
  {/* name */ "ctl_reset_4_rstn_dbgcap_pclk_reg", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets dbgcap_pclk logic\n"}, 
  {/* name */ "ctl_reset_4_rstn_dbgcap_d2_reg", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "Resets dbgcap d2 logic\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:17]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__misc_ctrl[]  = {
  {/* name */ "misc_ctrl_iddq_en_reg", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1, forces pads into IDDQ mode\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__spiflash_spi_m0_single_mode_ctrl[]  = {
  {/* name */ "ctl_spiflash_spi_m0_single_mode", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "SPI Flash Single wire mode SPI. Tx/Rx use different pads\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__test_mux_sel_0[]  = {
  {/* name */ "ctl_test_mux_sel_0", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_1", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_2", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_3", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_4", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_5", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_6", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_7", /* range */ "[30:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:31]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__test_mux_sel_1[]  = {
  {/* name */ "ctl_test_mux_sel_8", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_9", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_10", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_11", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_12", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_13", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_14", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_15", /* range */ "[30:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:31]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__test_mux_sel_2[]  = {
  {/* name */ "ctl_test_mux_sel_16", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_17", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_18", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_19", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_20", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_21", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_22", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_23", /* range */ "[30:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:31]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__test_mux_sel_3[]  = {
  {/* name */ "ctl_test_mux_sel_24", /* range */ "[2:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_25", /* range */ "[6:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_26", /* range */ "[10:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_27", /* range */ "[14:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_28", /* range */ "[18:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_29", /* range */ "[22:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_30", /* range */ "[26:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_sel_31", /* range */ "[30:28]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:31]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__test_mux_shift[]  = {
  {/* name */ "ctl_test_mux_shift_0", /* range */ "[4:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_shift_1", /* range */ "[12:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_shift_2", /* range */ "[20:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_test_mux_shift_3", /* range */ "[28:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:29]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__test_mux_shift_1[]  = {
  {/* name */ "ctl_test_mux_shift_4", /* range */ "[4:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:5]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sleep_ctrl[]  = {
  {/* name */ "sleep_req", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__cm4_haddri_mux_ctl[]  = {
  {/* name */ "en", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "src_sel", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 - external pin. 1 - register\n"}, 
  {/* name */ "mux_sel", /* range */ "[5:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "1 - exchange ROM/Eflash address space. 2 - exchange ROM/DataCode RAM \n"}, 
  {/* name */ "dummy_field", /* range */ "[7:6]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__cm4_wic_en_req[]  = {
  {/* name */ "ctl_cm4_wic_en_req", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__cm4_wic_en_ack[]  = {
  {/* name */ "sts_cm4_wic_en_ack", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__osc_en_status[]  = {
  {/* name */ "sts_osc_en", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "sts_radio_en", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:2]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__data_code_mem_ema_control_0[]  = {
  {/* name */ "ctl_dc_ram_0_4k_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_0_4k_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_4_8k_ema", /* range */ "[10:8]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_4_8k_emaw", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_8_16k_ema", /* range */ "[18:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_8_16k_emaw", /* range */ "[21:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_16_32k_ema", /* range */ "[26:24]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_16_32k_emaw", /* range */ "[29:28]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__data_code_mem_ema_control_1[]  = {
  {/* name */ "ctl_dc_ram_32_64k_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_32_64k_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_64_96k_ema", /* range */ "[10:8]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_64_96k_emaw", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_96_128k_ema", /* range */ "[18:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_dc_ram_96_128k_emaw", /* range */ "[21:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__icache_mem_ema_control_0[]  = {
  {/* name */ "ctl_icache_ram_data_0_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_0_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_1_ema", /* range */ "[10:8]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_1_emaw", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_2_ema", /* range */ "[18:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_2_emaw", /* range */ "[21:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_3_ema", /* range */ "[26:24]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_data_3_emaw", /* range */ "[29:28]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__icache_mem_ema_control_1[]  = {
  {/* name */ "ctl_icache_ram_tag_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_icache_ram_tag_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:6]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__ecc_mem_ema_control_0[]  = {
  {/* name */ "ctl_ecc_ram_fw_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_fw_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:6]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__ecc_mem_ema_control_1[]  = {
  {/* name */ "ctl_ecc_ram_a_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_a_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_b_ema", /* range */ "[10:8]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_b_emaw", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_c_ema", /* range */ "[18:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_c_emaw", /* range */ "[21:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_d_ema", /* range */ "[26:24]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_ecc_ram_d_emaw", /* range */ "[29:28]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__hwacc_mem_ema_control[]  = {
  {/* name */ "ctl_hwacc_ram_a_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_a_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_b_ema", /* range */ "[10:8]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_b_emaw", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_c_ema", /* range */ "[18:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_c_emaw", /* range */ "[21:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_d_ema", /* range */ "[26:24]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_hwacc_ram_d_emaw", /* range */ "[29:28]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__shared_mem_ema_control_0[]  = {
  {/* name */ "ctl_shmem_ram_0_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_0_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_1_ema", /* range */ "[10:8]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_1_emaw", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_2_ema", /* range */ "[18:16]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_2_emaw", /* range */ "[21:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_3_ema", /* range */ "[26:24]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_3_emaw", /* range */ "[29:28]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[31:30]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__shared_mem_ema_control_a[]  = {
  {/* name */ "ctl_shmem_ram_4_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_shmem_ram_4_emaw", /* range */ "[5:4]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:6]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__rom_ema_control[]  = {
  {/* name */ "ctl_boot_rom_rom0_ema", /* range */ "[2:0]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_boot_rom_rom0_pgen", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_boot_rom_rom0_ken", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_boot_rom_rom1_ema", /* range */ "[14:12]", /* default */ "0x3", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_boot_rom_rom1_pgen", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "ctl_boot_rom_rom1_ken", /* range */ "[20:20]", /* default */ "0x1", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:21]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__trx_seq_misc[]  = {
  {/* name */ "ctl_trx_wakeup_arm", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_misc_status[]  = {
  {/* name */ "sts_bod_out_1p2", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "sts_pmu_spare", /* range */ "[11:4]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_aon_timer0_curr_val[]  = {
  {/* name */ "sts_aon_timer0_curr_val", /* range */ "[31:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_aon_timer1_curr_val[]  = {
  {/* name */ "sts_aon_timer1_curr_val", /* range */ "[31:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_gpio_wakeup_0[]  = {
  {/* name */ "sts_gpio_0_wakup", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "sts_gpio_1_wakup", /* range */ "[16:8]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:17]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_gpio_wakeup_sts2[]  = {
  {/* name */ "sts_gpio_3_wakup", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "sts_gpio_4_wakup", /* range */ "[9:8]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:10]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_ms_gpio_wakeup_sts[]  = {
  {/* name */ "sts_ms_gpio_wakup", /* range */ "[8:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "sts_bod_wakeup_status", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:13]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_gpio_01_din[]  = {
  {/* name */ "sts_gpio_0_din", /* range */ "[5:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "AON dout sel\n"}, 
  {/* name */ "sts_gpio_1_din", /* range */ "[24:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "DI mask\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:25]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__pd0_gpio_234_din[]  = {
  {/* name */ "sts_gpio_2_din", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "AON dout sel\n"}, 
  {/* name */ "sts_gpio_3_din", /* range */ "[17:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "AON dout sel\n"}, 
  {/* name */ "sts_gpio_4_din", /* range */ "[25:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "DI mask\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__rf_busy_ctrl[]  = {
  {/* name */ "ctl_rf_busy_force", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "Force RF busy to ctl_rf_busy_force_val\n"}, 
  {/* name */ "ctl_rf_busy_force_val", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "Value forced into rf_busy\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:2]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__ble_additional_control[]  = {
  {/* name */ "ctl_ble_phase_match_soft_reset", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "reset ble phase match block\n"}, 
  {/* name */ "ctl_ble_tx_en_2_dly", /* range */ "[11:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "additional delay for tx_en2\n"}, 
  {/* name */ "ctl_glb_spare", /* range */ "[31:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "global spare regiters\n"}
};
field_const_t field_const_global_reg__ble_additional_status[]  = {
  {/* name */ "sts_ble_phase_match_rdy", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "ble phase match block output stable\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__wdt_pwm_control[]  = {
  {/* name */ "ctl_pwm_0_wdt_trigger", /* range */ "[1:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "0 - no trigger. 1 - triggered by NMI. 2 - triggered by WDT reset req. 3 - trigger by bod\n"}, 
  {/* name */ "ctl_pwm_1_wdt_trigger", /* range */ "[5:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "0/3 - no trigger. 1 - triggered by NMI. 2 - triggered by WDT reset req. 3 - trigger by bod\n"}, 
  {/* name */ "ctl_pwm_2_wdt_trigger", /* range */ "[9:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "0/3 - no trigger. 1 - triggered by NMI. 2 - triggered by WDT reset req. 3 - trigger by bod\n"}, 
  {/* name */ "ctl_pwm_3_wdt_trigger", /* range */ "[13:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "0/3 - no trigger. 1 - triggered by NMI. 2 - triggered by WDT reset req. 3 - trigger by bod\n"}, 
  {/* name */ "ctl_pwm_4_wdt_trigger", /* range */ "[17:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "0/3 - no trigger. 1 - triggered by NMI. 2 - triggered by WDT reset req. 3 - trigger by bod\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__romcrc_ctrl[]  = {
  {/* name */ "ctl_romcrc_en", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "Enable ROM crc check\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__romcrc_sts[]  = {
  {/* name */ "sts_romcrc_done", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "reset ble phase match block\n"}, 
  {/* name */ "sts_romcrc_err", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "CRC error detected\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:2]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__mbist_mode[]  = {
  {/* name */ "ctl_mbist_mode", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__mbist_start[]  = {
  {/* name */ "ctl_start_mbist_1_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_start_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_start_mbist_3_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_start_mbist_4_ctrlr", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_start_mbist_5_ctrlr", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_start_mbist_6_ctrlr", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_start_mbist_7_ctrlr", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__mbist_memory_ten[]  = {
  {/* name */ "ctl_sram_32k_dc_ten", /* range */ "[0:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_cache_tag_ten", /* range */ "[1:1]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_16k_dc_ten", /* range */ "[2:2]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_cache_data_0_ten", /* range */ "[3:3]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_cache_data_1_ten", /* range */ "[4:4]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_4k_0_dc_ten", /* range */ "[5:5]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_4k_1_dc_ten", /* range */ "[6:6]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_8k_dc_ten", /* range */ "[7:7]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram0_shm_ten", /* range */ "[8:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram1_shm_ten", /* range */ "[9:9]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram2_shm_ten", /* range */ "[10:10]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram3_shm_ten", /* range */ "[11:11]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram4_shm_ten", /* range */ "[12:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_sram_ecc_fw_ten", /* range */ "[13:13]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_hwacc_a_ten", /* range */ "[14:14]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_hwacc_b_ten", /* range */ "[15:15]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_hwacc_c_ten", /* range */ "[16:16]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_hwacc_d_ten", /* range */ "[17:17]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_ecc_a_ten", /* range */ "[18:18]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_ecc_b_ten", /* range */ "[19:19]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_ecc_c_ten", /* range */ "[20:20]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_ecc_d_ten", /* range */ "[21:21]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_rf_plltrig_ten", /* range */ "[22:22]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:23]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__mbist_bg[]  = {
  {/* name */ "ctl_mbist_bg", /* range */ "[31:0]", /* default */ "0x1", /* access */ "read-write", /* description */ "\n"}
};
field_const_t field_const_global_reg__mbist_use_alt_data[]  = {
  {/* name */ "ctl_use_alt_data_mbist", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "when 1,Enables alternate background data for mbist controllers\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:1]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_pass_fail[]  = {
  {/* name */ "sts_mbist_sram_32k_dc_fail_mbist_1_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_cache_tag_fail_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_cache_data_0_fail_mbist_2_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_cache_data_1_fail_mbist_2_ctrlr", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_hwacc_a_fail_mbist_2_ctrlr", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_hwacc_b_fail_mbist_2_ctrlr", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_hwacc_c_fail_mbist_2_ctrlr", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_hwacc_d_fail_mbist_2_ctrlr", /* range */ "[7:7]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_16k_dc_fail_mbist_3_ctrlr", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_4k_0_dc_fail_mbist_3_ctrlr", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_4k_1_dc_fail_mbist_3_ctrlr", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_8k_dc_fail_mbist_3_ctrlr", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram0_shm_fail_mbist_4_ctrlr", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram1_shm_fail_mbist_4_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram2_shm_fail_mbist_4_ctrlr", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram4_shm_fail_mbist_5_ctrlr", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram3_shm_fail_mbist_6_ctrlr", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_plltrig_fail_mbist_6_ctrlr", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_sram_ecc_fw_fail_mbist_7_ctrlr", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_ecc_a_fail_mbist_7_ctrlr", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_ecc_b_fail_mbist_7_ctrlr", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_ecc_c_fail_mbist_7_ctrlr", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_rf_ecc_d_fail_mbist_7_ctrlr", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:23]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_done[]  = {
  {/* name */ "sts_mbist_test_done_mbist_1_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_test_done_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_test_done_mbist_3_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_test_done_mbist_4_ctrlr", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_test_done_mbist_5_ctrlr", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_test_done_mbist_6_ctrlr", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_mbist_test_done_mbist_7_ctrlr", /* range */ "[6:6]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:7]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__mbist_ctrl_1[]  = {
  {/* name */ "ctl_enable_march_y_alg_mbist_1_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_1_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_write_data_alg_mbist_1_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_read_data_alg_mbist_1_ctrlr", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_march_y_alg_mbist_2_ctrlr", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_2_ctrlr", /* range */ "[5:5]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_march_y_alg_mbist_3_ctrlr", /* range */ "[8:8]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_3_ctrlr", /* range */ "[9:9]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_write_data_alg_mbist_3_ctrlr", /* range */ "[10:10]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_read_data_alg_mbist_3_ctrlr", /* range */ "[11:11]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_march_y_alg_mbist_4_ctrlr", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_4_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_write_data_alg_mbist_4_ctrlr", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_read_data_alg_mbist_4_ctrlr", /* range */ "[15:15]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_march_y_alg_mbist_5_ctrlr", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_5_ctrlr", /* range */ "[17:17]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_write_data_alg_mbist_5_ctrlr", /* range */ "[18:18]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_read_data_alg_mbist_5_ctrlr", /* range */ "[19:19]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_march_y_alg_mbist_6_ctrlr", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_6_ctrlr", /* range */ "[21:21]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_write_data_alg_mbist_6_ctrlr", /* range */ "[22:22]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_read_data_alg_mbist_6_ctrlr", /* range */ "[23:23]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_march_y_alg_mbist_7_ctrlr", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_enable_col_march_alg_mbist_7_ctrlr", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_1[]  = {
  {/* name */ "sts_sram_32k_dc_march_y_alg_fail_mbist_1_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_32k_dc_col_march_alg_fail_mbist_1_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_32k_dc_read_data_alg_fail_mbist_1_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_32k_dc_march_y_alg_failing_addr_mbist_1_ctrlr", /* range */ "[15:3]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_32k_dc_col_march_alg_failing_addr_mbist_1_ctrlr", /* range */ "[28:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:29]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_2[]  = {
  {/* name */ "sts_sram_32k_dc_read_data_alg_failing_addr_mbist_1_ctrlr", /* range */ "[12:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_tag_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_tag_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_tag_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[25:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_3[]  = {
  {/* name */ "sts_sram_cache_tag_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[9:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_16k_dc_march_y_alg_fail_mbist_3_ctrlr", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_16k_dc_col_march_alg_fail_mbist_3_ctrlr", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_16k_dc_read_data_alg_fail_mbist_3_ctrlr", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_4[]  = {
  {/* name */ "sts_sram_16k_dc_march_y_alg_failing_addr_mbist_3_ctrlr", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_16k_dc_col_march_alg_failing_addr_mbist_3_ctrlr", /* range */ "[23:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}
};
field_const_t field_const_global_reg__sts_mbist_controllers_5[]  = {
  {/* name */ "sts_sram_16k_dc_read_data_alg_failing_addr_mbist_3_ctrlr", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_data_0_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_data_0_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_data_0_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[26:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_6[]  = {
  {/* name */ "sts_sram_cache_data_0_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_data_1_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_data_1_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_7[]  = {
  {/* name */ "sts_sram_cache_data_1_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_cache_data_1_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[22:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:23]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_8[]  = {
  {/* name */ "sts_sram_4k_0_dc_march_y_alg_fail_mbist_3_ctrlr", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_0_dc_col_march_alg_fail_mbist_3_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_0_dc_read_data_alg_fail_mbist_3_ctrlr", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_0_dc_march_y_alg_failing_addr_mbist_3_ctrlr", /* range */ "[25:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_9[]  = {
  {/* name */ "sts_sram_4k_0_dc_col_march_alg_failing_addr_mbist_3_ctrlr", /* range */ "[9:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_0_dc_read_data_alg_failing_addr_mbist_3_ctrlr", /* range */ "[21:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_1_dc_march_y_alg_fail_mbist_3_ctrlr", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_1_dc_col_march_alg_fail_mbist_3_ctrlr", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_1_dc_read_data_alg_fail_mbist_3_ctrlr", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_10[]  = {
  {/* name */ "sts_sram_4k_1_dc_march_y_alg_failing_addr_mbist_3_ctrlr", /* range */ "[9:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_1_dc_col_march_alg_failing_addr_mbist_3_ctrlr", /* range */ "[19:10]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_4k_1_dc_read_data_alg_failing_addr_mbist_3_ctrlr", /* range */ "[30:21]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:31]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_11[]  = {
  {/* name */ "sts_sram_8k_dc_march_y_alg_fail_mbist_3_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_8k_dc_col_march_alg_fail_mbist_3_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_8k_dc_read_data_alg_fail_mbist_3_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_8k_dc_march_y_alg_failing_addr_mbist_3_ctrlr", /* range */ "[14:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_8k_dc_col_march_alg_failing_addr_mbist_3_ctrlr", /* range */ "[26:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_12[]  = {
  {/* name */ "sts_sram_8k_dc_read_data_alg_failing_addr_mbist_3_ctrlr", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram0_shm_march_y_alg_fail_mbist_4_ctrlr", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram0_shm_col_march_alg_fail_mbist_4_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram0_shm_read_data_alg_fail_mbist_4_ctrlr", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram0_shm_march_y_alg_failing_addr_mbist_4_ctrlr", /* range */ "[25:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_13[]  = {
  {/* name */ "sts_sram0_shm_col_march_alg_failing_addr_mbist_4_ctrlr", /* range */ "[9:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram0_shm_read_data_alg_failing_addr_mbist_4_ctrlr", /* range */ "[21:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram1_shm_march_y_alg_fail_mbist_4_ctrlr", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram1_shm_col_march_alg_fail_mbist_4_ctrlr", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram1_shm_read_data_alg_fail_mbist_4_ctrlr", /* range */ "[26:26]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_14[]  = {
  {/* name */ "sts_sram1_shm_march_y_alg_failing_addr_mbist_4_ctrlr", /* range */ "[9:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram1_shm_col_march_alg_failing_addr_mbist_4_ctrlr", /* range */ "[21:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram1_shm_read_data_alg_failing_addr_mbist_4_ctrlr", /* range */ "[31:22]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}
};
field_const_t field_const_global_reg__sts_mbist_controllers_15[]  = {
  {/* name */ "sts_sram2_shm_march_y_alg_fail_mbist_4_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram2_shm_col_march_alg_fail_mbist_4_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram2_shm_read_data_alg_fail_mbist_4_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram2_shm_march_y_alg_failing_addr_mbist_4_ctrlr", /* range */ "[14:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram2_shm_col_march_alg_failing_addr_mbist_4_ctrlr", /* range */ "[26:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_16[]  = {
  {/* name */ "sts_sram2_shm_read_data_alg_failing_addr_mbist_4_ctrlr", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram4_shm_march_y_alg_fail_mbist_5_ctrlr", /* range */ "[12:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram4_shm_col_march_alg_fail_mbist_5_ctrlr", /* range */ "[13:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram4_shm_read_data_alg_fail_mbist_5_ctrlr", /* range */ "[14:14]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram4_shm_march_y_alg_failing_addr_mbist_5_ctrlr", /* range */ "[27:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:28]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_17[]  = {
  {/* name */ "sts_sram4_shm_col_march_alg_failing_addr_mbist_5_ctrlr", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram4_shm_read_data_alg_failing_addr_mbist_5_ctrlr", /* range */ "[23:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_ecc_fw_march_y_alg_fail_mbist_7_ctrlr", /* range */ "[24:24]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_ecc_fw_col_march_alg_fail_mbist_7_ctrlr", /* range */ "[25:25]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:26]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_18[]  = {
  {/* name */ "sts_sram_ecc_fw_march_y_alg_failing_addr_mbist_7_ctrlr", /* range */ "[9:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram_ecc_fw_col_march_alg_failing_addr_mbist_7_ctrlr", /* range */ "[21:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_19[]  = {
  {/* name */ "sts_sram3_shm_march_y_alg_fail_mbist_6_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram3_shm_col_march_alg_fail_mbist_6_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram3_shm_read_data_alg_fail_mbist_6_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram3_shm_march_y_alg_failing_addr_mbist_6_ctrlr", /* range */ "[14:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_sram3_shm_col_march_alg_failing_addr_mbist_6_ctrlr", /* range */ "[26:16]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:27]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_20[]  = {
  {/* name */ "sts_sram3_shm_read_data_alg_failing_addr_mbist_6_ctrlr", /* range */ "[10:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:11]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_21[]  = {
  {/* name */ "sts_rf_hwacc_a_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_a_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_a_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[12:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_a_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[21:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_22[]  = {
  {/* name */ "sts_rf_hwacc_b_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_b_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_b_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[12:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_b_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[21:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:22]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_23[]  = {
  {/* name */ "sts_rf_hwacc_c_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_c_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_c_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[11:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_c_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[20:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:21]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_24[]  = {
  {/* name */ "sts_rf_hwacc_d_march_y_alg_fail_mbist_2_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_d_col_march_alg_fail_mbist_2_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_d_march_y_alg_failing_addr_mbist_2_ctrlr", /* range */ "[11:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_hwacc_d_col_march_alg_failing_addr_mbist_2_ctrlr", /* range */ "[20:13]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:21]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_25[]  = {
  {/* name */ "sts_rf_ecc_a_march_y_alg_fail_mbist_7_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_a_col_march_alg_fail_mbist_7_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_a_march_y_alg_failing_addr_mbist_7_ctrlr", /* range */ "[9:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_a_col_march_alg_failing_addr_mbist_7_ctrlr", /* range */ "[17:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_26[]  = {
  {/* name */ "sts_rf_ecc_b_march_y_alg_fail_mbist_7_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_b_col_march_alg_fail_mbist_7_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_b_march_y_alg_failing_addr_mbist_7_ctrlr", /* range */ "[8:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_b_col_march_alg_failing_addr_mbist_7_ctrlr", /* range */ "[16:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:17]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_27[]  = {
  {/* name */ "sts_rf_ecc_c_march_y_alg_fail_mbist_7_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_c_col_march_alg_fail_mbist_7_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_c_march_y_alg_failing_addr_mbist_7_ctrlr", /* range */ "[8:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_c_col_march_alg_failing_addr_mbist_7_ctrlr", /* range */ "[16:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:17]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_28[]  = {
  {/* name */ "sts_rf_ecc_d_march_y_alg_fail_mbist_7_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_d_col_march_alg_fail_mbist_7_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_d_march_y_alg_failing_addr_mbist_7_ctrlr", /* range */ "[8:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_ecc_d_col_march_alg_failing_addr_mbist_7_ctrlr", /* range */ "[16:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:17]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mbist_controllers_29[]  = {
  {/* name */ "sts_rf_plltrig_march_y_alg_fail_mbist_6_ctrlr", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_plltrig_col_march_alg_fail_mbist_6_ctrlr", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_plltrig_read_data_alg_fail_mbist_6_ctrlr", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_plltrig_march_y_alg_failing_addr_mbist_6_ctrlr", /* range */ "[11:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_plltrig_col_march_alg_failing_addr_mbist_6_ctrlr", /* range */ "[19:12]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "sts_rf_plltrig_read_data_alg_failing_addr_mbist_6_ctrlr", /* range */ "[27:20]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[31:28]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__ctl_mem_dft_obsrv_ctrl[]  = {
  {/* name */ "ctl_mem_dft_obsrv_ctrl_sel", /* range */ "[4:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "5'h0    : w16_mem_dft_obsrv_ctrl	<= {3'b0, w_ceny_shm_mem_0_1024x32, w_weny_shm_mem_0_1024x32, w_geny_shm_mem_0_1024x32, w10_ay_shm_mem_0_1024x32 } \n\n5'h1    : w16_mem_dft_obsrv_ctrl	<= {3'b0, w_ceny_shm_mem_1_1024x32, w_weny_shm_mem_1_1024x32, w_geny_shm_mem_1_1024x32, w10_ay_shm_mem_1_1024x32 } \n\n5'h2    : w16_mem_dft_obsrv_ctrl	<= {2'b0, w_ceny_shm_mem_2_2048x32, w_weny_shm_mem_0_2048x32, w_geny_shm_mem_0_2048x32, w11_ay_shm_mem_0_2048x32 } \n\n5'h3    : w16_mem_dft_obsrv_ctrl	<= {2'b0, w_ceny_shm_mem_3_2048x32, w_weny_shm_mem_0_2048x32, w_geny_shm_mem_0_2048x32, w11_ay_shm_mem_0_2048x32 } \n\n5'h4    : w16_mem_dft_obsrv_ctrl	<= {1'b0, w_ceny_shm_mem_4_4096x32, w_weny_shm_mem_0_4096x32, w_geny_shm_mem_0_4096x32, w12_ay_shm_mem_0_4096x32 } \n\n5'h5    : w16_mem_dft_obsrv_ctrl	<= {3'b0, w_ceny_dc_ram_0_4k, w_weny_dc_ram_0_4k, w_geny_dc_ram_0_4k, w10_ay_dc_ram_0_4k } \n\n5'h6    : w16_mem_dft_obsrv_ctrl	<= {3'b0, w_ceny_dc_ram_4_8k, w_weny_dc_ram_4_8k, w_geny_dc_ram_4_8k, w10_ay_dc_ram_4_8k } \n\n5'h7    : w16_mem_dft_obsrv_ctrl	<= {2'b0, w_ceny_dc_ram_8_16k, w_weny_dc_ram_8_16k, w_geny_dc_ram_8_16k, w11_ay_dc_ram_8_16k } \n\n5'h8    : w16_mem_dft_obsrv_ctrl	<= {1'b0, w_ceny_dc_ram_16_32k, w_weny_dc_ram_16_32k, w_geny_dc_ram_16_32k, w12_ay_dc_ram_16_32k } \n\n5'h9    : w16_mem_dft_obsrv_ctrl	<= { w_ceny_dc_ram_32_64k, w_weny_dc_ram_32_64k, w_geny_dc_ram_32_64k, w13_ay_dc_ram_32_64k } \n\n5'hA    : w16_mem_dft_obsrv_ctrl	<= {3'b0, w_ceny_ram_cache_tag, w_weny_ram_cache_tag, w_geny_ram_cache_tag, w10_ay_ram_cache_tag } \n\n5'hB    : w16_mem_dft_obsrv_ctrl	<= {2'b0, w_ceny_ram_cache_data[0], w_weny_ram_cache_data[0], w_geny_ram_cache_data[0], w11_ay_ram_cache_data[0] } \n\n5'hC    : w16_mem_dft_obsrv_ctrl	<= {2'b0, w_ceny_ram_cache_data[1], w_weny_ram_cache_data[1], w_geny_ram_cache_data[1], w11_ay_ram_cache_data[1] } \n\n5'hD    : w16_mem_dft_obsrv_ctrl	<= {3'b0, w_ceny_ecc_fw_ram, w_weny_ecc_fw_ram, w_geny_ecc_fw_ram, w10_ay_ecc_fw_ram } \n\n5'hE    : w16_mem_dft_obsrv_ctrl	<= {7'b0, w_ceny_ecc_mem_a_ram, w_weny_ecc_mem_a_ram, w_geny_ecc_mem_a_ram, w6_ay_ecc_mem_a_ram } \n\n5'hF    : w16_mem_dft_obsrv_ctrl	<= {8'b0, w_ceny_ecc_mem_b_ram, w_weny_ecc_mem_b_ram, w_geny_ecc_mem_b_ram, w5_ay_ecc_mem_b_ram } \n\n5'h10   : w16_mem_dft_obsrv_ctrl	<= {8'b0, w_ceny_ecc_mem_c_ram, w_weny_ecc_mem_c_ram, w_geny_ecc_mem_c_ram, w5_ay_ecc_mem_c_ram } \n\n5'h11   : w16_mem_dft_obsrv_ctrl	<= {8'b0, w_ceny_ecc_mem_d_ram, w_weny_ecc_mem_d_ram, w_geny_ecc_mem_d_ram, w5_ay_ecc_mem_d_ram } \n\n5'h12   : w16_mem_dft_obsrv_ctrl	<= {4'b0, w_ceny_hwacc_mem_a, w_weny_hwacc_mem_a, w_geny_hwacc_mem_a, w9_ay_hwacc_mem_a } \n\n5'h13   : w16_mem_dft_obsrv_ctrl	<= {4'b0, w_ceny_hwacc_mem_b, w_weny_hwacc_mem_b, w_geny_hwacc_mem_b, w9_ay_hwacc_mem_b } \n\n5'h14   : w16_mem_dft_obsrv_ctrl	<= {5'b0, w_ceny_hwacc_mem_c, w_weny_hwacc_mem_c, w_geny_hwacc_mem_c, w8_ay_hwacc_mem_c } \n\n5'h15   : w16_mem_dft_obsrv_ctrl	<= {5'b0, w_ceny_hwacc_mem_d, w_weny_hwacc_mem_d, w_geny_hwacc_mem_d, w8_ay_hwacc_mem_d } \n\n5'h16   : w16_mem_dft_obsrv_ctrl	<= {2'b0, w_ceny_plltrig_mem, w_weny_plltrig_mem, w_geny_plltrig_mem, w8_ay_plltrig_mem } \n\n\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:5]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__sts_mem_dft_obsrv_ctrl[]  = {
  {/* name */ "sts_mem_dft_obsrv_ctrl", /* range */ "[15:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "\n"}
};
field_const_t field_const_global_reg__ahb_ctrl_1[]  = {
  {/* name */ "ctl_icm_d2_data_code_ram_priority", /* range */ "[5:0]", /* default */ "0x21", /* access */ "read-write", /* description */ "priority control for 3 masters of icm_d2_data_code_ram \n\n1:0  : CM4 I bus. 00 - High priority, 01 - Second priority, 10 - Third priority, 11 - Fourth priority \n\n3:2  : CM4 D bus. 00 - High priority, 01 - Second priority, 10 - Third priority, 11 - Fourth priority \n\n5:4  : DMAC 0 & 1 combined bus. 00 - High priority, 01 - Second priority, 10 - Third priority, 11 - Fourth priority \n\n\n"}, 
  {/* name */ "ctl_icm_d2_icache_priority", /* range */ "[9:8]", /* default */ "0x1", /* access */ "read-write", /* description */ "priority control for 2 masters of icm_d2_icache \n\n0  : CM4 I bus. 0 - High priority, 1 - Low priority \n\n1  : CM4 D bus. 0 - High priority, 1 - Low priority \n\n\n"}, 
  {/* name */ "ctl_icm_d2_boot_rom_priority", /* range */ "[13:12]", /* default */ "0x1", /* access */ "read-write", /* description */ "priority control for 2 masters of icm_d2_boot_rom \n\n0  : CM4 I bus. 0 - High priority, 1 - Low priority \n\n1  : CM4 D bus. 0 - High priority, 1 - Low priority \n\n\n"}, 
  {/* name */ "ctl_ahb_d1_pause", /* range */ "[16:16]", /* default */ "0x0", /* access */ "read-write", /* description */ "When 1, drives AHB D1 Subsystem into idle mode \n"}, 
  {/* name */ "ctl_ahb_d2_m2_pause", /* range */ "[20:20]", /* default */ "0x0", /* access */ "read-write", /* description */ "When 1, drives AHB D2 DMAC Subsystem into idle mode \n"}, 
  {/* name */ "dummy_field", /* range */ "[23:21]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__ahb_ctrl_status[]  = {
  {/* name */ "sts_ahb_d0_wt_mask", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-only", /* description */ "Refer to AHB DesignWare Doc\n"}, 
  {/* name */ "sts_ahb_d0_wt_aps", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-only", /* description */ "Refer to AHB DesignWare Doc\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:5]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_status[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_mask_status[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_clear[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_set[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_mask_set[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_mask_clear[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_0_polarity[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_status[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_mask_status[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_clear[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_set[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_mask_set[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_mask_clear[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_1_polarity[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_status[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_mask_status[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_clear[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_set[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_mask_set[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_mask_clear[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_2_polarity[]  = {
  {/* name */ "irq", /* range */ "[17:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[23:18]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_status[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_mask_status[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_clear[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_set[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_mask_set[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_mask_clear[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_3_polarity[]  = {
  {/* name */ "irq", /* range */ "[11:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[15:12]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_status[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_mask_status[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-only", /* description */ ""}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_clear[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_set[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_mask_set[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_mask_clear[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__intr_gpio_4_polarity[]  = {
  {/* name */ "irq", /* range */ "[3:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:4]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__gpio_0_4_intr_reset[]  = {
  {/* name */ "ctl_gpio_0_intr_reset", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_gpio_1_intr_reset", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_gpio_2_intr_reset", /* range */ "[2:2]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_gpio_3_intr_reset", /* range */ "[3:3]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "ctl_gpio_4_intr_reset", /* range */ "[4:4]", /* default */ "0x0", /* access */ "read-write", /* description */ "\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:5]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};
field_const_t field_const_global_reg__cpll_additional_ctrl[]  = {
  {/* name */ "ctl_cpll_reg_use_1m_config_in_1m_trx", /* range */ "[0:0]", /* default */ "0x0", /* access */ "read-write", /* description */ "If set, use 1M register configuration for CPLL in 1M TRX.\n"}, 
  {/* name */ "ctl_cpll_reg_force_use_1m_config", /* range */ "[1:1]", /* default */ "0x0", /* access */ "read-write", /* description */ "If set, force to use 1M register configuration (no matter 1M or 2M TRX)\n"}, 
  {/* name */ "dummy_field", /* range */ "[7:2]", /* default */ "0x0", /* access */ "no-access", /* description */ ""}
};

field_const_array_t reg_pnt_list__global_reg[NUM_REGS__GLOBAL_REG] = {
  { /* pfield */ field_const_global_reg__intr_status, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__intr_mask_status, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__intr_clear, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__intr_set, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__intr_mask_set, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__intr_mask_clear, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__intr_reset, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__chip_id, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__plltrig_mem_ema_control, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__async_rst_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__data_code_mem_switch, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__aes_ecc_mem_sel, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__nmi_ctrl, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_0, /* size */ 12}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_1, /* size */ 16}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_1_cont, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_2, /* size */ 16}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_2_cont, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_3, /* size */ 12}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_4, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_0_output, /* size */ 13}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_1_output, /* size */ 19}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_2_output, /* size */ 19}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_34_output, /* size */ 17}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_01_input_status, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_234_input_status, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__pin_mux_default_test_sel, /* size */ 27}, 
  { /* pfield */ field_const_global_reg__pin_mux_default_test_sel_2, /* size */ 7}, 
  { /* pfield */ field_const_global_reg__i2s_oen_ctrl, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_0_oe_ie, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_1_oe_ie, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_2_oe_ie, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_3_oe_ie, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_4_oe_ie, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_0_pd_pu, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_1_pd_pu, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_2_pd_pu, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_3_pd_pu, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_4_pd_pu, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_pc_01, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pin_mux_gpio_pc_234, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__pin_mux_qspi, /* size */ 17}, 
  { /* pfield */ field_const_global_reg__pin_mux_qspi_output, /* size */ 15}, 
  { /* pfield */ field_const_global_reg__qspi_pc, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__qspi_oe_ie_pu_pd, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__clkd0_enable_1, /* size */ 30}, 
  { /* pfield */ field_const_global_reg__clkd0_enable_2, /* size */ 31}, 
  { /* pfield */ field_const_global_reg__clkd1_enable_1, /* size */ 17}, 
  { /* pfield */ field_const_global_reg__clkd2_enable_1, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__clk_enable_1, /* size */ 22}, 
  { /* pfield */ field_const_global_reg__clk_force_on_1, /* size */ 30}, 
  { /* pfield */ field_const_global_reg__clk_force_on_2, /* size */ 32}, 
  { /* pfield */ field_const_global_reg__clk_force_on_3, /* size */ 12}, 
  { /* pfield */ field_const_global_reg__clk_force_off_1, /* size */ 30}, 
  { /* pfield */ field_const_global_reg__clk_force_off_2, /* size */ 32}, 
  { /* pfield */ field_const_global_reg__clk_force_off_3, /* size */ 12}, 
  { /* pfield */ field_const_global_reg__clk_ctrl_1, /* size */ 17}, 
  { /* pfield */ field_const_global_reg__clk_ctrl_2, /* size */ 10}, 
  { /* pfield */ field_const_global_reg__reset_ctrl_1, /* size */ 27}, 
  { /* pfield */ field_const_global_reg__reset_ctrl_2, /* size */ 20}, 
  { /* pfield */ field_const_global_reg__reset_ctrl_3, /* size */ 12}, 
  { /* pfield */ field_const_global_reg__reset_ctrl_4, /* size */ 18}, 
  { /* pfield */ field_const_global_reg__misc_ctrl, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__spiflash_spi_m0_single_mode_ctrl, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__test_mux_sel_0, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__test_mux_sel_1, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__test_mux_sel_2, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__test_mux_sel_3, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__test_mux_shift, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__test_mux_shift_1, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__sleep_ctrl, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__cm4_haddri_mux_ctl, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__cm4_wic_en_req, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__cm4_wic_en_ack, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__osc_en_status, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__data_code_mem_ema_control_0, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__data_code_mem_ema_control_1, /* size */ 7}, 
  { /* pfield */ field_const_global_reg__icache_mem_ema_control_0, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__icache_mem_ema_control_1, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__ecc_mem_ema_control_0, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__ecc_mem_ema_control_1, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__hwacc_mem_ema_control, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__shared_mem_ema_control_0, /* size */ 9}, 
  { /* pfield */ field_const_global_reg__shared_mem_ema_control_a, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__rom_ema_control, /* size */ 7}, 
  { /* pfield */ field_const_global_reg__trx_seq_misc, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__pd0_misc_status, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pd0_aon_timer0_curr_val, /* size */ 1}, 
  { /* pfield */ field_const_global_reg__pd0_aon_timer1_curr_val, /* size */ 1}, 
  { /* pfield */ field_const_global_reg__pd0_gpio_wakeup_0, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pd0_gpio_wakeup_sts2, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pd0_ms_gpio_wakeup_sts, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pd0_gpio_01_din, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__pd0_gpio_234_din, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__rf_busy_ctrl, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__ble_additional_control, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__ble_additional_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__wdt_pwm_control, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__romcrc_ctrl, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__romcrc_sts, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__mbist_mode, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__mbist_start, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__mbist_memory_ten, /* size */ 24}, 
  { /* pfield */ field_const_global_reg__mbist_bg, /* size */ 1}, 
  { /* pfield */ field_const_global_reg__mbist_use_alt_data, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__sts_mbist_pass_fail, /* size */ 24}, 
  { /* pfield */ field_const_global_reg__sts_mbist_done, /* size */ 8}, 
  { /* pfield */ field_const_global_reg__mbist_ctrl_1, /* size */ 25}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_1, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_2, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_3, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_4, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_5, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_6, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_7, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_8, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_9, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_10, /* size */ 4}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_11, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_12, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_13, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_14, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_15, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_16, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_17, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_18, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_19, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_20, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_21, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_22, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_23, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_24, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_25, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_26, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_27, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_28, /* size */ 5}, 
  { /* pfield */ field_const_global_reg__sts_mbist_controllers_29, /* size */ 7}, 
  { /* pfield */ field_const_global_reg__ctl_mem_dft_obsrv_ctrl, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__sts_mem_dft_obsrv_ctrl, /* size */ 1}, 
  { /* pfield */ field_const_global_reg__ahb_ctrl_1, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__ahb_ctrl_status, /* size */ 3}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_mask_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_mask_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_mask_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_0_polarity, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_mask_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_mask_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_mask_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_1_polarity, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_mask_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_mask_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_mask_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_2_polarity, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_mask_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_mask_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_mask_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_3_polarity, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_mask_status, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_mask_set, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_mask_clear, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__intr_gpio_4_polarity, /* size */ 2}, 
  { /* pfield */ field_const_global_reg__gpio_0_4_intr_reset, /* size */ 6}, 
  { /* pfield */ field_const_global_reg__cpll_additional_ctrl, /* size */ 3}
};
