/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_CPM_H__
#define __HEADERGEN_CPM_H__

#include "macro.h"

#define REG_CPM_SYSCLK                      jz_reg(CPM_SYSCLK)
#define JA_CPM_SYSCLK                       (0xb0000000 + 0x0)
#define JT_CPM_SYSCLK                       JIO_32_RW
#define JN_CPM_SYSCLK                       CPM_SYSCLK
#define JI_CPM_SYSCLK                       
#define BP_CPM_SYSCLK_EXCLK_DIV             31
#define BM_CPM_SYSCLK_EXCLK_DIV             0x80000000
#define BV_CPM_SYSCLK_EXCLK_DIV__BY_1       0x0
#define BV_CPM_SYSCLK_EXCLK_DIV__BY_2       0x1
#define BF_CPM_SYSCLK_EXCLK_DIV(v)          (((v) & 0x1) << 31)
#define BFM_CPM_SYSCLK_EXCLK_DIV(v)         BM_CPM_SYSCLK_EXCLK_DIV
#define BF_CPM_SYSCLK_EXCLK_DIV_V(e)        BF_CPM_SYSCLK_EXCLK_DIV(BV_CPM_SYSCLK_EXCLK_DIV__##e)
#define BFM_CPM_SYSCLK_EXCLK_DIV_V(v)       BM_CPM_SYSCLK_EXCLK_DIV
#define BP_CPM_SYSCLK_MEM_TYPE              30
#define BM_CPM_SYSCLK_MEM_TYPE              0x40000000
#define BV_CPM_SYSCLK_MEM_TYPE__MDDR_SDRAM  0x0
#define BV_CPM_SYSCLK_MEM_TYPE__DDR_DD2     0x1
#define BF_CPM_SYSCLK_MEM_TYPE(v)           (((v) & 0x1) << 30)
#define BFM_CPM_SYSCLK_MEM_TYPE(v)          BM_CPM_SYSCLK_MEM_TYPE
#define BF_CPM_SYSCLK_MEM_TYPE_V(e)         BF_CPM_SYSCLK_MEM_TYPE(BV_CPM_SYSCLK_MEM_TYPE__##e)
#define BFM_CPM_SYSCLK_MEM_TYPE_V(v)        BM_CPM_SYSCLK_MEM_TYPE
#define BP_CPM_SYSCLK_SCLK_DIV              24
#define BM_CPM_SYSCLK_SCLK_DIV              0xf000000
#define BV_CPM_SYSCLK_SCLK_DIV__BY_1        0x0
#define BV_CPM_SYSCLK_SCLK_DIV__BY_2        0x1
#define BV_CPM_SYSCLK_SCLK_DIV__BY_3        0x2
#define BV_CPM_SYSCLK_SCLK_DIV__BY_4        0x3
#define BV_CPM_SYSCLK_SCLK_DIV__BY_6        0x4
#define BV_CPM_SYSCLK_SCLK_DIV__BY_8        0x5
#define BF_CPM_SYSCLK_SCLK_DIV(v)           (((v) & 0xf) << 24)
#define BFM_CPM_SYSCLK_SCLK_DIV(v)          BM_CPM_SYSCLK_SCLK_DIV
#define BF_CPM_SYSCLK_SCLK_DIV_V(e)         BF_CPM_SYSCLK_SCLK_DIV(BV_CPM_SYSCLK_SCLK_DIV__##e)
#define BFM_CPM_SYSCLK_SCLK_DIV_V(v)        BM_CPM_SYSCLK_SCLK_DIV
#define BP_CPM_SYSCLK_EN_CHANGE             22
#define BM_CPM_SYSCLK_EN_CHANGE             0x400000
#define BF_CPM_SYSCLK_EN_CHANGE(v)          (((v) & 0x1) << 22)
#define BFM_CPM_SYSCLK_EN_CHANGE(v)         BM_CPM_SYSCLK_EN_CHANGE
#define BF_CPM_SYSCLK_EN_CHANGE_V(e)        BF_CPM_SYSCLK_EN_CHANGE(BV_CPM_SYSCLK_EN_CHANGE__##e)
#define BFM_CPM_SYSCLK_EN_CHANGE_V(v)       BM_CPM_SYSCLK_EN_CHANGE
#define BP_CPM_SYSCLK_PLL_DIV               21
#define BM_CPM_SYSCLK_PLL_DIV               0x200000
#define BV_CPM_SYSCLK_PLL_DIV__BY_2         0x0
#define BV_CPM_SYSCLK_PLL_DIV__BY_1         0x1
#define BF_CPM_SYSCLK_PLL_DIV(v)            (((v) & 0x1) << 21)
#define BFM_CPM_SYSCLK_PLL_DIV(v)           BM_CPM_SYSCLK_PLL_DIV
#define BF_CPM_SYSCLK_PLL_DIV_V(e)          BF_CPM_SYSCLK_PLL_DIV(BV_CPM_SYSCLK_PLL_DIV__##e)
#define BFM_CPM_SYSCLK_PLL_DIV_V(v)         BM_CPM_SYSCLK_PLL_DIV
#define BP_CPM_SYSCLK_H2CLK_DIV             16
#define BM_CPM_SYSCLK_H2CLK_DIV             0xf0000
#define BV_CPM_SYSCLK_H2CLK_DIV__BY_1       0x0
#define BV_CPM_SYSCLK_H2CLK_DIV__BY_2       0x1
#define BV_CPM_SYSCLK_H2CLK_DIV__BY_3       0x2
#define BV_CPM_SYSCLK_H2CLK_DIV__BY_4       0x3
#define BV_CPM_SYSCLK_H2CLK_DIV__BY_6       0x4
#define BV_CPM_SYSCLK_H2CLK_DIV__BY_8       0x5
#define BF_CPM_SYSCLK_H2CLK_DIV(v)          (((v) & 0xf) << 16)
#define BFM_CPM_SYSCLK_H2CLK_DIV(v)         BM_CPM_SYSCLK_H2CLK_DIV
#define BF_CPM_SYSCLK_H2CLK_DIV_V(e)        BF_CPM_SYSCLK_H2CLK_DIV(BV_CPM_SYSCLK_H2CLK_DIV__##e)
#define BFM_CPM_SYSCLK_H2CLK_DIV_V(v)       BM_CPM_SYSCLK_H2CLK_DIV
#define BP_CPM_SYSCLK_MCLK_DIV              12
#define BM_CPM_SYSCLK_MCLK_DIV              0xf000
#define BV_CPM_SYSCLK_MCLK_DIV__BY_1        0x0
#define BV_CPM_SYSCLK_MCLK_DIV__BY_2        0x1
#define BV_CPM_SYSCLK_MCLK_DIV__BY_3        0x2
#define BV_CPM_SYSCLK_MCLK_DIV__BY_4        0x3
#define BV_CPM_SYSCLK_MCLK_DIV__BY_6        0x4
#define BV_CPM_SYSCLK_MCLK_DIV__BY_8        0x5
#define BF_CPM_SYSCLK_MCLK_DIV(v)           (((v) & 0xf) << 12)
#define BFM_CPM_SYSCLK_MCLK_DIV(v)          BM_CPM_SYSCLK_MCLK_DIV
#define BF_CPM_SYSCLK_MCLK_DIV_V(e)         BF_CPM_SYSCLK_MCLK_DIV(BV_CPM_SYSCLK_MCLK_DIV__##e)
#define BFM_CPM_SYSCLK_MCLK_DIV_V(v)        BM_CPM_SYSCLK_MCLK_DIV
#define BP_CPM_SYSCLK_PCLK_DIV              8
#define BM_CPM_SYSCLK_PCLK_DIV              0xf00
#define BV_CPM_SYSCLK_PCLK_DIV__BY_1        0x0
#define BV_CPM_SYSCLK_PCLK_DIV__BY_2        0x1
#define BV_CPM_SYSCLK_PCLK_DIV__BY_3        0x2
#define BV_CPM_SYSCLK_PCLK_DIV__BY_4        0x3
#define BV_CPM_SYSCLK_PCLK_DIV__BY_6        0x4
#define BV_CPM_SYSCLK_PCLK_DIV__BY_8        0x5
#define BF_CPM_SYSCLK_PCLK_DIV(v)           (((v) & 0xf) << 8)
#define BFM_CPM_SYSCLK_PCLK_DIV(v)          BM_CPM_SYSCLK_PCLK_DIV
#define BF_CPM_SYSCLK_PCLK_DIV_V(e)         BF_CPM_SYSCLK_PCLK_DIV(BV_CPM_SYSCLK_PCLK_DIV__##e)
#define BFM_CPM_SYSCLK_PCLK_DIV_V(v)        BM_CPM_SYSCLK_PCLK_DIV
#define BP_CPM_SYSCLK_HCLK_DIV              4
#define BM_CPM_SYSCLK_HCLK_DIV              0xf0
#define BV_CPM_SYSCLK_HCLK_DIV__BY_1        0x0
#define BV_CPM_SYSCLK_HCLK_DIV__BY_2        0x1
#define BV_CPM_SYSCLK_HCLK_DIV__BY_3        0x2
#define BV_CPM_SYSCLK_HCLK_DIV__BY_4        0x3
#define BV_CPM_SYSCLK_HCLK_DIV__BY_6        0x4
#define BV_CPM_SYSCLK_HCLK_DIV__BY_8        0x5
#define BF_CPM_SYSCLK_HCLK_DIV(v)           (((v) & 0xf) << 4)
#define BFM_CPM_SYSCLK_HCLK_DIV(v)          BM_CPM_SYSCLK_HCLK_DIV
#define BF_CPM_SYSCLK_HCLK_DIV_V(e)         BF_CPM_SYSCLK_HCLK_DIV(BV_CPM_SYSCLK_HCLK_DIV__##e)
#define BFM_CPM_SYSCLK_HCLK_DIV_V(v)        BM_CPM_SYSCLK_HCLK_DIV
#define BP_CPM_SYSCLK_CCLK_DIV              0
#define BM_CPM_SYSCLK_CCLK_DIV              0xf
#define BV_CPM_SYSCLK_CCLK_DIV__BY_1        0x0
#define BV_CPM_SYSCLK_CCLK_DIV__BY_2        0x1
#define BV_CPM_SYSCLK_CCLK_DIV__BY_3        0x2
#define BV_CPM_SYSCLK_CCLK_DIV__BY_4        0x3
#define BV_CPM_SYSCLK_CCLK_DIV__BY_6        0x4
#define BV_CPM_SYSCLK_CCLK_DIV__BY_8        0x5
#define BF_CPM_SYSCLK_CCLK_DIV(v)           (((v) & 0xf) << 0)
#define BFM_CPM_SYSCLK_CCLK_DIV(v)          BM_CPM_SYSCLK_CCLK_DIV
#define BF_CPM_SYSCLK_CCLK_DIV_V(e)         BF_CPM_SYSCLK_CCLK_DIV(BV_CPM_SYSCLK_CCLK_DIV__##e)
#define BFM_CPM_SYSCLK_CCLK_DIV_V(v)        BM_CPM_SYSCLK_CCLK_DIV

#define REG_CPM_LOWPWR                          jz_reg(CPM_LOWPWR)
#define JA_CPM_LOWPWR                           (0xb0000000 + 0x4)
#define JT_CPM_LOWPWR                           JIO_32_RW
#define JN_CPM_LOWPWR                           CPM_LOWPWR
#define JI_CPM_LOWPWR                           
#define BP_CPM_LOWPWR_AHB1_PWD                  30
#define BM_CPM_LOWPWR_AHB1_PWD                  0x40000000
#define BF_CPM_LOWPWR_AHB1_PWD(v)               (((v) & 0x1) << 30)
#define BFM_CPM_LOWPWR_AHB1_PWD(v)              BM_CPM_LOWPWR_AHB1_PWD
#define BF_CPM_LOWPWR_AHB1_PWD_V(e)             BF_CPM_LOWPWR_AHB1_PWD(BV_CPM_LOWPWR_AHB1_PWD__##e)
#define BFM_CPM_LOWPWR_AHB1_PWD_V(v)            BM_CPM_LOWPWR_AHB1_PWD
#define BP_CPM_LOWPWR_VBAT_IR                   29
#define BM_CPM_LOWPWR_VBAT_IR                   0x20000000
#define BF_CPM_LOWPWR_VBAT_IR(v)                (((v) & 0x1) << 29)
#define BFM_CPM_LOWPWR_VBAT_IR(v)               BM_CPM_LOWPWR_VBAT_IR
#define BF_CPM_LOWPWR_VBAT_IR_V(e)              BF_CPM_LOWPWR_VBAT_IR(BV_CPM_LOWPWR_VBAT_IR__##e)
#define BFM_CPM_LOWPWR_VBAT_IR_V(v)             BM_CPM_LOWPWR_VBAT_IR
#define BP_CPM_LOWPWR_GPS_PWD                   28
#define BM_CPM_LOWPWR_GPS_PWD                   0x10000000
#define BF_CPM_LOWPWR_GPS_PWD(v)                (((v) & 0x1) << 28)
#define BFM_CPM_LOWPWR_GPS_PWD(v)               BM_CPM_LOWPWR_GPS_PWD
#define BF_CPM_LOWPWR_GPS_PWD_V(e)              BF_CPM_LOWPWR_GPS_PWD(BV_CPM_LOWPWR_GPS_PWD__##e)
#define BFM_CPM_LOWPWR_GPS_PWD_V(v)             BM_CPM_LOWPWR_GPS_PWD
#define BP_CPM_LOWPWR_AHB1S_PWD                 26
#define BM_CPM_LOWPWR_AHB1S_PWD                 0x4000000
#define BF_CPM_LOWPWR_AHB1S_PWD(v)              (((v) & 0x1) << 26)
#define BFM_CPM_LOWPWR_AHB1S_PWD(v)             BM_CPM_LOWPWR_AHB1S_PWD
#define BF_CPM_LOWPWR_AHB1S_PWD_V(e)            BF_CPM_LOWPWR_AHB1S_PWD(BV_CPM_LOWPWR_AHB1S_PWD__##e)
#define BFM_CPM_LOWPWR_AHB1S_PWD_V(v)           BM_CPM_LOWPWR_AHB1S_PWD
#define BP_CPM_LOWPWR_GPSS_PWD                  24
#define BM_CPM_LOWPWR_GPSS_PWD                  0x1000000
#define BF_CPM_LOWPWR_GPSS_PWD(v)               (((v) & 0x1) << 24)
#define BFM_CPM_LOWPWR_GPSS_PWD(v)              BM_CPM_LOWPWR_GPSS_PWD
#define BF_CPM_LOWPWR_GPSS_PWD_V(e)             BF_CPM_LOWPWR_GPSS_PWD(BV_CPM_LOWPWR_GPSS_PWD__##e)
#define BFM_CPM_LOWPWR_GPSS_PWD_V(v)            BM_CPM_LOWPWR_GPSS_PWD
#define BP_CPM_LOWPWR_PWR_STABILITY_TIME        8
#define BM_CPM_LOWPWR_PWR_STABILITY_TIME        0xfff00
#define BF_CPM_LOWPWR_PWR_STABILITY_TIME(v)     (((v) & 0xfff) << 8)
#define BFM_CPM_LOWPWR_PWR_STABILITY_TIME(v)    BM_CPM_LOWPWR_PWR_STABILITY_TIME
#define BF_CPM_LOWPWR_PWR_STABILITY_TIME_V(e)   BF_CPM_LOWPWR_PWR_STABILITY_TIME(BV_CPM_LOWPWR_PWR_STABILITY_TIME__##e)
#define BFM_CPM_LOWPWR_PWR_STABILITY_TIME_V(v)  BM_CPM_LOWPWR_PWR_STABILITY_TIME
#define BP_CPM_LOWPWR_DUTY                      3
#define BM_CPM_LOWPWR_DUTY                      0xf8
#define BF_CPM_LOWPWR_DUTY(v)                   (((v) & 0x1f) << 3)
#define BFM_CPM_LOWPWR_DUTY(v)                  BM_CPM_LOWPWR_DUTY
#define BF_CPM_LOWPWR_DUTY_V(e)                 BF_CPM_LOWPWR_DUTY(BV_CPM_LOWPWR_DUTY__##e)
#define BFM_CPM_LOWPWR_DUTY_V(v)                BM_CPM_LOWPWR_DUTY
#define BP_CPM_LOWPWR_DOZE                      2
#define BM_CPM_LOWPWR_DOZE                      0x4
#define BF_CPM_LOWPWR_DOZE(v)                   (((v) & 0x1) << 2)
#define BFM_CPM_LOWPWR_DOZE(v)                  BM_CPM_LOWPWR_DOZE
#define BF_CPM_LOWPWR_DOZE_V(e)                 BF_CPM_LOWPWR_DOZE(BV_CPM_LOWPWR_DOZE__##e)
#define BFM_CPM_LOWPWR_DOZE_V(v)                BM_CPM_LOWPWR_DOZE
#define BP_CPM_LOWPWR_SLEEP_MODE                0
#define BM_CPM_LOWPWR_SLEEP_MODE                0x3
#define BV_CPM_LOWPWR_SLEEP_MODE__IDLE          0x0
#define BV_CPM_LOWPWR_SLEEP_MODE__SLEEP         0x1
#define BF_CPM_LOWPWR_SLEEP_MODE(v)             (((v) & 0x3) << 0)
#define BFM_CPM_LOWPWR_SLEEP_MODE(v)            BM_CPM_LOWPWR_SLEEP_MODE
#define BF_CPM_LOWPWR_SLEEP_MODE_V(e)           BF_CPM_LOWPWR_SLEEP_MODE(BV_CPM_LOWPWR_SLEEP_MODE__##e)
#define BFM_CPM_LOWPWR_SLEEP_MODE_V(v)          BM_CPM_LOWPWR_SLEEP_MODE

#define REG_CPM_RESETSTS                    jz_reg(CPM_RESETSTS)
#define JA_CPM_RESETSTS                     (0xb0000000 + 0x8)
#define JT_CPM_RESETSTS                     JIO_32_RW
#define JN_CPM_RESETSTS                     CPM_RESETSTS
#define JI_CPM_RESETSTS                     
#define BP_CPM_RESETSTS_PWRUP_STS           2
#define BM_CPM_RESETSTS_PWRUP_STS           0x4
#define BF_CPM_RESETSTS_PWRUP_STS(v)        (((v) & 0x1) << 2)
#define BFM_CPM_RESETSTS_PWRUP_STS(v)       BM_CPM_RESETSTS_PWRUP_STS
#define BF_CPM_RESETSTS_PWRUP_STS_V(e)      BF_CPM_RESETSTS_PWRUP_STS(BV_CPM_RESETSTS_PWRUP_STS__##e)
#define BFM_CPM_RESETSTS_PWRUP_STS_V(v)     BM_CPM_RESETSTS_PWRUP_STS
#define BP_CPM_RESETSTS_WATCHDOG_STS        1
#define BM_CPM_RESETSTS_WATCHDOG_STS        0x2
#define BF_CPM_RESETSTS_WATCHDOG_STS(v)     (((v) & 0x1) << 1)
#define BFM_CPM_RESETSTS_WATCHDOG_STS(v)    BM_CPM_RESETSTS_WATCHDOG_STS
#define BF_CPM_RESETSTS_WATCHDOG_STS_V(e)   BF_CPM_RESETSTS_WATCHDOG_STS(BV_CPM_RESETSTS_WATCHDOG_STS__##e)
#define BFM_CPM_RESETSTS_WATCHDOG_STS_V(v)  BM_CPM_RESETSTS_WATCHDOG_STS
#define BP_CPM_RESETSTS_PWRON_STS           0
#define BM_CPM_RESETSTS_PWRON_STS           0x1
#define BF_CPM_RESETSTS_PWRON_STS(v)        (((v) & 0x1) << 0)
#define BFM_CPM_RESETSTS_PWRON_STS(v)       BM_CPM_RESETSTS_PWRON_STS
#define BF_CPM_RESETSTS_PWRON_STS_V(e)      BF_CPM_RESETSTS_PWRON_STS(BV_CPM_RESETSTS_PWRON_STS__##e)
#define BFM_CPM_RESETSTS_PWRON_STS_V(v)     BM_CPM_RESETSTS_PWRON_STS

#define REG_CPM_PLLCTRL0                        jz_reg(CPM_PLLCTRL0)
#define JA_CPM_PLLCTRL0                         (0xb0000000 + 0x10)
#define JT_CPM_PLLCTRL0                         JIO_32_RW
#define JN_CPM_PLLCTRL0                         CPM_PLLCTRL0
#define JI_CPM_PLLCTRL0                         
#define BP_CPM_PLLCTRL0_FEED_DIV                24
#define BM_CPM_PLLCTRL0_FEED_DIV                0x7f000000
#define BF_CPM_PLLCTRL0_FEED_DIV(v)             (((v) & 0x7f) << 24)
#define BFM_CPM_PLLCTRL0_FEED_DIV(v)            BM_CPM_PLLCTRL0_FEED_DIV
#define BF_CPM_PLLCTRL0_FEED_DIV_V(e)           BF_CPM_PLLCTRL0_FEED_DIV(BV_CPM_PLLCTRL0_FEED_DIV__##e)
#define BFM_CPM_PLLCTRL0_FEED_DIV_V(v)          BM_CPM_PLLCTRL0_FEED_DIV
#define BP_CPM_PLLCTRL0_IN_DIV                  18
#define BM_CPM_PLLCTRL0_IN_DIV                  0x3c0000
#define BF_CPM_PLLCTRL0_IN_DIV(v)               (((v) & 0xf) << 18)
#define BFM_CPM_PLLCTRL0_IN_DIV(v)              BM_CPM_PLLCTRL0_IN_DIV
#define BF_CPM_PLLCTRL0_IN_DIV_V(e)             BF_CPM_PLLCTRL0_IN_DIV(BV_CPM_PLLCTRL0_IN_DIV__##e)
#define BFM_CPM_PLLCTRL0_IN_DIV_V(v)            BM_CPM_PLLCTRL0_IN_DIV
#define BP_CPM_PLLCTRL0_OUT_DIV                 16
#define BM_CPM_PLLCTRL0_OUT_DIV                 0x30000
#define BV_CPM_PLLCTRL0_OUT_DIV__BY_1           0x0
#define BV_CPM_PLLCTRL0_OUT_DIV__BY_2           0x1
#define BV_CPM_PLLCTRL0_OUT_DIV__BY_4           0x2
#define BV_CPM_PLLCTRL0_OUT_DIV__BY_8           0x3
#define BF_CPM_PLLCTRL0_OUT_DIV(v)              (((v) & 0x3) << 16)
#define BFM_CPM_PLLCTRL0_OUT_DIV(v)             BM_CPM_PLLCTRL0_OUT_DIV
#define BF_CPM_PLLCTRL0_OUT_DIV_V(e)            BF_CPM_PLLCTRL0_OUT_DIV(BV_CPM_PLLCTRL0_OUT_DIV__##e)
#define BFM_CPM_PLLCTRL0_OUT_DIV_V(v)           BM_CPM_PLLCTRL0_OUT_DIV
#define BP_CPM_PLLCTRL0_LOCK                    15
#define BM_CPM_PLLCTRL0_LOCK                    0x8000
#define BF_CPM_PLLCTRL0_LOCK(v)                 (((v) & 0x1) << 15)
#define BFM_CPM_PLLCTRL0_LOCK(v)                BM_CPM_PLLCTRL0_LOCK
#define BF_CPM_PLLCTRL0_LOCK_V(e)               BF_CPM_PLLCTRL0_LOCK(BV_CPM_PLLCTRL0_LOCK__##e)
#define BFM_CPM_PLLCTRL0_LOCK_V(v)              BM_CPM_PLLCTRL0_LOCK
#define BP_CPM_PLLCTRL0_EN_LOCK                 14
#define BM_CPM_PLLCTRL0_EN_LOCK                 0x4000
#define BF_CPM_PLLCTRL0_EN_LOCK(v)              (((v) & 0x1) << 14)
#define BFM_CPM_PLLCTRL0_EN_LOCK(v)             BM_CPM_PLLCTRL0_EN_LOCK
#define BF_CPM_PLLCTRL0_EN_LOCK_V(e)            BF_CPM_PLLCTRL0_EN_LOCK(BV_CPM_PLLCTRL0_EN_LOCK__##e)
#define BFM_CPM_PLLCTRL0_EN_LOCK_V(v)           BM_CPM_PLLCTRL0_EN_LOCK
#define BP_CPM_PLLCTRL0_STABLE                  10
#define BM_CPM_PLLCTRL0_STABLE                  0x400
#define BF_CPM_PLLCTRL0_STABLE(v)               (((v) & 0x1) << 10)
#define BFM_CPM_PLLCTRL0_STABLE(v)              BM_CPM_PLLCTRL0_STABLE
#define BF_CPM_PLLCTRL0_STABLE_V(e)             BF_CPM_PLLCTRL0_STABLE(BV_CPM_PLLCTRL0_STABLE__##e)
#define BFM_CPM_PLLCTRL0_STABLE_V(v)            BM_CPM_PLLCTRL0_STABLE
#define BP_CPM_PLLCTRL0_BYPASS                  9
#define BM_CPM_PLLCTRL0_BYPASS                  0x200
#define BF_CPM_PLLCTRL0_BYPASS(v)               (((v) & 0x1) << 9)
#define BFM_CPM_PLLCTRL0_BYPASS(v)              BM_CPM_PLLCTRL0_BYPASS
#define BF_CPM_PLLCTRL0_BYPASS_V(e)             BF_CPM_PLLCTRL0_BYPASS(BV_CPM_PLLCTRL0_BYPASS__##e)
#define BFM_CPM_PLLCTRL0_BYPASS_V(v)            BM_CPM_PLLCTRL0_BYPASS
#define BP_CPM_PLLCTRL0_ENABLE                  8
#define BM_CPM_PLLCTRL0_ENABLE                  0x100
#define BF_CPM_PLLCTRL0_ENABLE(v)               (((v) & 0x1) << 8)
#define BFM_CPM_PLLCTRL0_ENABLE(v)              BM_CPM_PLLCTRL0_ENABLE
#define BF_CPM_PLLCTRL0_ENABLE_V(e)             BF_CPM_PLLCTRL0_ENABLE(BV_CPM_PLLCTRL0_ENABLE__##e)
#define BFM_CPM_PLLCTRL0_ENABLE_V(v)            BM_CPM_PLLCTRL0_ENABLE
#define BP_CPM_PLLCTRL0_STABILIZE_TIME          0
#define BM_CPM_PLLCTRL0_STABILIZE_TIME          0xff
#define BF_CPM_PLLCTRL0_STABILIZE_TIME(v)       (((v) & 0xff) << 0)
#define BFM_CPM_PLLCTRL0_STABILIZE_TIME(v)      BM_CPM_PLLCTRL0_STABILIZE_TIME
#define BF_CPM_PLLCTRL0_STABILIZE_TIME_V(e)     BF_CPM_PLLCTRL0_STABILIZE_TIME(BV_CPM_PLLCTRL0_STABILIZE_TIME__##e)
#define BFM_CPM_PLLCTRL0_STABILIZE_TIME_V(v)    BM_CPM_PLLCTRL0_STABILIZE_TIME

#define REG_CPM_PLLSWITCH                       jz_reg(CPM_PLLSWITCH)
#define JA_CPM_PLLSWITCH                        (0xb0000000 + 0x14)
#define JT_CPM_PLLSWITCH                        JIO_32_RW
#define JN_CPM_PLLSWITCH                        CPM_PLLSWITCH
#define JI_CPM_PLLSWITCH                        
#define BP_CPM_PLLSWITCH_OFF_STS                31
#define BM_CPM_PLLSWITCH_OFF_STS                0x80000000
#define BF_CPM_PLLSWITCH_OFF_STS(v)             (((v) & 0x1) << 31)
#define BFM_CPM_PLLSWITCH_OFF_STS(v)            BM_CPM_PLLSWITCH_OFF_STS
#define BF_CPM_PLLSWITCH_OFF_STS_V(e)           BF_CPM_PLLSWITCH_OFF_STS(BV_CPM_PLLSWITCH_OFF_STS__##e)
#define BFM_CPM_PLLSWITCH_OFF_STS_V(v)          BM_CPM_PLLSWITCH_OFF_STS
#define BP_CPM_PLLSWITCH_BYPASS_STS             30
#define BM_CPM_PLLSWITCH_BYPASS_STS             0x40000000
#define BF_CPM_PLLSWITCH_BYPASS_STS(v)          (((v) & 0x1) << 30)
#define BFM_CPM_PLLSWITCH_BYPASS_STS(v)         BM_CPM_PLLSWITCH_BYPASS_STS
#define BF_CPM_PLLSWITCH_BYPASS_STS_V(e)        BF_CPM_PLLSWITCH_BYPASS_STS(BV_CPM_PLLSWITCH_BYPASS_STS__##e)
#define BFM_CPM_PLLSWITCH_BYPASS_STS_V(v)       BM_CPM_PLLSWITCH_BYPASS_STS
#define BP_CPM_PLLSWITCH_ON_STS                 29
#define BM_CPM_PLLSWITCH_ON_STS                 0x20000000
#define BF_CPM_PLLSWITCH_ON_STS(v)              (((v) & 0x1) << 29)
#define BFM_CPM_PLLSWITCH_ON_STS(v)             BM_CPM_PLLSWITCH_ON_STS
#define BF_CPM_PLLSWITCH_ON_STS_V(e)            BF_CPM_PLLSWITCH_ON_STS(BV_CPM_PLLSWITCH_ON_STS__##e)
#define BFM_CPM_PLLSWITCH_ON_STS_V(v)           BM_CPM_PLLSWITCH_ON_STS
#define BP_CPM_PLLSWITCH_ENABLE_STS             28
#define BM_CPM_PLLSWITCH_ENABLE_STS             0x10000000
#define BF_CPM_PLLSWITCH_ENABLE_STS(v)          (((v) & 0x1) << 28)
#define BFM_CPM_PLLSWITCH_ENABLE_STS(v)         BM_CPM_PLLSWITCH_ENABLE_STS
#define BF_CPM_PLLSWITCH_ENABLE_STS_V(e)        BF_CPM_PLLSWITCH_ENABLE_STS(BV_CPM_PLLSWITCH_ENABLE_STS__##e)
#define BFM_CPM_PLLSWITCH_ENABLE_STS_V(v)       BM_CPM_PLLSWITCH_ENABLE_STS
#define BP_CPM_PLLSWITCH_FREQ_STS               27
#define BM_CPM_PLLSWITCH_FREQ_STS               0x8000000
#define BF_CPM_PLLSWITCH_FREQ_STS(v)            (((v) & 0x1) << 27)
#define BFM_CPM_PLLSWITCH_FREQ_STS(v)           BM_CPM_PLLSWITCH_FREQ_STS
#define BF_CPM_PLLSWITCH_FREQ_STS_V(e)          BF_CPM_PLLSWITCH_FREQ_STS(BV_CPM_PLLSWITCH_FREQ_STS__##e)
#define BFM_CPM_PLLSWITCH_FREQ_STS_V(v)         BM_CPM_PLLSWITCH_FREQ_STS
#define BP_CPM_PLLSWITCH_SRC_STS                26
#define BM_CPM_PLLSWITCH_SRC_STS                0x4000000
#define BF_CPM_PLLSWITCH_SRC_STS(v)             (((v) & 0x1) << 26)
#define BFM_CPM_PLLSWITCH_SRC_STS(v)            BM_CPM_PLLSWITCH_SRC_STS
#define BF_CPM_PLLSWITCH_SRC_STS_V(e)           BF_CPM_PLLSWITCH_SRC_STS(BV_CPM_PLLSWITCH_SRC_STS__##e)
#define BFM_CPM_PLLSWITCH_SRC_STS_V(v)          BM_CPM_PLLSWITCH_SRC_STS
#define BP_CPM_PLLSWITCH_SYS_CHANGE_MODE        2
#define BM_CPM_PLLSWITCH_SYS_CHANGE_MODE        0x4
#define BV_CPM_PLLSWITCH_SYS_CHANGE_MODE__HW    0x0
#define BV_CPM_PLLSWITCH_SYS_CHANGE_MODE__STOP  0x1
#define BF_CPM_PLLSWITCH_SYS_CHANGE_MODE(v)     (((v) & 0x1) << 2)
#define BFM_CPM_PLLSWITCH_SYS_CHANGE_MODE(v)    BM_CPM_PLLSWITCH_SYS_CHANGE_MODE
#define BF_CPM_PLLSWITCH_SYS_CHANGE_MODE_V(e)   BF_CPM_PLLSWITCH_SYS_CHANGE_MODE(BV_CPM_PLLSWITCH_SYS_CHANGE_MODE__##e)
#define BFM_CPM_PLLSWITCH_SYS_CHANGE_MODE_V(v)  BM_CPM_PLLSWITCH_SYS_CHANGE_MODE
#define BP_CPM_PLLSWITCH_SRC_SWITCH_MODE        1
#define BM_CPM_PLLSWITCH_SRC_SWITCH_MODE        0x2
#define BV_CPM_PLLSWITCH_SRC_SWITCH_MODE__SLOW  0x0
#define BV_CPM_PLLSWITCH_SRC_SWITCH_MODE__FAST  0x1
#define BF_CPM_PLLSWITCH_SRC_SWITCH_MODE(v)     (((v) & 0x1) << 1)
#define BFM_CPM_PLLSWITCH_SRC_SWITCH_MODE(v)    BM_CPM_PLLSWITCH_SRC_SWITCH_MODE
#define BF_CPM_PLLSWITCH_SRC_SWITCH_MODE_V(e)   BF_CPM_PLLSWITCH_SRC_SWITCH_MODE(BV_CPM_PLLSWITCH_SRC_SWITCH_MODE__##e)
#define BFM_CPM_PLLSWITCH_SRC_SWITCH_MODE_V(v)  BM_CPM_PLLSWITCH_SRC_SWITCH_MODE
#define BP_CPM_PLLSWITCH_FREQ_CHANGE_MODE       0
#define BM_CPM_PLLSWITCH_FREQ_CHANGE_MODE       0x1
#define BV_CPM_PLLSWITCH_FREQ_CHANGE_MODE__SLOW 0x0
#define BV_CPM_PLLSWITCH_FREQ_CHANGE_MODE__FAST 0x1
#define BF_CPM_PLLSWITCH_FREQ_CHANGE_MODE(v)    (((v) & 0x1) << 0)
#define BFM_CPM_PLLSWITCH_FREQ_CHANGE_MODE(v)   BM_CPM_PLLSWITCH_FREQ_CHANGE_MODE
#define BF_CPM_PLLSWITCH_FREQ_CHANGE_MODE_V(e)  BF_CPM_PLLSWITCH_FREQ_CHANGE_MODE(BV_CPM_PLLSWITCH_FREQ_CHANGE_MODE__##e)
#define BFM_CPM_PLLSWITCH_FREQ_CHANGE_MODE_V(v) BM_CPM_PLLSWITCH_FREQ_CHANGE_MODE

#define REG_CPM_CLKGATE0            jz_reg(CPM_CLKGATE0)
#define JA_CPM_CLKGATE0             (0xb0000000 + 0x20)
#define JT_CPM_CLKGATE0             JIO_32_RW
#define JN_CPM_CLKGATE0             CPM_CLKGATE0
#define JI_CPM_CLKGATE0             
#define BP_CPM_CLKGATE0_EMC         31
#define BM_CPM_CLKGATE0_EMC         0x80000000
#define BF_CPM_CLKGATE0_EMC(v)      (((v) & 0x1) << 31)
#define BFM_CPM_CLKGATE0_EMC(v)     BM_CPM_CLKGATE0_EMC
#define BF_CPM_CLKGATE0_EMC_V(e)    BF_CPM_CLKGATE0_EMC(BV_CPM_CLKGATE0_EMC__##e)
#define BFM_CPM_CLKGATE0_EMC_V(v)   BM_CPM_CLKGATE0_EMC
#define BP_CPM_CLKGATE0_DDR         30
#define BM_CPM_CLKGATE0_DDR         0x40000000
#define BF_CPM_CLKGATE0_DDR(v)      (((v) & 0x1) << 30)
#define BFM_CPM_CLKGATE0_DDR(v)     BM_CPM_CLKGATE0_DDR
#define BF_CPM_CLKGATE0_DDR_V(e)    BF_CPM_CLKGATE0_DDR(BV_CPM_CLKGATE0_DDR__##e)
#define BFM_CPM_CLKGATE0_DDR_V(v)   BM_CPM_CLKGATE0_DDR
#define BP_CPM_CLKGATE0_IPU         29
#define BM_CPM_CLKGATE0_IPU         0x20000000
#define BF_CPM_CLKGATE0_IPU(v)      (((v) & 0x1) << 29)
#define BFM_CPM_CLKGATE0_IPU(v)     BM_CPM_CLKGATE0_IPU
#define BF_CPM_CLKGATE0_IPU_V(e)    BF_CPM_CLKGATE0_IPU(BV_CPM_CLKGATE0_IPU__##e)
#define BFM_CPM_CLKGATE0_IPU_V(v)   BM_CPM_CLKGATE0_IPU
#define BP_CPM_CLKGATE0_LCD         28
#define BM_CPM_CLKGATE0_LCD         0x10000000
#define BF_CPM_CLKGATE0_LCD(v)      (((v) & 0x1) << 28)
#define BFM_CPM_CLKGATE0_LCD(v)     BM_CPM_CLKGATE0_LCD
#define BF_CPM_CLKGATE0_LCD_V(e)    BF_CPM_CLKGATE0_LCD(BV_CPM_CLKGATE0_LCD__##e)
#define BFM_CPM_CLKGATE0_LCD_V(v)   BM_CPM_CLKGATE0_LCD
#define BP_CPM_CLKGATE0_TVE         27
#define BM_CPM_CLKGATE0_TVE         0x8000000
#define BF_CPM_CLKGATE0_TVE(v)      (((v) & 0x1) << 27)
#define BFM_CPM_CLKGATE0_TVE(v)     BM_CPM_CLKGATE0_TVE
#define BF_CPM_CLKGATE0_TVE_V(e)    BF_CPM_CLKGATE0_TVE(BV_CPM_CLKGATE0_TVE__##e)
#define BFM_CPM_CLKGATE0_TVE_V(v)   BM_CPM_CLKGATE0_TVE
#define BP_CPM_CLKGATE0_CIM         26
#define BM_CPM_CLKGATE0_CIM         0x4000000
#define BF_CPM_CLKGATE0_CIM(v)      (((v) & 0x1) << 26)
#define BFM_CPM_CLKGATE0_CIM(v)     BM_CPM_CLKGATE0_CIM
#define BF_CPM_CLKGATE0_CIM_V(e)    BF_CPM_CLKGATE0_CIM(BV_CPM_CLKGATE0_CIM__##e)
#define BFM_CPM_CLKGATE0_CIM_V(v)   BM_CPM_CLKGATE0_CIM
#define BP_CPM_CLKGATE0_MDMA        25
#define BM_CPM_CLKGATE0_MDMA        0x2000000
#define BF_CPM_CLKGATE0_MDMA(v)     (((v) & 0x1) << 25)
#define BFM_CPM_CLKGATE0_MDMA(v)    BM_CPM_CLKGATE0_MDMA
#define BF_CPM_CLKGATE0_MDMA_V(e)   BF_CPM_CLKGATE0_MDMA(BV_CPM_CLKGATE0_MDMA__##e)
#define BFM_CPM_CLKGATE0_MDMA_V(v)  BM_CPM_CLKGATE0_MDMA
#define BP_CPM_CLKGATE0_UHC         24
#define BM_CPM_CLKGATE0_UHC         0x1000000
#define BF_CPM_CLKGATE0_UHC(v)      (((v) & 0x1) << 24)
#define BFM_CPM_CLKGATE0_UHC(v)     BM_CPM_CLKGATE0_UHC
#define BF_CPM_CLKGATE0_UHC_V(e)    BF_CPM_CLKGATE0_UHC(BV_CPM_CLKGATE0_UHC__##e)
#define BFM_CPM_CLKGATE0_UHC_V(v)   BM_CPM_CLKGATE0_UHC
#define BP_CPM_CLKGATE0_MAC         23
#define BM_CPM_CLKGATE0_MAC         0x800000
#define BF_CPM_CLKGATE0_MAC(v)      (((v) & 0x1) << 23)
#define BFM_CPM_CLKGATE0_MAC(v)     BM_CPM_CLKGATE0_MAC
#define BF_CPM_CLKGATE0_MAC_V(e)    BF_CPM_CLKGATE0_MAC(BV_CPM_CLKGATE0_MAC__##e)
#define BFM_CPM_CLKGATE0_MAC_V(v)   BM_CPM_CLKGATE0_MAC
#define BP_CPM_CLKGATE0_GPS         22
#define BM_CPM_CLKGATE0_GPS         0x400000
#define BF_CPM_CLKGATE0_GPS(v)      (((v) & 0x1) << 22)
#define BFM_CPM_CLKGATE0_GPS(v)     BM_CPM_CLKGATE0_GPS
#define BF_CPM_CLKGATE0_GPS_V(e)    BF_CPM_CLKGATE0_GPS(BV_CPM_CLKGATE0_GPS__##e)
#define BFM_CPM_CLKGATE0_GPS_V(v)   BM_CPM_CLKGATE0_GPS
#define BP_CPM_CLKGATE0_DMAC        21
#define BM_CPM_CLKGATE0_DMAC        0x200000
#define BF_CPM_CLKGATE0_DMAC(v)     (((v) & 0x1) << 21)
#define BFM_CPM_CLKGATE0_DMAC(v)    BM_CPM_CLKGATE0_DMAC
#define BF_CPM_CLKGATE0_DMAC_V(e)   BF_CPM_CLKGATE0_DMAC(BV_CPM_CLKGATE0_DMAC__##e)
#define BFM_CPM_CLKGATE0_DMAC_V(v)  BM_CPM_CLKGATE0_DMAC
#define BP_CPM_CLKGATE0_SSI2        20
#define BM_CPM_CLKGATE0_SSI2        0x100000
#define BF_CPM_CLKGATE0_SSI2(v)     (((v) & 0x1) << 20)
#define BFM_CPM_CLKGATE0_SSI2(v)    BM_CPM_CLKGATE0_SSI2
#define BF_CPM_CLKGATE0_SSI2_V(e)   BF_CPM_CLKGATE0_SSI2(BV_CPM_CLKGATE0_SSI2__##e)
#define BFM_CPM_CLKGATE0_SSI2_V(v)  BM_CPM_CLKGATE0_SSI2
#define BP_CPM_CLKGATE0_SSI1        19
#define BM_CPM_CLKGATE0_SSI1        0x80000
#define BF_CPM_CLKGATE0_SSI1(v)     (((v) & 0x1) << 19)
#define BFM_CPM_CLKGATE0_SSI1(v)    BM_CPM_CLKGATE0_SSI1
#define BF_CPM_CLKGATE0_SSI1_V(e)   BF_CPM_CLKGATE0_SSI1(BV_CPM_CLKGATE0_SSI1__##e)
#define BFM_CPM_CLKGATE0_SSI1_V(v)  BM_CPM_CLKGATE0_SSI1
#define BP_CPM_CLKGATE0_UART3       18
#define BM_CPM_CLKGATE0_UART3       0x40000
#define BF_CPM_CLKGATE0_UART3(v)    (((v) & 0x1) << 18)
#define BFM_CPM_CLKGATE0_UART3(v)   BM_CPM_CLKGATE0_UART3
#define BF_CPM_CLKGATE0_UART3_V(e)  BF_CPM_CLKGATE0_UART3(BV_CPM_CLKGATE0_UART3__##e)
#define BFM_CPM_CLKGATE0_UART3_V(v) BM_CPM_CLKGATE0_UART3
#define BP_CPM_CLKGATE0_UART2       17
#define BM_CPM_CLKGATE0_UART2       0x20000
#define BF_CPM_CLKGATE0_UART2(v)    (((v) & 0x1) << 17)
#define BFM_CPM_CLKGATE0_UART2(v)   BM_CPM_CLKGATE0_UART2
#define BF_CPM_CLKGATE0_UART2_V(e)  BF_CPM_CLKGATE0_UART2(BV_CPM_CLKGATE0_UART2__##e)
#define BFM_CPM_CLKGATE0_UART2_V(v) BM_CPM_CLKGATE0_UART2
#define BP_CPM_CLKGATE0_UART1       16
#define BM_CPM_CLKGATE0_UART1       0x10000
#define BF_CPM_CLKGATE0_UART1(v)    (((v) & 0x1) << 16)
#define BFM_CPM_CLKGATE0_UART1(v)   BM_CPM_CLKGATE0_UART1
#define BF_CPM_CLKGATE0_UART1_V(e)  BF_CPM_CLKGATE0_UART1(BV_CPM_CLKGATE0_UART1__##e)
#define BFM_CPM_CLKGATE0_UART1_V(v) BM_CPM_CLKGATE0_UART1
#define BP_CPM_CLKGATE0_UART0       15
#define BM_CPM_CLKGATE0_UART0       0x8000
#define BF_CPM_CLKGATE0_UART0(v)    (((v) & 0x1) << 15)
#define BFM_CPM_CLKGATE0_UART0(v)   BM_CPM_CLKGATE0_UART0
#define BF_CPM_CLKGATE0_UART0_V(e)  BF_CPM_CLKGATE0_UART0(BV_CPM_CLKGATE0_UART0__##e)
#define BFM_CPM_CLKGATE0_UART0_V(v) BM_CPM_CLKGATE0_UART0
#define BP_CPM_CLKGATE0_SADC        14
#define BM_CPM_CLKGATE0_SADC        0x4000
#define BF_CPM_CLKGATE0_SADC(v)     (((v) & 0x1) << 14)
#define BFM_CPM_CLKGATE0_SADC(v)    BM_CPM_CLKGATE0_SADC
#define BF_CPM_CLKGATE0_SADC_V(e)   BF_CPM_CLKGATE0_SADC(BV_CPM_CLKGATE0_SADC__##e)
#define BFM_CPM_CLKGATE0_SADC_V(v)  BM_CPM_CLKGATE0_SADC
#define BP_CPM_CLKGATE0_KBC         13
#define BM_CPM_CLKGATE0_KBC         0x2000
#define BF_CPM_CLKGATE0_KBC(v)      (((v) & 0x1) << 13)
#define BFM_CPM_CLKGATE0_KBC(v)     BM_CPM_CLKGATE0_KBC
#define BF_CPM_CLKGATE0_KBC_V(e)    BF_CPM_CLKGATE0_KBC(BV_CPM_CLKGATE0_KBC__##e)
#define BFM_CPM_CLKGATE0_KBC_V(v)   BM_CPM_CLKGATE0_KBC
#define BP_CPM_CLKGATE0_MSC2        12
#define BM_CPM_CLKGATE0_MSC2        0x1000
#define BF_CPM_CLKGATE0_MSC2(v)     (((v) & 0x1) << 12)
#define BFM_CPM_CLKGATE0_MSC2(v)    BM_CPM_CLKGATE0_MSC2
#define BF_CPM_CLKGATE0_MSC2_V(e)   BF_CPM_CLKGATE0_MSC2(BV_CPM_CLKGATE0_MSC2__##e)
#define BFM_CPM_CLKGATE0_MSC2_V(v)  BM_CPM_CLKGATE0_MSC2
#define BP_CPM_CLKGATE0_MSC1        11
#define BM_CPM_CLKGATE0_MSC1        0x800
#define BF_CPM_CLKGATE0_MSC1(v)     (((v) & 0x1) << 11)
#define BFM_CPM_CLKGATE0_MSC1(v)    BM_CPM_CLKGATE0_MSC1
#define BF_CPM_CLKGATE0_MSC1_V(e)   BF_CPM_CLKGATE0_MSC1(BV_CPM_CLKGATE0_MSC1__##e)
#define BFM_CPM_CLKGATE0_MSC1_V(v)  BM_CPM_CLKGATE0_MSC1
#define BP_CPM_CLKGATE0_OWI         10
#define BM_CPM_CLKGATE0_OWI         0x400
#define BF_CPM_CLKGATE0_OWI(v)      (((v) & 0x1) << 10)
#define BFM_CPM_CLKGATE0_OWI(v)     BM_CPM_CLKGATE0_OWI
#define BF_CPM_CLKGATE0_OWI_V(e)    BF_CPM_CLKGATE0_OWI(BV_CPM_CLKGATE0_OWI__##e)
#define BFM_CPM_CLKGATE0_OWI_V(v)   BM_CPM_CLKGATE0_OWI
#define BP_CPM_CLKGATE0_TSSI        9
#define BM_CPM_CLKGATE0_TSSI        0x200
#define BF_CPM_CLKGATE0_TSSI(v)     (((v) & 0x1) << 9)
#define BFM_CPM_CLKGATE0_TSSI(v)    BM_CPM_CLKGATE0_TSSI
#define BF_CPM_CLKGATE0_TSSI_V(e)   BF_CPM_CLKGATE0_TSSI(BV_CPM_CLKGATE0_TSSI__##e)
#define BFM_CPM_CLKGATE0_TSSI_V(v)  BM_CPM_CLKGATE0_TSSI
#define BP_CPM_CLKGATE0_AIC         8
#define BM_CPM_CLKGATE0_AIC         0x100
#define BF_CPM_CLKGATE0_AIC(v)      (((v) & 0x1) << 8)
#define BFM_CPM_CLKGATE0_AIC(v)     BM_CPM_CLKGATE0_AIC
#define BF_CPM_CLKGATE0_AIC_V(e)    BF_CPM_CLKGATE0_AIC(BV_CPM_CLKGATE0_AIC__##e)
#define BFM_CPM_CLKGATE0_AIC_V(v)   BM_CPM_CLKGATE0_AIC
#define BP_CPM_CLKGATE0_SCC         7
#define BM_CPM_CLKGATE0_SCC         0x80
#define BF_CPM_CLKGATE0_SCC(v)      (((v) & 0x1) << 7)
#define BFM_CPM_CLKGATE0_SCC(v)     BM_CPM_CLKGATE0_SCC
#define BF_CPM_CLKGATE0_SCC_V(e)    BF_CPM_CLKGATE0_SCC(BV_CPM_CLKGATE0_SCC__##e)
#define BFM_CPM_CLKGATE0_SCC_V(v)   BM_CPM_CLKGATE0_SCC
#define BP_CPM_CLKGATE0_I2C1        6
#define BM_CPM_CLKGATE0_I2C1        0x40
#define BF_CPM_CLKGATE0_I2C1(v)     (((v) & 0x1) << 6)
#define BFM_CPM_CLKGATE0_I2C1(v)    BM_CPM_CLKGATE0_I2C1
#define BF_CPM_CLKGATE0_I2C1_V(e)   BF_CPM_CLKGATE0_I2C1(BV_CPM_CLKGATE0_I2C1__##e)
#define BFM_CPM_CLKGATE0_I2C1_V(v)  BM_CPM_CLKGATE0_I2C1
#define BP_CPM_CLKGATE0_I2C0        5
#define BM_CPM_CLKGATE0_I2C0        0x20
#define BF_CPM_CLKGATE0_I2C0(v)     (((v) & 0x1) << 5)
#define BFM_CPM_CLKGATE0_I2C0(v)    BM_CPM_CLKGATE0_I2C0
#define BF_CPM_CLKGATE0_I2C0_V(e)   BF_CPM_CLKGATE0_I2C0(BV_CPM_CLKGATE0_I2C0__##e)
#define BFM_CPM_CLKGATE0_I2C0_V(v)  BM_CPM_CLKGATE0_I2C0
#define BP_CPM_CLKGATE0_SSI0        4
#define BM_CPM_CLKGATE0_SSI0        0x10
#define BF_CPM_CLKGATE0_SSI0(v)     (((v) & 0x1) << 4)
#define BFM_CPM_CLKGATE0_SSI0(v)    BM_CPM_CLKGATE0_SSI0
#define BF_CPM_CLKGATE0_SSI0_V(e)   BF_CPM_CLKGATE0_SSI0(BV_CPM_CLKGATE0_SSI0__##e)
#define BFM_CPM_CLKGATE0_SSI0_V(v)  BM_CPM_CLKGATE0_SSI0
#define BP_CPM_CLKGATE0_MSC0        3
#define BM_CPM_CLKGATE0_MSC0        0x8
#define BF_CPM_CLKGATE0_MSC0(v)     (((v) & 0x1) << 3)
#define BFM_CPM_CLKGATE0_MSC0(v)    BM_CPM_CLKGATE0_MSC0
#define BF_CPM_CLKGATE0_MSC0_V(e)   BF_CPM_CLKGATE0_MSC0(BV_CPM_CLKGATE0_MSC0__##e)
#define BFM_CPM_CLKGATE0_MSC0_V(v)  BM_CPM_CLKGATE0_MSC0
#define BP_CPM_CLKGATE0_OTG         2
#define BM_CPM_CLKGATE0_OTG         0x4
#define BF_CPM_CLKGATE0_OTG(v)      (((v) & 0x1) << 2)
#define BFM_CPM_CLKGATE0_OTG(v)     BM_CPM_CLKGATE0_OTG
#define BF_CPM_CLKGATE0_OTG_V(e)    BF_CPM_CLKGATE0_OTG(BV_CPM_CLKGATE0_OTG__##e)
#define BFM_CPM_CLKGATE0_OTG_V(v)   BM_CPM_CLKGATE0_OTG
#define BP_CPM_CLKGATE0_BCH         1
#define BM_CPM_CLKGATE0_BCH         0x2
#define BF_CPM_CLKGATE0_BCH(v)      (((v) & 0x1) << 1)
#define BFM_CPM_CLKGATE0_BCH(v)     BM_CPM_CLKGATE0_BCH
#define BF_CPM_CLKGATE0_BCH_V(e)    BF_CPM_CLKGATE0_BCH(BV_CPM_CLKGATE0_BCH__##e)
#define BFM_CPM_CLKGATE0_BCH_V(v)   BM_CPM_CLKGATE0_BCH
#define BP_CPM_CLKGATE0_NEMC        0
#define BM_CPM_CLKGATE0_NEMC        0x1
#define BF_CPM_CLKGATE0_NEMC(v)     (((v) & 0x1) << 0)
#define BFM_CPM_CLKGATE0_NEMC(v)    BM_CPM_CLKGATE0_NEMC
#define BF_CPM_CLKGATE0_NEMC_V(e)   BF_CPM_CLKGATE0_NEMC(BV_CPM_CLKGATE0_NEMC__##e)
#define BFM_CPM_CLKGATE0_NEMC_V(v)  BM_CPM_CLKGATE0_NEMC

#define REG_CPM_OSCPWR                          jz_reg(CPM_OSCPWR)
#define JA_CPM_OSCPWR                           (0xb0000000 + 0x24)
#define JT_CPM_OSCPWR                           JIO_32_RW
#define JN_CPM_OSCPWR                           CPM_OSCPWR
#define JI_CPM_OSCPWR                           
#define BP_CPM_OSCPWR_STABILIZE_TIME            8
#define BM_CPM_OSCPWR_STABILIZE_TIME            0xff00
#define BF_CPM_OSCPWR_STABILIZE_TIME(v)         (((v) & 0xff) << 8)
#define BFM_CPM_OSCPWR_STABILIZE_TIME(v)        BM_CPM_OSCPWR_STABILIZE_TIME
#define BF_CPM_OSCPWR_STABILIZE_TIME_V(e)       BF_CPM_OSCPWR_STABILIZE_TIME(BV_CPM_OSCPWR_STABILIZE_TIME__##e)
#define BFM_CPM_OSCPWR_STABILIZE_TIME_V(v)      BM_CPM_OSCPWR_STABILIZE_TIME
#define BP_CPM_OSCPWR_OTG_SUSPEND               7
#define BM_CPM_OSCPWR_OTG_SUSPEND               0x80
#define BF_CPM_OSCPWR_OTG_SUSPEND(v)            (((v) & 0x1) << 7)
#define BFM_CPM_OSCPWR_OTG_SUSPEND(v)           BM_CPM_OSCPWR_OTG_SUSPEND
#define BF_CPM_OSCPWR_OTG_SUSPEND_V(e)          BF_CPM_OSCPWR_OTG_SUSPEND(BV_CPM_OSCPWR_OTG_SUSPEND__##e)
#define BFM_CPM_OSCPWR_OTG_SUSPEND_V(v)         BM_CPM_OSCPWR_OTG_SUSPEND
#define BP_CPM_OSCPWR_GPS_ENABLE                6
#define BM_CPM_OSCPWR_GPS_ENABLE                0x40
#define BF_CPM_OSCPWR_GPS_ENABLE(v)             (((v) & 0x1) << 6)
#define BFM_CPM_OSCPWR_GPS_ENABLE(v)            BM_CPM_OSCPWR_GPS_ENABLE
#define BF_CPM_OSCPWR_GPS_ENABLE_V(e)           BF_CPM_OSCPWR_GPS_ENABLE(BV_CPM_OSCPWR_GPS_ENABLE__##e)
#define BFM_CPM_OSCPWR_GPS_ENABLE_V(v)          BM_CPM_OSCPWR_GPS_ENABLE
#define BP_CPM_OSCPWR_UHC_SUSPEND               5
#define BM_CPM_OSCPWR_UHC_SUSPEND               0x20
#define BF_CPM_OSCPWR_UHC_SUSPEND(v)            (((v) & 0x1) << 5)
#define BFM_CPM_OSCPWR_UHC_SUSPEND(v)           BM_CPM_OSCPWR_UHC_SUSPEND
#define BF_CPM_OSCPWR_UHC_SUSPEND_V(e)          BF_CPM_OSCPWR_UHC_SUSPEND(BV_CPM_OSCPWR_UHC_SUSPEND__##e)
#define BFM_CPM_OSCPWR_UHC_SUSPEND_V(v)         BM_CPM_OSCPWR_UHC_SUSPEND
#define BP_CPM_OSCPWR_OSC_SLEEP                 4
#define BM_CPM_OSCPWR_OSC_SLEEP                 0x10
#define BF_CPM_OSCPWR_OSC_SLEEP(v)              (((v) & 0x1) << 4)
#define BFM_CPM_OSCPWR_OSC_SLEEP(v)             BM_CPM_OSCPWR_OSC_SLEEP
#define BF_CPM_OSCPWR_OSC_SLEEP_V(e)            BF_CPM_OSCPWR_OSC_SLEEP(BV_CPM_OSCPWR_OSC_SLEEP__##e)
#define BFM_CPM_OSCPWR_OSC_SLEEP_V(v)           BM_CPM_OSCPWR_OSC_SLEEP
#define BP_CPM_OSCPWR_P0_SLEEP                  3
#define BM_CPM_OSCPWR_P0_SLEEP                  0x8
#define BF_CPM_OSCPWR_P0_SLEEP(v)               (((v) & 0x1) << 3)
#define BFM_CPM_OSCPWR_P0_SLEEP(v)              BM_CPM_OSCPWR_P0_SLEEP
#define BF_CPM_OSCPWR_P0_SLEEP_V(e)             BF_CPM_OSCPWR_P0_SLEEP(BV_CPM_OSCPWR_P0_SLEEP__##e)
#define BFM_CPM_OSCPWR_P0_SLEEP_V(v)            BM_CPM_OSCPWR_P0_SLEEP
#define BP_CPM_OSCPWR_SRC_SEL                   2
#define BM_CPM_OSCPWR_SRC_SEL                   0x4
#define BV_CPM_OSCPWR_SRC_SEL__EXCLK_DIV_512    0x0
#define BV_CPM_OSCPWR_SRC_SEL__RTCLK            0x1
#define BF_CPM_OSCPWR_SRC_SEL(v)                (((v) & 0x1) << 2)
#define BFM_CPM_OSCPWR_SRC_SEL(v)               BM_CPM_OSCPWR_SRC_SEL
#define BF_CPM_OSCPWR_SRC_SEL_V(e)              BF_CPM_OSCPWR_SRC_SEL(BV_CPM_OSCPWR_SRC_SEL__##e)
#define BFM_CPM_OSCPWR_SRC_SEL_V(v)             BM_CPM_OSCPWR_SRC_SEL

#define REG_CPM_CLKGATE1            jz_reg(CPM_CLKGATE1)
#define JA_CPM_CLKGATE1             (0xb0000000 + 0x28)
#define JT_CPM_CLKGATE1             JIO_32_RW
#define JN_CPM_CLKGATE1             CPM_CLKGATE1
#define JI_CPM_CLKGATE1             
#define BP_CPM_CLKGATE1_AUX         11
#define BM_CPM_CLKGATE1_AUX         0x800
#define BF_CPM_CLKGATE1_AUX(v)      (((v) & 0x1) << 11)
#define BFM_CPM_CLKGATE1_AUX(v)     BM_CPM_CLKGATE1_AUX
#define BF_CPM_CLKGATE1_AUX_V(e)    BF_CPM_CLKGATE1_AUX(BV_CPM_CLKGATE1_AUX__##e)
#define BFM_CPM_CLKGATE1_AUX_V(v)   BM_CPM_CLKGATE1_AUX
#define BP_CPM_CLKGATE1_OSD         10
#define BM_CPM_CLKGATE1_OSD         0x400
#define BF_CPM_CLKGATE1_OSD(v)      (((v) & 0x1) << 10)
#define BFM_CPM_CLKGATE1_OSD(v)     BM_CPM_CLKGATE1_OSD
#define BF_CPM_CLKGATE1_OSD_V(e)    BF_CPM_CLKGATE1_OSD(BV_CPM_CLKGATE1_OSD__##e)
#define BFM_CPM_CLKGATE1_OSD_V(v)   BM_CPM_CLKGATE1_OSD
#define BP_CPM_CLKGATE1_GPU         9
#define BM_CPM_CLKGATE1_GPU         0x200
#define BF_CPM_CLKGATE1_GPU(v)      (((v) & 0x1) << 9)
#define BFM_CPM_CLKGATE1_GPU(v)     BM_CPM_CLKGATE1_GPU
#define BF_CPM_CLKGATE1_GPU_V(e)    BF_CPM_CLKGATE1_GPU(BV_CPM_CLKGATE1_GPU__##e)
#define BFM_CPM_CLKGATE1_GPU_V(v)   BM_CPM_CLKGATE1_GPU
#define BP_CPM_CLKGATE1_PCM         8
#define BM_CPM_CLKGATE1_PCM         0x100
#define BF_CPM_CLKGATE1_PCM(v)      (((v) & 0x1) << 8)
#define BFM_CPM_CLKGATE1_PCM(v)     BM_CPM_CLKGATE1_PCM
#define BF_CPM_CLKGATE1_PCM_V(e)    BF_CPM_CLKGATE1_PCM(BV_CPM_CLKGATE1_PCM__##e)
#define BFM_CPM_CLKGATE1_PCM_V(v)   BM_CPM_CLKGATE1_PCM
#define BP_CPM_CLKGATE1_AHB1        7
#define BM_CPM_CLKGATE1_AHB1        0x80
#define BF_CPM_CLKGATE1_AHB1(v)     (((v) & 0x1) << 7)
#define BFM_CPM_CLKGATE1_AHB1(v)    BM_CPM_CLKGATE1_AHB1
#define BF_CPM_CLKGATE1_AHB1_V(e)   BF_CPM_CLKGATE1_AHB1(BV_CPM_CLKGATE1_AHB1__##e)
#define BFM_CPM_CLKGATE1_AHB1_V(v)  BM_CPM_CLKGATE1_AHB1
#define BP_CPM_CLKGATE1_CABAC       6
#define BM_CPM_CLKGATE1_CABAC       0x40
#define BF_CPM_CLKGATE1_CABAC(v)    (((v) & 0x1) << 6)
#define BFM_CPM_CLKGATE1_CABAC(v)   BM_CPM_CLKGATE1_CABAC
#define BF_CPM_CLKGATE1_CABAC_V(e)  BF_CPM_CLKGATE1_CABAC(BV_CPM_CLKGATE1_CABAC__##e)
#define BFM_CPM_CLKGATE1_CABAC_V(v) BM_CPM_CLKGATE1_CABAC
#define BP_CPM_CLKGATE1_SRAM        5
#define BM_CPM_CLKGATE1_SRAM        0x20
#define BF_CPM_CLKGATE1_SRAM(v)     (((v) & 0x1) << 5)
#define BFM_CPM_CLKGATE1_SRAM(v)    BM_CPM_CLKGATE1_SRAM
#define BF_CPM_CLKGATE1_SRAM_V(e)   BF_CPM_CLKGATE1_SRAM(BV_CPM_CLKGATE1_SRAM__##e)
#define BFM_CPM_CLKGATE1_SRAM_V(v)  BM_CPM_CLKGATE1_SRAM
#define BP_CPM_CLKGATE1_DCT         4
#define BM_CPM_CLKGATE1_DCT         0x10
#define BF_CPM_CLKGATE1_DCT(v)      (((v) & 0x1) << 4)
#define BFM_CPM_CLKGATE1_DCT(v)     BM_CPM_CLKGATE1_DCT
#define BF_CPM_CLKGATE1_DCT_V(e)    BF_CPM_CLKGATE1_DCT(BV_CPM_CLKGATE1_DCT__##e)
#define BFM_CPM_CLKGATE1_DCT_V(v)   BM_CPM_CLKGATE1_DCT
#define BP_CPM_CLKGATE1_ME          3
#define BM_CPM_CLKGATE1_ME          0x8
#define BF_CPM_CLKGATE1_ME(v)       (((v) & 0x1) << 3)
#define BFM_CPM_CLKGATE1_ME(v)      BM_CPM_CLKGATE1_ME
#define BF_CPM_CLKGATE1_ME_V(e)     BF_CPM_CLKGATE1_ME(BV_CPM_CLKGATE1_ME__##e)
#define BFM_CPM_CLKGATE1_ME_V(v)    BM_CPM_CLKGATE1_ME
#define BP_CPM_CLKGATE1_DBLK        2
#define BM_CPM_CLKGATE1_DBLK        0x4
#define BF_CPM_CLKGATE1_DBLK(v)     (((v) & 0x1) << 2)
#define BFM_CPM_CLKGATE1_DBLK(v)    BM_CPM_CLKGATE1_DBLK
#define BF_CPM_CLKGATE1_DBLK_V(e)   BF_CPM_CLKGATE1_DBLK(BV_CPM_CLKGATE1_DBLK__##e)
#define BFM_CPM_CLKGATE1_DBLK_V(v)  BM_CPM_CLKGATE1_DBLK
#define BP_CPM_CLKGATE1_MC          1
#define BM_CPM_CLKGATE1_MC          0x2
#define BF_CPM_CLKGATE1_MC(v)       (((v) & 0x1) << 1)
#define BFM_CPM_CLKGATE1_MC(v)      BM_CPM_CLKGATE1_MC
#define BF_CPM_CLKGATE1_MC_V(e)     BF_CPM_CLKGATE1_MC(BV_CPM_CLKGATE1_MC__##e)
#define BFM_CPM_CLKGATE1_MC_V(v)    BM_CPM_CLKGATE1_MC
#define BP_CPM_CLKGATE1_BDMA        0
#define BM_CPM_CLKGATE1_BDMA        0x1
#define BF_CPM_CLKGATE1_BDMA(v)     (((v) & 0x1) << 0)
#define BFM_CPM_CLKGATE1_BDMA(v)    BM_CPM_CLKGATE1_BDMA
#define BF_CPM_CLKGATE1_BDMA_V(e)   BF_CPM_CLKGATE1_BDMA(BV_CPM_CLKGATE1_BDMA__##e)
#define BFM_CPM_CLKGATE1_BDMA_V(v)  BM_CPM_CLKGATE1_BDMA

#define REG_CPM_PLLCTRL1                jz_reg(CPM_PLLCTRL1)
#define JA_CPM_PLLCTRL1                 (0xb0000000 + 0x30)
#define JT_CPM_PLLCTRL1                 JIO_32_RW
#define JN_CPM_PLLCTRL1                 CPM_PLLCTRL1
#define JI_CPM_PLLCTRL1                 
#define BP_CPM_PLLCTRL1_FEED_DIV        24
#define BM_CPM_PLLCTRL1_FEED_DIV        0x7f000000
#define BF_CPM_PLLCTRL1_FEED_DIV(v)     (((v) & 0x7f) << 24)
#define BFM_CPM_PLLCTRL1_FEED_DIV(v)    BM_CPM_PLLCTRL1_FEED_DIV
#define BF_CPM_PLLCTRL1_FEED_DIV_V(e)   BF_CPM_PLLCTRL1_FEED_DIV(BV_CPM_PLLCTRL1_FEED_DIV__##e)
#define BFM_CPM_PLLCTRL1_FEED_DIV_V(v)  BM_CPM_PLLCTRL1_FEED_DIV
#define BP_CPM_PLLCTRL1_IN_DIV          18
#define BM_CPM_PLLCTRL1_IN_DIV          0x3c0000
#define BF_CPM_PLLCTRL1_IN_DIV(v)       (((v) & 0xf) << 18)
#define BFM_CPM_PLLCTRL1_IN_DIV(v)      BM_CPM_PLLCTRL1_IN_DIV
#define BF_CPM_PLLCTRL1_IN_DIV_V(e)     BF_CPM_PLLCTRL1_IN_DIV(BV_CPM_PLLCTRL1_IN_DIV__##e)
#define BFM_CPM_PLLCTRL1_IN_DIV_V(v)    BM_CPM_PLLCTRL1_IN_DIV
#define BP_CPM_PLLCTRL1_OUT_DIV         16
#define BM_CPM_PLLCTRL1_OUT_DIV         0x30000
#define BV_CPM_PLLCTRL1_OUT_DIV__BY_1   0x0
#define BV_CPM_PLLCTRL1_OUT_DIV__BY_2   0x1
#define BV_CPM_PLLCTRL1_OUT_DIV__BY_4   0x2
#define BV_CPM_PLLCTRL1_OUT_DIV__BY_8   0x3
#define BF_CPM_PLLCTRL1_OUT_DIV(v)      (((v) & 0x3) << 16)
#define BFM_CPM_PLLCTRL1_OUT_DIV(v)     BM_CPM_PLLCTRL1_OUT_DIV
#define BF_CPM_PLLCTRL1_OUT_DIV_V(e)    BF_CPM_PLLCTRL1_OUT_DIV(BV_CPM_PLLCTRL1_OUT_DIV__##e)
#define BFM_CPM_PLLCTRL1_OUT_DIV_V(v)   BM_CPM_PLLCTRL1_OUT_DIV
#define BP_CPM_PLLCTRL1_SRC_SEL         15
#define BM_CPM_PLLCTRL1_SRC_SEL         0x8000
#define BV_CPM_PLLCTRL1_SRC_SEL__EXCLK  0x0
#define BV_CPM_PLLCTRL1_SRC_SEL__PLL0   0x1
#define BF_CPM_PLLCTRL1_SRC_SEL(v)      (((v) & 0x1) << 15)
#define BFM_CPM_PLLCTRL1_SRC_SEL(v)     BM_CPM_PLLCTRL1_SRC_SEL
#define BF_CPM_PLLCTRL1_SRC_SEL_V(e)    BF_CPM_PLLCTRL1_SRC_SEL(BV_CPM_PLLCTRL1_SRC_SEL__##e)
#define BFM_CPM_PLLCTRL1_SRC_SEL_V(v)   BM_CPM_PLLCTRL1_SRC_SEL
#define BP_CPM_PLLCTRL1_PLL0_DIV        9
#define BM_CPM_PLLCTRL1_PLL0_DIV        0x7e00
#define BF_CPM_PLLCTRL1_PLL0_DIV(v)     (((v) & 0x3f) << 9)
#define BFM_CPM_PLLCTRL1_PLL0_DIV(v)    BM_CPM_PLLCTRL1_PLL0_DIV
#define BF_CPM_PLLCTRL1_PLL0_DIV_V(e)   BF_CPM_PLLCTRL1_PLL0_DIV(BV_CPM_PLLCTRL1_PLL0_DIV__##e)
#define BFM_CPM_PLLCTRL1_PLL0_DIV_V(v)  BM_CPM_PLLCTRL1_PLL0_DIV
#define BP_CPM_PLLCTRL1_ENABLE          7
#define BM_CPM_PLLCTRL1_ENABLE          0x80
#define BF_CPM_PLLCTRL1_ENABLE(v)       (((v) & 0x1) << 7)
#define BFM_CPM_PLLCTRL1_ENABLE(v)      BM_CPM_PLLCTRL1_ENABLE
#define BF_CPM_PLLCTRL1_ENABLE_V(e)     BF_CPM_PLLCTRL1_ENABLE(BV_CPM_PLLCTRL1_ENABLE__##e)
#define BFM_CPM_PLLCTRL1_ENABLE_V(v)    BM_CPM_PLLCTRL1_ENABLE
#define BP_CPM_PLLCTRL1_STABLE          6
#define BM_CPM_PLLCTRL1_STABLE          0x40
#define BF_CPM_PLLCTRL1_STABLE(v)       (((v) & 0x1) << 6)
#define BFM_CPM_PLLCTRL1_STABLE(v)      BM_CPM_PLLCTRL1_STABLE
#define BF_CPM_PLLCTRL1_STABLE_V(e)     BF_CPM_PLLCTRL1_STABLE(BV_CPM_PLLCTRL1_STABLE__##e)
#define BFM_CPM_PLLCTRL1_STABLE_V(v)    BM_CPM_PLLCTRL1_STABLE
#define BP_CPM_PLLCTRL1_LOCK            2
#define BM_CPM_PLLCTRL1_LOCK            0x4
#define BF_CPM_PLLCTRL1_LOCK(v)         (((v) & 0x1) << 2)
#define BFM_CPM_PLLCTRL1_LOCK(v)        BM_CPM_PLLCTRL1_LOCK
#define BF_CPM_PLLCTRL1_LOCK_V(e)       BF_CPM_PLLCTRL1_LOCK(BV_CPM_PLLCTRL1_LOCK__##e)
#define BFM_CPM_PLLCTRL1_LOCK_V(v)      BM_CPM_PLLCTRL1_LOCK
#define BP_CPM_PLLCTRL1_OFF             1
#define BM_CPM_PLLCTRL1_OFF             0x2
#define BF_CPM_PLLCTRL1_OFF(v)          (((v) & 0x1) << 1)
#define BFM_CPM_PLLCTRL1_OFF(v)         BM_CPM_PLLCTRL1_OFF
#define BF_CPM_PLLCTRL1_OFF_V(e)        BF_CPM_PLLCTRL1_OFF(BV_CPM_PLLCTRL1_OFF__##e)
#define BFM_CPM_PLLCTRL1_OFF_V(v)       BM_CPM_PLLCTRL1_OFF
#define BP_CPM_PLLCTRL1_ON              0
#define BM_CPM_PLLCTRL1_ON              0x1
#define BF_CPM_PLLCTRL1_ON(v)           (((v) & 0x1) << 0)
#define BFM_CPM_PLLCTRL1_ON(v)          BM_CPM_PLLCTRL1_ON
#define BF_CPM_PLLCTRL1_ON_V(e)         BF_CPM_PLLCTRL1_ON(BV_CPM_PLLCTRL1_ON__##e)
#define BFM_CPM_PLLCTRL1_ON_V(v)        BM_CPM_PLLCTRL1_ON

#define REG_CPM_SCRATCH jz_reg(CPM_SCRATCH)
#define JA_CPM_SCRATCH  (0xb0000000 + 0x34)
#define JT_CPM_SCRATCH  JIO_32_RW
#define JN_CPM_SCRATCH  CPM_SCRATCH
#define JI_CPM_SCRATCH  

#define REG_CPM_SCRATCHPROT jz_reg(CPM_SCRATCHPROT)
#define JA_CPM_SCRATCHPROT  (0xb0000000 + 0x38)
#define JT_CPM_SCRATCHPROT  JIO_32_RW
#define JN_CPM_SCRATCHPROT  CPM_SCRATCHPROT
#define JI_CPM_SCRATCHPROT  

#define REG_CPM_USBCTRL                     jz_reg(CPM_USBCTRL)
#define JA_CPM_USBCTRL                      (0xb0000000 + 0x3c)
#define JT_CPM_USBCTRL                      JIO_32_RW
#define JN_CPM_USBCTRL                      CPM_USBCTRL
#define JI_CPM_USBCTRL                      
#define BP_CPM_USBCTRL_USB_MODE             31
#define BM_CPM_USBCTRL_USB_MODE             0x80000000
#define BF_CPM_USBCTRL_USB_MODE(v)          (((v) & 0x1) << 31)
#define BFM_CPM_USBCTRL_USB_MODE(v)         BM_CPM_USBCTRL_USB_MODE
#define BF_CPM_USBCTRL_USB_MODE_V(e)        BF_CPM_USBCTRL_USB_MODE(BV_CPM_USBCTRL_USB_MODE__##e)
#define BFM_CPM_USBCTRL_USB_MODE_V(v)       BM_CPM_USBCTRL_USB_MODE
#define BP_CPM_USBCTRL_AVLD_REG             30
#define BM_CPM_USBCTRL_AVLD_REG             0x40000000
#define BF_CPM_USBCTRL_AVLD_REG(v)          (((v) & 0x1) << 30)
#define BFM_CPM_USBCTRL_AVLD_REG(v)         BM_CPM_USBCTRL_AVLD_REG
#define BF_CPM_USBCTRL_AVLD_REG_V(e)        BF_CPM_USBCTRL_AVLD_REG(BV_CPM_USBCTRL_AVLD_REG__##e)
#define BFM_CPM_USBCTRL_AVLD_REG_V(v)       BM_CPM_USBCTRL_AVLD_REG
#define BP_CPM_USBCTRL_IDPULLUP             28
#define BM_CPM_USBCTRL_IDPULLUP             0x30000000
#define BF_CPM_USBCTRL_IDPULLUP(v)          (((v) & 0x3) << 28)
#define BFM_CPM_USBCTRL_IDPULLUP(v)         BM_CPM_USBCTRL_IDPULLUP
#define BF_CPM_USBCTRL_IDPULLUP_V(e)        BF_CPM_USBCTRL_IDPULLUP(BV_CPM_USBCTRL_IDPULLUP__##e)
#define BFM_CPM_USBCTRL_IDPULLUP_V(v)       BM_CPM_USBCTRL_IDPULLUP
#define BP_CPM_USBCTRL_INCRM                27
#define BM_CPM_USBCTRL_INCRM                0x8000000
#define BF_CPM_USBCTRL_INCRM(v)             (((v) & 0x1) << 27)
#define BFM_CPM_USBCTRL_INCRM(v)            BM_CPM_USBCTRL_INCRM
#define BF_CPM_USBCTRL_INCRM_V(e)           BF_CPM_USBCTRL_INCRM(BV_CPM_USBCTRL_INCRM__##e)
#define BFM_CPM_USBCTRL_INCRM_V(v)          BM_CPM_USBCTRL_INCRM
#define BP_CPM_USBCTRL_CLK12_EN             26
#define BM_CPM_USBCTRL_CLK12_EN             0x4000000
#define BF_CPM_USBCTRL_CLK12_EN(v)          (((v) & 0x1) << 26)
#define BFM_CPM_USBCTRL_CLK12_EN(v)         BM_CPM_USBCTRL_CLK12_EN
#define BF_CPM_USBCTRL_CLK12_EN_V(e)        BF_CPM_USBCTRL_CLK12_EN(BV_CPM_USBCTRL_CLK12_EN__##e)
#define BFM_CPM_USBCTRL_CLK12_EN_V(v)       BM_CPM_USBCTRL_CLK12_EN
#define BP_CPM_USBCTRL_COMMONONN            25
#define BM_CPM_USBCTRL_COMMONONN            0x2000000
#define BF_CPM_USBCTRL_COMMONONN(v)         (((v) & 0x1) << 25)
#define BFM_CPM_USBCTRL_COMMONONN(v)        BM_CPM_USBCTRL_COMMONONN
#define BF_CPM_USBCTRL_COMMONONN_V(e)       BF_CPM_USBCTRL_COMMONONN(BV_CPM_USBCTRL_COMMONONN__##e)
#define BFM_CPM_USBCTRL_COMMONONN_V(v)      BM_CPM_USBCTRL_COMMONONN
#define BP_CPM_USBCTRL_VBUSVLDEXT           24
#define BM_CPM_USBCTRL_VBUSVLDEXT           0x1000000
#define BF_CPM_USBCTRL_VBUSVLDEXT(v)        (((v) & 0x1) << 24)
#define BFM_CPM_USBCTRL_VBUSVLDEXT(v)       BM_CPM_USBCTRL_VBUSVLDEXT
#define BF_CPM_USBCTRL_VBUSVLDEXT_V(e)      BF_CPM_USBCTRL_VBUSVLDEXT(BV_CPM_USBCTRL_VBUSVLDEXT__##e)
#define BFM_CPM_USBCTRL_VBUSVLDEXT_V(v)     BM_CPM_USBCTRL_VBUSVLDEXT
#define BP_CPM_USBCTRL_VBUSVLDEXTSEL        23
#define BM_CPM_USBCTRL_VBUSVLDEXTSEL        0x800000
#define BF_CPM_USBCTRL_VBUSVLDEXTSEL(v)     (((v) & 0x1) << 23)
#define BFM_CPM_USBCTRL_VBUSVLDEXTSEL(v)    BM_CPM_USBCTRL_VBUSVLDEXTSEL
#define BF_CPM_USBCTRL_VBUSVLDEXTSEL_V(e)   BF_CPM_USBCTRL_VBUSVLDEXTSEL(BV_CPM_USBCTRL_VBUSVLDEXTSEL__##e)
#define BFM_CPM_USBCTRL_VBUSVLDEXTSEL_V(v)  BM_CPM_USBCTRL_VBUSVLDEXTSEL
#define BP_CPM_USBCTRL_POR                  22
#define BM_CPM_USBCTRL_POR                  0x400000
#define BF_CPM_USBCTRL_POR(v)               (((v) & 0x1) << 22)
#define BFM_CPM_USBCTRL_POR(v)              BM_CPM_USBCTRL_POR
#define BF_CPM_USBCTRL_POR_V(e)             BF_CPM_USBCTRL_POR(BV_CPM_USBCTRL_POR__##e)
#define BFM_CPM_USBCTRL_POR_V(v)            BM_CPM_USBCTRL_POR
#define BP_CPM_USBCTRL_SIDDQ                21
#define BM_CPM_USBCTRL_SIDDQ                0x200000
#define BF_CPM_USBCTRL_SIDDQ(v)             (((v) & 0x1) << 21)
#define BFM_CPM_USBCTRL_SIDDQ(v)            BM_CPM_USBCTRL_SIDDQ
#define BF_CPM_USBCTRL_SIDDQ_V(e)           BF_CPM_USBCTRL_SIDDQ(BV_CPM_USBCTRL_SIDDQ__##e)
#define BFM_CPM_USBCTRL_SIDDQ_V(v)          BM_CPM_USBCTRL_SIDDQ
#define BP_CPM_USBCTRL_OTG_DISABLE          20
#define BM_CPM_USBCTRL_OTG_DISABLE          0x100000
#define BF_CPM_USBCTRL_OTG_DISABLE(v)       (((v) & 0x1) << 20)
#define BFM_CPM_USBCTRL_OTG_DISABLE(v)      BM_CPM_USBCTRL_OTG_DISABLE
#define BF_CPM_USBCTRL_OTG_DISABLE_V(e)     BF_CPM_USBCTRL_OTG_DISABLE(BV_CPM_USBCTRL_OTG_DISABLE__##e)
#define BFM_CPM_USBCTRL_OTG_DISABLE_V(v)    BM_CPM_USBCTRL_OTG_DISABLE
#define BP_CPM_USBCTRL_COMPDISTUNE          17
#define BM_CPM_USBCTRL_COMPDISTUNE          0xe0000
#define BF_CPM_USBCTRL_COMPDISTUNE(v)       (((v) & 0x7) << 17)
#define BFM_CPM_USBCTRL_COMPDISTUNE(v)      BM_CPM_USBCTRL_COMPDISTUNE
#define BF_CPM_USBCTRL_COMPDISTUNE_V(e)     BF_CPM_USBCTRL_COMPDISTUNE(BV_CPM_USBCTRL_COMPDISTUNE__##e)
#define BFM_CPM_USBCTRL_COMPDISTUNE_V(v)    BM_CPM_USBCTRL_COMPDISTUNE
#define BP_CPM_USBCTRL_OTGTUNE              14
#define BM_CPM_USBCTRL_OTGTUNE              0x1c000
#define BF_CPM_USBCTRL_OTGTUNE(v)           (((v) & 0x7) << 14)
#define BFM_CPM_USBCTRL_OTGTUNE(v)          BM_CPM_USBCTRL_OTGTUNE
#define BF_CPM_USBCTRL_OTGTUNE_V(e)         BF_CPM_USBCTRL_OTGTUNE(BV_CPM_USBCTRL_OTGTUNE__##e)
#define BFM_CPM_USBCTRL_OTGTUNE_V(v)        BM_CPM_USBCTRL_OTGTUNE
#define BP_CPM_USBCTRL_SQRXTUNE             11
#define BM_CPM_USBCTRL_SQRXTUNE             0x3800
#define BF_CPM_USBCTRL_SQRXTUNE(v)          (((v) & 0x7) << 11)
#define BFM_CPM_USBCTRL_SQRXTUNE(v)         BM_CPM_USBCTRL_SQRXTUNE
#define BF_CPM_USBCTRL_SQRXTUNE_V(e)        BF_CPM_USBCTRL_SQRXTUNE(BV_CPM_USBCTRL_SQRXTUNE__##e)
#define BFM_CPM_USBCTRL_SQRXTUNE_V(v)       BM_CPM_USBCTRL_SQRXTUNE
#define BP_CPM_USBCTRL_TXFSLSTUNE           7
#define BM_CPM_USBCTRL_TXFSLSTUNE           0x780
#define BF_CPM_USBCTRL_TXFSLSTUNE(v)        (((v) & 0xf) << 7)
#define BFM_CPM_USBCTRL_TXFSLSTUNE(v)       BM_CPM_USBCTRL_TXFSLSTUNE
#define BF_CPM_USBCTRL_TXFSLSTUNE_V(e)      BF_CPM_USBCTRL_TXFSLSTUNE(BV_CPM_USBCTRL_TXFSLSTUNE__##e)
#define BFM_CPM_USBCTRL_TXFSLSTUNE_V(v)     BM_CPM_USBCTRL_TXFSLSTUNE
#define BP_CPM_USBCTRL_TXPREEMPHTUNE        6
#define BM_CPM_USBCTRL_TXPREEMPHTUNE        0x40
#define BF_CPM_USBCTRL_TXPREEMPHTUNE(v)     (((v) & 0x1) << 6)
#define BFM_CPM_USBCTRL_TXPREEMPHTUNE(v)    BM_CPM_USBCTRL_TXPREEMPHTUNE
#define BF_CPM_USBCTRL_TXPREEMPHTUNE_V(e)   BF_CPM_USBCTRL_TXPREEMPHTUNE(BV_CPM_USBCTRL_TXPREEMPHTUNE__##e)
#define BFM_CPM_USBCTRL_TXPREEMPHTUNE_V(v)  BM_CPM_USBCTRL_TXPREEMPHTUNE
#define BP_CPM_USBCTRL_TXRISETUNE           4
#define BM_CPM_USBCTRL_TXRISETUNE           0x30
#define BF_CPM_USBCTRL_TXRISETUNE(v)        (((v) & 0x3) << 4)
#define BFM_CPM_USBCTRL_TXRISETUNE(v)       BM_CPM_USBCTRL_TXRISETUNE
#define BF_CPM_USBCTRL_TXRISETUNE_V(e)      BF_CPM_USBCTRL_TXRISETUNE(BV_CPM_USBCTRL_TXRISETUNE__##e)
#define BFM_CPM_USBCTRL_TXRISETUNE_V(v)     BM_CPM_USBCTRL_TXRISETUNE
#define BP_CPM_USBCTRL_TXVREFTUNE           0
#define BM_CPM_USBCTRL_TXVREFTUNE           0xf
#define BF_CPM_USBCTRL_TXVREFTUNE(v)        (((v) & 0xf) << 0)
#define BFM_CPM_USBCTRL_TXVREFTUNE(v)       BM_CPM_USBCTRL_TXVREFTUNE
#define BF_CPM_USBCTRL_TXVREFTUNE_V(e)      BF_CPM_USBCTRL_TXVREFTUNE(BV_CPM_USBCTRL_TXVREFTUNE__##e)
#define BFM_CPM_USBCTRL_TXVREFTUNE_V(v)     BM_CPM_USBCTRL_TXVREFTUNE

#define REG_CPM_USBRESET                    jz_reg(CPM_USBRESET)
#define JA_CPM_USBRESET                     (0xb0000000 + 0x40)
#define JT_CPM_USBRESET                     JIO_32_RW
#define JN_CPM_USBRESET                     CPM_USBRESET
#define JI_CPM_USBRESET                     
#define BP_CPM_USBRESET_VBFIL_LD_EN         25
#define BM_CPM_USBRESET_VBFIL_LD_EN         0x2000000
#define BF_CPM_USBRESET_VBFIL_LD_EN(v)      (((v) & 0x1) << 25)
#define BFM_CPM_USBRESET_VBFIL_LD_EN(v)     BM_CPM_USBRESET_VBFIL_LD_EN
#define BF_CPM_USBRESET_VBFIL_LD_EN_V(e)    BF_CPM_USBRESET_VBFIL_LD_EN(BV_CPM_USBRESET_VBFIL_LD_EN__##e)
#define BFM_CPM_USBRESET_VBFIL_LD_EN_V(v)   BM_CPM_USBRESET_VBFIL_LD_EN
#define BP_CPM_USBRESET_IDDIG_EN            24
#define BM_CPM_USBRESET_IDDIG_EN            0x1000000
#define BF_CPM_USBRESET_IDDIG_EN(v)         (((v) & 0x1) << 24)
#define BFM_CPM_USBRESET_IDDIG_EN(v)        BM_CPM_USBRESET_IDDIG_EN
#define BF_CPM_USBRESET_IDDIG_EN_V(e)       BF_CPM_USBRESET_IDDIG_EN(BV_CPM_USBRESET_IDDIG_EN__##e)
#define BFM_CPM_USBRESET_IDDIG_EN_V(v)      BM_CPM_USBRESET_IDDIG_EN
#define BP_CPM_USBRESET_IDDIG_REG           23
#define BM_CPM_USBRESET_IDDIG_REG           0x800000
#define BF_CPM_USBRESET_IDDIG_REG(v)        (((v) & 0x1) << 23)
#define BFM_CPM_USBRESET_IDDIG_REG(v)       BM_CPM_USBRESET_IDDIG_REG
#define BF_CPM_USBRESET_IDDIG_REG_V(e)      BF_CPM_USBRESET_IDDIG_REG(BV_CPM_USBRESET_IDDIG_REG__##e)
#define BFM_CPM_USBRESET_IDDIG_REG_V(v)     BM_CPM_USBRESET_IDDIG_REG
#define BP_CPM_USBRESET_USBRDT              0
#define BM_CPM_USBRESET_USBRDT              0x7fffff
#define BF_CPM_USBRESET_USBRDT(v)           (((v) & 0x7fffff) << 0)
#define BFM_CPM_USBRESET_USBRDT(v)          BM_CPM_USBRESET_USBRDT
#define BF_CPM_USBRESET_USBRDT_V(e)         BF_CPM_USBRESET_USBRDT(BV_CPM_USBRESET_USBRDT__##e)
#define BFM_CPM_USBRESET_USBRDT_V(v)        BM_CPM_USBRESET_USBRDT

#define REG_CPM_USBVBUS jz_reg(CPM_USBVBUS)
#define JA_CPM_USBVBUS  (0xb0000000 + 0x44)
#define JT_CPM_USBVBUS  JIO_32_RW
#define JN_CPM_USBVBUS  CPM_USBVBUS
#define JI_CPM_USBVBUS  

#define REG_CPM_USBCLK                  jz_reg(CPM_USBCLK)
#define JA_CPM_USBCLK                   (0xb0000000 + 0x50)
#define JT_CPM_USBCLK                   JIO_32_RW
#define JN_CPM_USBCLK                   CPM_USBCLK
#define JI_CPM_USBCLK                   
#define BP_CPM_USBCLK_SRC_SEL           31
#define BM_CPM_USBCLK_SRC_SEL           0x80000000
#define BV_CPM_USBCLK_SRC_SEL__EXCLK    0x0
#define BV_CPM_USBCLK_SRC_SEL__PLL      0x1
#define BF_CPM_USBCLK_SRC_SEL(v)        (((v) & 0x1) << 31)
#define BFM_CPM_USBCLK_SRC_SEL(v)       BM_CPM_USBCLK_SRC_SEL
#define BF_CPM_USBCLK_SRC_SEL_V(e)      BF_CPM_USBCLK_SRC_SEL(BV_CPM_USBCLK_SRC_SEL__##e)
#define BFM_CPM_USBCLK_SRC_SEL_V(v)     BM_CPM_USBCLK_SRC_SEL
#define BP_CPM_USBCLK_PLL_SEL           30
#define BM_CPM_USBCLK_PLL_SEL           0x40000000
#define BV_CPM_USBCLK_PLL_SEL__PLL0     0x0
#define BV_CPM_USBCLK_PLL_SEL__PLL1     0x1
#define BF_CPM_USBCLK_PLL_SEL(v)        (((v) & 0x1) << 30)
#define BFM_CPM_USBCLK_PLL_SEL(v)       BM_CPM_USBCLK_PLL_SEL
#define BF_CPM_USBCLK_PLL_SEL_V(e)      BF_CPM_USBCLK_PLL_SEL(BV_CPM_USBCLK_PLL_SEL__##e)
#define BFM_CPM_USBCLK_PLL_SEL_V(v)     BM_CPM_USBCLK_PLL_SEL
#define BP_CPM_USBCLK_DIV               0
#define BM_CPM_USBCLK_DIV               0x3f
#define BF_CPM_USBCLK_DIV(v)            (((v) & 0x3f) << 0)
#define BFM_CPM_USBCLK_DIV(v)           BM_CPM_USBCLK_DIV
#define BF_CPM_USBCLK_DIV_V(e)          BF_CPM_USBCLK_DIV(BV_CPM_USBCLK_DIV__##e)
#define BFM_CPM_USBCLK_DIV_V(v)         BM_CPM_USBCLK_DIV

#define REG_CPM_I2SCLK                  jz_reg(CPM_I2SCLK)
#define JA_CPM_I2SCLK                   (0xb0000000 + 0x60)
#define JT_CPM_I2SCLK                   JIO_32_RW
#define JN_CPM_I2SCLK                   CPM_I2SCLK
#define JI_CPM_I2SCLK                   
#define BP_CPM_I2SCLK_SRC_SEL           31
#define BM_CPM_I2SCLK_SRC_SEL           0x80000000
#define BV_CPM_I2SCLK_SRC_SEL__EXCLK    0x0
#define BV_CPM_I2SCLK_SRC_SEL__PLL      0x1
#define BF_CPM_I2SCLK_SRC_SEL(v)        (((v) & 0x1) << 31)
#define BFM_CPM_I2SCLK_SRC_SEL(v)       BM_CPM_I2SCLK_SRC_SEL
#define BF_CPM_I2SCLK_SRC_SEL_V(e)      BF_CPM_I2SCLK_SRC_SEL(BV_CPM_I2SCLK_SRC_SEL__##e)
#define BFM_CPM_I2SCLK_SRC_SEL_V(v)     BM_CPM_I2SCLK_SRC_SEL
#define BP_CPM_I2SCLK_PLL_SEL           30
#define BM_CPM_I2SCLK_PLL_SEL           0x40000000
#define BV_CPM_I2SCLK_PLL_SEL__PLL0     0x0
#define BV_CPM_I2SCLK_PLL_SEL__PLL1     0x1
#define BF_CPM_I2SCLK_PLL_SEL(v)        (((v) & 0x1) << 30)
#define BFM_CPM_I2SCLK_PLL_SEL(v)       BM_CPM_I2SCLK_PLL_SEL
#define BF_CPM_I2SCLK_PLL_SEL_V(e)      BF_CPM_I2SCLK_PLL_SEL(BV_CPM_I2SCLK_PLL_SEL__##e)
#define BFM_CPM_I2SCLK_PLL_SEL_V(v)     BM_CPM_I2SCLK_PLL_SEL
#define BP_CPM_I2SCLK_DIV               0
#define BM_CPM_I2SCLK_DIV               0x1ff
#define BF_CPM_I2SCLK_DIV(v)            (((v) & 0x1ff) << 0)
#define BFM_CPM_I2SCLK_DIV(v)           BM_CPM_I2SCLK_DIV
#define BF_CPM_I2SCLK_DIV_V(e)          BF_CPM_I2SCLK_DIV(BV_CPM_I2SCLK_DIV__##e)
#define BFM_CPM_I2SCLK_DIV_V(v)         BM_CPM_I2SCLK_DIV

#define REG_CPM_LCDCLK                      jz_reg(CPM_LCDCLK)
#define JA_CPM_LCDCLK                       (0xb0000000 + 0x64)
#define JT_CPM_LCDCLK                       JIO_32_RW
#define JN_CPM_LCDCLK                       CPM_LCDCLK
#define JI_CPM_LCDCLK                       
#define BP_CPM_LCDCLK_OUT_SEL               30
#define BM_CPM_LCDCLK_OUT_SEL               0x40000000
#define BV_CPM_LCDCLK_OUT_SEL__LCD_PANEL    0x0
#define BV_CPM_LCDCLK_OUT_SEL__TV_ENC       0x1
#define BF_CPM_LCDCLK_OUT_SEL(v)            (((v) & 0x1) << 30)
#define BFM_CPM_LCDCLK_OUT_SEL(v)           BM_CPM_LCDCLK_OUT_SEL
#define BF_CPM_LCDCLK_OUT_SEL_V(e)          BF_CPM_LCDCLK_OUT_SEL(BV_CPM_LCDCLK_OUT_SEL__##e)
#define BFM_CPM_LCDCLK_OUT_SEL_V(v)         BM_CPM_LCDCLK_OUT_SEL
#define BP_CPM_LCDCLK_PLL_SEL               29
#define BM_CPM_LCDCLK_PLL_SEL               0x20000000
#define BV_CPM_LCDCLK_PLL_SEL__PLL0         0x0
#define BV_CPM_LCDCLK_PLL_SEL__PLL1         0x1
#define BF_CPM_LCDCLK_PLL_SEL(v)            (((v) & 0x1) << 29)
#define BFM_CPM_LCDCLK_PLL_SEL(v)           BM_CPM_LCDCLK_PLL_SEL
#define BF_CPM_LCDCLK_PLL_SEL_V(e)          BF_CPM_LCDCLK_PLL_SEL(BV_CPM_LCDCLK_PLL_SEL__##e)
#define BFM_CPM_LCDCLK_PLL_SEL_V(v)         BM_CPM_LCDCLK_PLL_SEL
#define BP_CPM_LCDCLK_DIV                   0
#define BM_CPM_LCDCLK_DIV                   0x7ff
#define BF_CPM_LCDCLK_DIV(v)                (((v) & 0x7ff) << 0)
#define BFM_CPM_LCDCLK_DIV(v)               BM_CPM_LCDCLK_DIV
#define BF_CPM_LCDCLK_DIV_V(e)              BF_CPM_LCDCLK_DIV(BV_CPM_LCDCLK_DIV__##e)
#define BFM_CPM_LCDCLK_DIV_V(v)             BM_CPM_LCDCLK_DIV

#define REG_CPM_MSCCLK                  jz_reg(CPM_MSCCLK)
#define JA_CPM_MSCCLK                   (0xb0000000 + 0x68)
#define JT_CPM_MSCCLK                   JIO_32_RW
#define JN_CPM_MSCCLK                   CPM_MSCCLK
#define JI_CPM_MSCCLK                   
#define BP_CPM_MSCCLK_SRC_SEL           31
#define BM_CPM_MSCCLK_SRC_SEL           0x80000000
#define BV_CPM_MSCCLK_SRC_SEL__EXCLK    0x0
#define BV_CPM_MSCCLK_SRC_SEL__PLL      0x1
#define BF_CPM_MSCCLK_SRC_SEL(v)        (((v) & 0x1) << 31)
#define BFM_CPM_MSCCLK_SRC_SEL(v)       BM_CPM_MSCCLK_SRC_SEL
#define BF_CPM_MSCCLK_SRC_SEL_V(e)      BF_CPM_MSCCLK_SRC_SEL(BV_CPM_MSCCLK_SRC_SEL__##e)
#define BFM_CPM_MSCCLK_SRC_SEL_V(v)     BM_CPM_MSCCLK_SRC_SEL
#define BP_CPM_MSCCLK_DIV               0
#define BM_CPM_MSCCLK_DIV               0x3f
#define BF_CPM_MSCCLK_DIV(v)            (((v) & 0x3f) << 0)
#define BFM_CPM_MSCCLK_DIV(v)           BM_CPM_MSCCLK_DIV
#define BF_CPM_MSCCLK_DIV_V(e)          BF_CPM_MSCCLK_DIV(BV_CPM_MSCCLK_DIV__##e)
#define BFM_CPM_MSCCLK_DIV_V(v)         BM_CPM_MSCCLK_DIV

#define REG_CPM_UHCCLK              jz_reg(CPM_UHCCLK)
#define JA_CPM_UHCCLK               (0xb0000000 + 0x6c)
#define JT_CPM_UHCCLK               JIO_32_RW
#define JN_CPM_UHCCLK               CPM_UHCCLK
#define JI_CPM_UHCCLK               
#define BP_CPM_UHCCLK_PLL_SEL       31
#define BM_CPM_UHCCLK_PLL_SEL       0x80000000
#define BV_CPM_UHCCLK_PLL_SEL__PLL0 0x0
#define BV_CPM_UHCCLK_PLL_SEL__PLL1 0x1
#define BF_CPM_UHCCLK_PLL_SEL(v)    (((v) & 0x1) << 31)
#define BFM_CPM_UHCCLK_PLL_SEL(v)   BM_CPM_UHCCLK_PLL_SEL
#define BF_CPM_UHCCLK_PLL_SEL_V(e)  BF_CPM_UHCCLK_PLL_SEL(BV_CPM_UHCCLK_PLL_SEL__##e)
#define BFM_CPM_UHCCLK_PLL_SEL_V(v) BM_CPM_UHCCLK_PLL_SEL
#define BP_CPM_UHCCLK_DIV           0
#define BM_CPM_UHCCLK_DIV           0xf
#define BF_CPM_UHCCLK_DIV(v)        (((v) & 0xf) << 0)
#define BFM_CPM_UHCCLK_DIV(v)       BM_CPM_UHCCLK_DIV
#define BF_CPM_UHCCLK_DIV_V(e)      BF_CPM_UHCCLK_DIV(BV_CPM_UHCCLK_DIV__##e)
#define BFM_CPM_UHCCLK_DIV_V(v)     BM_CPM_UHCCLK_DIV

#define REG_CPM_SSICLK                  jz_reg(CPM_SSICLK)
#define JA_CPM_SSICLK                   (0xb0000000 + 0x74)
#define JT_CPM_SSICLK                   JIO_32_RW
#define JN_CPM_SSICLK                   CPM_SSICLK
#define JI_CPM_SSICLK                   
#define BP_CPM_SSICLK_SRC_SEL           31
#define BM_CPM_SSICLK_SRC_SEL           0x80000000
#define BV_CPM_SSICLK_SRC_SEL__EXCLK    0x0
#define BV_CPM_SSICLK_SRC_SEL__PLL      0x1
#define BF_CPM_SSICLK_SRC_SEL(v)        (((v) & 0x1) << 31)
#define BFM_CPM_SSICLK_SRC_SEL(v)       BM_CPM_SSICLK_SRC_SEL
#define BF_CPM_SSICLK_SRC_SEL_V(e)      BF_CPM_SSICLK_SRC_SEL(BV_CPM_SSICLK_SRC_SEL__##e)
#define BFM_CPM_SSICLK_SRC_SEL_V(v)     BM_CPM_SSICLK_SRC_SEL
#define BP_CPM_SSICLK_DIV               0
#define BM_CPM_SSICLK_DIV               0x3f
#define BF_CPM_SSICLK_DIV(v)            (((v) & 0x3f) << 0)
#define BFM_CPM_SSICLK_DIV(v)           BM_CPM_SSICLK_DIV
#define BF_CPM_SSICLK_DIV_V(e)          BF_CPM_SSICLK_DIV(BV_CPM_SSICLK_DIV__##e)
#define BFM_CPM_SSICLK_DIV_V(v)         BM_CPM_SSICLK_DIV

#define REG_CPM_CIM             jz_reg(CPM_CIM)
#define JA_CPM_CIM              (0xb0000000 + 0x7c)
#define JT_CPM_CIM              JIO_32_RW
#define JN_CPM_CIM              CPM_CIM
#define JI_CPM_CIM              
#define BP_CPM_CIM_DIV          0
#define BM_CPM_CIM_DIV          0xff
#define BF_CPM_CIM_DIV(v)       (((v) & 0xff) << 0)
#define BFM_CPM_CIM_DIV(v)      BM_CPM_CIM_DIV
#define BF_CPM_CIM_DIV_V(e)     BF_CPM_CIM_DIV(BV_CPM_CIM_DIV__##e)
#define BFM_CPM_CIM_DIV_V(v)    BM_CPM_CIM_DIV

#define REG_CPM_GPS                 jz_reg(CPM_GPS)
#define JA_CPM_GPS                  (0xb0000000 + 0x80)
#define JT_CPM_GPS                  JIO_32_RW
#define JN_CPM_GPS                  CPM_GPS
#define JI_CPM_GPS                  
#define BP_CPM_GPS_PLL_SEL          31
#define BM_CPM_GPS_PLL_SEL          0x80000000
#define BV_CPM_GPS_PLL_SEL__PLL0    0x0
#define BV_CPM_GPS_PLL_SEL__PLL1    0x1
#define BF_CPM_GPS_PLL_SEL(v)       (((v) & 0x1) << 31)
#define BFM_CPM_GPS_PLL_SEL(v)      BM_CPM_GPS_PLL_SEL
#define BF_CPM_GPS_PLL_SEL_V(e)     BF_CPM_GPS_PLL_SEL(BV_CPM_GPS_PLL_SEL__##e)
#define BFM_CPM_GPS_PLL_SEL_V(v)    BM_CPM_GPS_PLL_SEL
#define BP_CPM_GPS_DIV              0
#define BM_CPM_GPS_DIV              0xf
#define BF_CPM_GPS_DIV(v)           (((v) & 0xf) << 0)
#define BFM_CPM_GPS_DIV(v)          BM_CPM_GPS_DIV
#define BF_CPM_GPS_DIV_V(e)         BF_CPM_GPS_DIV(BV_CPM_GPS_DIV__##e)
#define BFM_CPM_GPS_DIV_V(v)        BM_CPM_GPS_DIV

#define REG_CPM_PCMCLK                  jz_reg(CPM_PCMCLK)
#define JA_CPM_PCMCLK                   (0xb0000000 + 0x84)
#define JT_CPM_PCMCLK                   JIO_32_RW
#define JN_CPM_PCMCLK                   CPM_PCMCLK
#define JI_CPM_PCMCLK                   
#define BP_CPM_PCMCLK_SRC_SEL           31
#define BM_CPM_PCMCLK_SRC_SEL           0x80000000
#define BV_CPM_PCMCLK_SRC_SEL__EXCLK    0x0
#define BV_CPM_PCMCLK_SRC_SEL__PLL      0x1
#define BF_CPM_PCMCLK_SRC_SEL(v)        (((v) & 0x1) << 31)
#define BFM_CPM_PCMCLK_SRC_SEL(v)       BM_CPM_PCMCLK_SRC_SEL
#define BF_CPM_PCMCLK_SRC_SEL_V(e)      BF_CPM_PCMCLK_SRC_SEL(BV_CPM_PCMCLK_SRC_SEL__##e)
#define BFM_CPM_PCMCLK_SRC_SEL_V(v)     BM_CPM_PCMCLK_SRC_SEL
#define BP_CPM_PCMCLK_PLL_SEL           30
#define BM_CPM_PCMCLK_PLL_SEL           0x40000000
#define BV_CPM_PCMCLK_PLL_SEL__PLL0     0x0
#define BV_CPM_PCMCLK_PLL_SEL__PLL1     0x1
#define BF_CPM_PCMCLK_PLL_SEL(v)        (((v) & 0x1) << 30)
#define BFM_CPM_PCMCLK_PLL_SEL(v)       BM_CPM_PCMCLK_PLL_SEL
#define BF_CPM_PCMCLK_PLL_SEL_V(e)      BF_CPM_PCMCLK_PLL_SEL(BV_CPM_PCMCLK_PLL_SEL__##e)
#define BFM_CPM_PCMCLK_PLL_SEL_V(v)     BM_CPM_PCMCLK_PLL_SEL
#define BP_CPM_PCMCLK_DIV               0
#define BM_CPM_PCMCLK_DIV               0x1ff
#define BF_CPM_PCMCLK_DIV(v)            (((v) & 0x1ff) << 0)
#define BFM_CPM_PCMCLK_DIV(v)           BM_CPM_PCMCLK_DIV
#define BF_CPM_PCMCLK_DIV_V(e)          BF_CPM_PCMCLK_DIV(BV_CPM_PCMCLK_DIV__##e)
#define BFM_CPM_PCMCLK_DIV_V(v)         BM_CPM_PCMCLK_DIV

#define REG_CPM_GPUCLK              jz_reg(CPM_GPUCLK)
#define JA_CPM_GPUCLK               (0xb0000000 + 0x88)
#define JT_CPM_GPUCLK               JIO_32_RW
#define JN_CPM_GPUCLK               CPM_GPUCLK
#define JI_CPM_GPUCLK               
#define BP_CPM_GPUCLK_PLL_SEL       31
#define BM_CPM_GPUCLK_PLL_SEL       0x80000000
#define BV_CPM_GPUCLK_PLL_SEL__PLL0 0x0
#define BV_CPM_GPUCLK_PLL_SEL__PLL1 0x1
#define BF_CPM_GPUCLK_PLL_SEL(v)    (((v) & 0x1) << 31)
#define BFM_CPM_GPUCLK_PLL_SEL(v)   BM_CPM_GPUCLK_PLL_SEL
#define BF_CPM_GPUCLK_PLL_SEL_V(e)  BF_CPM_GPUCLK_PLL_SEL(BV_CPM_GPUCLK_PLL_SEL__##e)
#define BFM_CPM_GPUCLK_PLL_SEL_V(v) BM_CPM_GPUCLK_PLL_SEL
#define BP_CPM_GPUCLK_DIV           0
#define BM_CPM_GPUCLK_DIV           0x7
#define BF_CPM_GPUCLK_DIV(v)        (((v) & 0x7) << 0)
#define BFM_CPM_GPUCLK_DIV(v)       BM_CPM_GPUCLK_DIV
#define BF_CPM_GPUCLK_DIV_V(e)      BF_CPM_GPUCLK_DIV(BV_CPM_GPUCLK_DIV__##e)
#define BFM_CPM_GPUCLK_DIV_V(v)     BM_CPM_GPUCLK_DIV

#define REG_CPM_PSWC0ST jz_reg(CPM_PSWC0ST)
#define JA_CPM_PSWC0ST  (0xb0000000 + 0x90)
#define JT_CPM_PSWC0ST  JIO_32_RW
#define JN_CPM_PSWC0ST  CPM_PSWC0ST
#define JI_CPM_PSWC0ST  

#define REG_CPM_PSWC1ST jz_reg(CPM_PSWC1ST)
#define JA_CPM_PSWC1ST  (0xb0000000 + 0x94)
#define JT_CPM_PSWC1ST  JIO_32_RW
#define JN_CPM_PSWC1ST  CPM_PSWC1ST
#define JI_CPM_PSWC1ST  

#define REG_CPM_PSWC2ST jz_reg(CPM_PSWC2ST)
#define JA_CPM_PSWC2ST  (0xb0000000 + 0x98)
#define JT_CPM_PSWC2ST  JIO_32_RW
#define JN_CPM_PSWC2ST  CPM_PSWC2ST
#define JI_CPM_PSWC2ST  

#define REG_CPM_PSWC3ST jz_reg(CPM_PSWC3ST)
#define JA_CPM_PSWC3ST  (0xb0000000 + 0x9c)
#define JT_CPM_PSWC3ST  JIO_32_RW
#define JN_CPM_PSWC3ST  CPM_PSWC3ST
#define JI_CPM_PSWC3ST  

#endif /* __HEADERGEN_CPM_H__*/
