{
  "module_name": "gfx_6_0_d.h",
  "hash_id": "628c904aea5a9d0656c1def2da1144722d45c661a429ea763de4fd4a3cfa4c0b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gca/gfx_6_0_d.h",
  "human_readable_source": " \n\n#ifndef GFX_6_0_D_H\n#define GFX_6_0_D_H\n\n#define ixCLIPPER_DEBUG_REG00 0x0000\n#define ixCLIPPER_DEBUG_REG01 0x0001\n#define ixCLIPPER_DEBUG_REG02 0x0002\n#define ixCLIPPER_DEBUG_REG03 0x0003\n#define ixCLIPPER_DEBUG_REG04 0x0004\n#define ixCLIPPER_DEBUG_REG05 0x0005\n#define ixCLIPPER_DEBUG_REG06 0x0006\n#define ixCLIPPER_DEBUG_REG07 0x0007\n#define ixCLIPPER_DEBUG_REG08 0x0008\n#define ixCLIPPER_DEBUG_REG09 0x0009\n#define ixCLIPPER_DEBUG_REG10 0x000A\n#define ixCLIPPER_DEBUG_REG11 0x000B\n#define ixCLIPPER_DEBUG_REG12 0x000C\n#define ixCLIPPER_DEBUG_REG13 0x000D\n#define ixCLIPPER_DEBUG_REG14 0x000E\n#define ixCLIPPER_DEBUG_REG15 0x000F\n#define ixCLIPPER_DEBUG_REG16 0x0010\n#define ixCLIPPER_DEBUG_REG17 0x0011\n#define ixCLIPPER_DEBUG_REG18 0x0012\n#define ixCLIPPER_DEBUG_REG19 0x0013\n#define ixGDS_DEBUG_REG0 0x0000\n#define ixGDS_DEBUG_REG1 0x0001\n#define ixGDS_DEBUG_REG2 0x0002\n#define ixGDS_DEBUG_REG3 0x0003\n#define ixGDS_DEBUG_REG4 0x0004\n#define ixGDS_DEBUG_REG5 0x0005\n#define ixGDS_DEBUG_REG6 0x0006\n#define ixIA_DEBUG_REG0 0x0000\n#define ixIA_DEBUG_REG1 0x0001\n#define ixIA_DEBUG_REG2 0x0002\n#define ixIA_DEBUG_REG3 0x0003\n#define ixIA_DEBUG_REG4 0x0004\n#define ixIA_DEBUG_REG5 0x0005\n#define ixIA_DEBUG_REG6 0x0006\n#define ixIA_DEBUG_REG7 0x0007\n#define ixIA_DEBUG_REG8 0x0008\n#define ixIA_DEBUG_REG9 0x0009\n#define ixPA_SC_DEBUG_REG0 0x0000\n#define ixPA_SC_DEBUG_REG1 0x0001\n#define ixSETUP_DEBUG_REG0 0x0018\n#define ixSETUP_DEBUG_REG1 0x0019\n#define ixSETUP_DEBUG_REG2 0x001A\n#define ixSETUP_DEBUG_REG3 0x001B\n#define ixSETUP_DEBUG_REG4 0x001C\n#define ixSETUP_DEBUG_REG5 0x001D\n#define ixSQ_DEBUG_CTRL_LOCAL 0x0009\n#define ixSQ_DEBUG_STS_LOCAL 0x0008\n#define ixSQ_INTERRUPT_WORD_AUTO 0x20C0\n#define ixSQ_INTERRUPT_WORD_CMN 0x20C0\n#define ixSQ_INTERRUPT_WORD_WAVE 0x20C0\n#define ixSQ_WAVE_EXEC_HI 0x027F\n#define ixSQ_WAVE_EXEC_LO 0x027E\n#define ixSQ_WAVE_GPR_ALLOC 0x0015\n#define ixSQ_WAVE_HW_ID 0x0014\n#define ixSQ_WAVE_IB_DBG0 0x001C\n#define ixSQ_WAVE_IB_STS 0x0017\n#define ixSQ_WAVE_INST_DW0 0x001A\n#define ixSQ_WAVE_INST_DW1 0x001B\n#define ixSQ_WAVE_LDS_ALLOC 0x0016\n#define ixSQ_WAVE_M0 0x027C\n#define ixSQ_WAVE_MODE 0x0011\n#define ixSQ_WAVE_PC_HI 0x0019\n#define ixSQ_WAVE_PC_LO 0x0018\n#define ixSQ_WAVE_STATUS 0x0012\n#define ixSQ_WAVE_TBA_HI 0x026D\n#define ixSQ_WAVE_TBA_LO 0x026C\n#define ixSQ_WAVE_TMA_HI 0x026F\n#define ixSQ_WAVE_TMA_LO 0x026E\n#define ixSQ_WAVE_TRAPSTS 0x0013\n#define ixSQ_WAVE_TTMP0 0x0270\n#define ixSQ_WAVE_TTMP10 0x027A\n#define ixSQ_WAVE_TTMP1 0x0271\n#define ixSQ_WAVE_TTMP11 0x027B\n#define ixSQ_WAVE_TTMP2 0x0272\n#define ixSQ_WAVE_TTMP3 0x0273\n#define ixSQ_WAVE_TTMP4 0x0274\n#define ixSQ_WAVE_TTMP5 0x0275\n#define ixSQ_WAVE_TTMP6 0x0276\n#define ixSQ_WAVE_TTMP7 0x0277\n#define ixSQ_WAVE_TTMP8 0x0278\n#define ixSQ_WAVE_TTMP9 0x0279\n#define ixSXIFCCG_DEBUG_REG0 0x0014\n#define ixSXIFCCG_DEBUG_REG1 0x0015\n#define ixSXIFCCG_DEBUG_REG2 0x0016\n#define ixSXIFCCG_DEBUG_REG3 0x0017\n#define ixVGT_DEBUG_REG0 0x0000\n#define ixVGT_DEBUG_REG10 0x000A\n#define ixVGT_DEBUG_REG1 0x0001\n#define ixVGT_DEBUG_REG11 0x000B\n#define ixVGT_DEBUG_REG12 0x000C\n#define ixVGT_DEBUG_REG13 0x000D\n#define ixVGT_DEBUG_REG14 0x000E\n#define ixVGT_DEBUG_REG15 0x000F\n#define ixVGT_DEBUG_REG16 0x0010\n#define ixVGT_DEBUG_REG17 0x0011\n#define ixVGT_DEBUG_REG18 0x0012\n#define ixVGT_DEBUG_REG19 0x0013\n#define ixVGT_DEBUG_REG20 0x0014\n#define ixVGT_DEBUG_REG2 0x0002\n#define ixVGT_DEBUG_REG21 0x0015\n#define ixVGT_DEBUG_REG22 0x0016\n#define ixVGT_DEBUG_REG23 0x0017\n#define ixVGT_DEBUG_REG24 0x0018\n#define ixVGT_DEBUG_REG25 0x0019\n#define ixVGT_DEBUG_REG26 0x001A\n#define ixVGT_DEBUG_REG27 0x001B\n#define ixVGT_DEBUG_REG28 0x001C\n#define ixVGT_DEBUG_REG29 0x001D\n#define ixVGT_DEBUG_REG30 0x001E\n#define ixVGT_DEBUG_REG3 0x0003\n#define ixVGT_DEBUG_REG31 0x001F\n#define ixVGT_DEBUG_REG32 0x0020\n#define ixVGT_DEBUG_REG33 0x0021\n#define ixVGT_DEBUG_REG34 0x0022\n#define ixVGT_DEBUG_REG35 0x0023\n#define ixVGT_DEBUG_REG36 0x0024\n#define ixVGT_DEBUG_REG4 0x0004\n#define ixVGT_DEBUG_REG5 0x0005\n#define ixVGT_DEBUG_REG6 0x0006\n#define ixVGT_DEBUG_REG7 0x0007\n#define ixVGT_DEBUG_REG8 0x0008\n#define ixVGT_DEBUG_REG9 0x0009\n#define mmBCI_DEBUG_READ 0x24E3\n#define mmCB_BLEND0_CONTROL 0xA1E0\n#define mmCB_BLEND1_CONTROL 0xA1E1\n#define mmCB_BLEND2_CONTROL 0xA1E2\n#define mmCB_BLEND3_CONTROL 0xA1E3\n#define mmCB_BLEND4_CONTROL 0xA1E4\n#define mmCB_BLEND5_CONTROL 0xA1E5\n#define mmCB_BLEND6_CONTROL 0xA1E6\n#define mmCB_BLEND7_CONTROL 0xA1E7\n#define mmCB_BLEND_ALPHA 0xA108\n#define mmCB_BLEND_BLUE 0xA107\n#define mmCB_BLEND_GREEN 0xA106\n#define mmCB_BLEND_RED 0xA105\n#define mmCB_CGTT_SCLK_CTRL 0x2698\n#define mmCB_COLOR0_ATTRIB 0xA31D\n#define mmCB_COLOR0_BASE 0xA318\n#define mmCB_COLOR0_CLEAR_WORD0 0xA323\n#define mmCB_COLOR0_CLEAR_WORD1 0xA324\n#define mmCB_COLOR0_CMASK 0xA31F\n#define mmCB_COLOR0_CMASK_SLICE 0xA320\n#define mmCB_COLOR0_FMASK 0xA321\n#define mmCB_COLOR0_FMASK_SLICE 0xA322\n#define mmCB_COLOR0_INFO 0xA31C\n#define mmCB_COLOR0_PITCH 0xA319\n#define mmCB_COLOR0_SLICE 0xA31A\n#define mmCB_COLOR0_VIEW 0xA31B\n#define mmCB_COLOR1_ATTRIB 0xA32C\n#define mmCB_COLOR1_BASE 0xA327\n#define mmCB_COLOR1_CLEAR_WORD0 0xA332\n#define mmCB_COLOR1_CLEAR_WORD1 0xA333\n#define mmCB_COLOR1_CMASK 0xA32E\n#define mmCB_COLOR1_CMASK_SLICE 0xA32F\n#define mmCB_COLOR1_FMASK 0xA330\n#define mmCB_COLOR1_FMASK_SLICE 0xA331\n#define mmCB_COLOR1_INFO 0xA32B\n#define mmCB_COLOR1_PITCH 0xA328\n#define mmCB_COLOR1_SLICE 0xA329\n#define mmCB_COLOR1_VIEW 0xA32A\n#define mmCB_COLOR2_ATTRIB 0xA33B\n#define mmCB_COLOR2_BASE 0xA336\n#define mmCB_COLOR2_CLEAR_WORD0 0xA341\n#define mmCB_COLOR2_CLEAR_WORD1 0xA342\n#define mmCB_COLOR2_CMASK 0xA33D\n#define mmCB_COLOR2_CMASK_SLICE 0xA33E\n#define mmCB_COLOR2_FMASK 0xA33F\n#define mmCB_COLOR2_FMASK_SLICE 0xA340\n#define mmCB_COLOR2_INFO 0xA33A\n#define mmCB_COLOR2_PITCH 0xA337\n#define mmCB_COLOR2_SLICE 0xA338\n#define mmCB_COLOR2_VIEW 0xA339\n#define mmCB_COLOR3_ATTRIB 0xA34A\n#define mmCB_COLOR3_BASE 0xA345\n#define mmCB_COLOR3_CLEAR_WORD0 0xA350\n#define mmCB_COLOR3_CLEAR_WORD1 0xA351\n#define mmCB_COLOR3_CMASK 0xA34C\n#define mmCB_COLOR3_CMASK_SLICE 0xA34D\n#define mmCB_COLOR3_FMASK 0xA34E\n#define mmCB_COLOR3_FMASK_SLICE 0xA34F\n#define mmCB_COLOR3_INFO 0xA349\n#define mmCB_COLOR3_PITCH 0xA346\n#define mmCB_COLOR3_SLICE 0xA347\n#define mmCB_COLOR3_VIEW 0xA348\n#define mmCB_COLOR4_ATTRIB 0xA359\n#define mmCB_COLOR4_BASE 0xA354\n#define mmCB_COLOR4_CLEAR_WORD0 0xA35F\n#define mmCB_COLOR4_CLEAR_WORD1 0xA360\n#define mmCB_COLOR4_CMASK 0xA35B\n#define mmCB_COLOR4_CMASK_SLICE 0xA35C\n#define mmCB_COLOR4_FMASK 0xA35D\n#define mmCB_COLOR4_FMASK_SLICE 0xA35E\n#define mmCB_COLOR4_INFO 0xA358\n#define mmCB_COLOR4_PITCH 0xA355\n#define mmCB_COLOR4_SLICE 0xA356\n#define mmCB_COLOR4_VIEW 0xA357\n#define mmCB_COLOR5_ATTRIB 0xA368\n#define mmCB_COLOR5_BASE 0xA363\n#define mmCB_COLOR5_CLEAR_WORD0 0xA36E\n#define mmCB_COLOR5_CLEAR_WORD1 0xA36F\n#define mmCB_COLOR5_CMASK 0xA36A\n#define mmCB_COLOR5_CMASK_SLICE 0xA36B\n#define mmCB_COLOR5_FMASK 0xA36C\n#define mmCB_COLOR5_FMASK_SLICE 0xA36D\n#define mmCB_COLOR5_INFO 0xA367\n#define mmCB_COLOR5_PITCH 0xA364\n#define mmCB_COLOR5_SLICE 0xA365\n#define mmCB_COLOR5_VIEW 0xA366\n#define mmCB_COLOR6_ATTRIB 0xA377\n#define mmCB_COLOR6_BASE 0xA372\n#define mmCB_COLOR6_CLEAR_WORD0 0xA37D\n#define mmCB_COLOR6_CLEAR_WORD1 0xA37E\n#define mmCB_COLOR6_CMASK 0xA379\n#define mmCB_COLOR6_CMASK_SLICE 0xA37A\n#define mmCB_COLOR6_FMASK 0xA37B\n#define mmCB_COLOR6_FMASK_SLICE 0xA37C\n#define mmCB_COLOR6_INFO 0xA376\n#define mmCB_COLOR6_PITCH 0xA373\n#define mmCB_COLOR6_SLICE 0xA374\n#define mmCB_COLOR6_VIEW 0xA375\n#define mmCB_COLOR7_ATTRIB 0xA386\n#define mmCB_COLOR7_BASE 0xA381\n#define mmCB_COLOR7_CLEAR_WORD0 0xA38C\n#define mmCB_COLOR7_CLEAR_WORD1 0xA38D\n#define mmCB_COLOR7_CMASK 0xA388\n#define mmCB_COLOR7_CMASK_SLICE 0xA389\n#define mmCB_COLOR7_FMASK 0xA38A\n#define mmCB_COLOR7_FMASK_SLICE 0xA38B\n#define mmCB_COLOR7_INFO 0xA385\n#define mmCB_COLOR7_PITCH 0xA382\n#define mmCB_COLOR7_SLICE 0xA383\n#define mmCB_COLOR7_VIEW 0xA384\n#define mmCB_COLOR_CONTROL 0xA202\n#define mmCB_DEBUG_BUS_10 0x26A2\n#define mmCB_DEBUG_BUS_1 0x2699\n#define mmCB_DEBUG_BUS_11 0x26A3\n#define mmCB_DEBUG_BUS_12 0x26A4\n#define mmCB_DEBUG_BUS_13 0x26A5\n#define mmCB_DEBUG_BUS_14 0x26A6\n#define mmCB_DEBUG_BUS_15 0x26A7\n#define mmCB_DEBUG_BUS_16 0x26A8\n#define mmCB_DEBUG_BUS_17 0x26A9\n#define mmCB_DEBUG_BUS_18 0x26AA\n#define mmCB_DEBUG_BUS_2 0x269A\n#define mmCB_DEBUG_BUS_3 0x269B\n#define mmCB_DEBUG_BUS_4 0x269C\n#define mmCB_DEBUG_BUS_5 0x269D\n#define mmCB_DEBUG_BUS_6 0x269E\n#define mmCB_DEBUG_BUS_7 0x269F\n#define mmCB_DEBUG_BUS_8 0x26A0\n#define mmCB_DEBUG_BUS_9 0x26A1\n#define mmCB_HW_CONTROL 0x2684\n#define mmCB_HW_CONTROL_1 0x2685\n#define mmCB_HW_CONTROL_2 0x2686\n#define mmCB_PERFCOUNTER0_HI 0x2691\n#define mmCB_PERFCOUNTER0_LO 0x2690\n#define mmCB_PERFCOUNTER0_SELECT1 0x2689\n#define mmCB_PERFCOUNTER1_HI 0x2693\n#define mmCB_PERFCOUNTER1_LO 0x2692\n#define mmCB_PERFCOUNTER2_HI 0x2695\n#define mmCB_PERFCOUNTER2_LO 0x2694\n#define mmCB_PERFCOUNTER3_HI 0x2697\n#define mmCB_PERFCOUNTER3_LO 0x2696\n#define mmCB_SHADER_MASK 0xA08F\n#define mmCB_TARGET_MASK 0xA08E\n#define mmCC_GC_SHADER_ARRAY_CONFIG 0x226F\n#define mmCC_RB_BACKEND_DISABLE 0x263D\n#define mmCC_RB_DAISY_CHAIN 0x2641\n#define mmCC_RB_REDUNDANCY 0x263C\n#define mmCC_SQC_BANK_DISABLE 0x2307\n#define mmCGTS_RD_CTRL_REG 0x2455\n#define mmCGTS_RD_REG 0x2456\n#define mmCGTS_SM_CTRL_REG 0x2454\n#define mmCGTS_TCC_DISABLE 0x2452\n#define mmCGTS_USER_TCC_DISABLE 0x2453\n#define mmCGTT_BCI_CLK_CTRL 0x24A9\n#define mmCGTT_CP_CLK_CTRL 0x3059\n#define mmCGTT_GDS_CLK_CTRL 0x25DD\n#define mmCGTT_IA_CLK_CTRL 0x2261\n#define mmCGTT_PA_CLK_CTRL 0x2286\n#define mmCGTT_PC_CLK_CTRL 0x24A8\n#define mmCGTT_RLC_CLK_CTRL 0x30E0\n#define mmCGTT_SC_CLK_CTRL 0x22CA\n#define mmCGTT_SPI_CLK_CTRL 0x2451\n#define mmCGTT_SQ_CLK_CTRL 0x2362\n#define mmCGTT_SQG_CLK_CTRL 0x2363\n#define mmCGTT_SX_CLK_CTRL0 0x240C\n#define mmCGTT_SX_CLK_CTRL1 0x240D\n#define mmCGTT_SX_CLK_CTRL2 0x240E\n#define mmCGTT_SX_CLK_CTRL3 0x240F\n#define mmCGTT_SX_CLK_CTRL4 0x2410\n#define mmCGTT_TCI_CLK_CTRL 0x2B60\n#define mmCGTT_TCP_CLK_CTRL 0x2B15\n#define mmCGTT_VGT_CLK_CTRL 0x225F\n#define mmCOHER_DEST_BASE_0 0xA092\n#define mmCOHER_DEST_BASE_1 0xA093\n#define mmCOHER_DEST_BASE_2 0xA07E\n#define mmCOHER_DEST_BASE_3 0xA07F\n#define mmCOMPUTE_DIM_X 0x2E01\n#define mmCOMPUTE_DIM_Y 0x2E02\n#define mmCOMPUTE_DIM_Z 0x2E03\n#define mmCOMPUTE_DISPATCH_INITIATOR 0x2E00\n#define mmCOMPUTE_NUM_THREAD_X 0x2E07\n#define mmCOMPUTE_NUM_THREAD_Y 0x2E08\n#define mmCOMPUTE_NUM_THREAD_Z 0x2E09\n#define mmCOMPUTE_PGM_HI 0x2E0D\n#define mmCOMPUTE_PGM_LO 0x2E0C\n#define mmCOMPUTE_PGM_RSRC1 0x2E12\n#define mmCOMPUTE_PGM_RSRC2 0x2E13\n#define mmCOMPUTE_RESOURCE_LIMITS 0x2E15\n#define mmCOMPUTE_START_X 0x2E04\n#define mmCOMPUTE_START_Y 0x2E05\n#define mmCOMPUTE_START_Z 0x2E06\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0 0x2E16\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1 0x2E17\n#define mmCOMPUTE_TBA_HI 0x2E0F\n#define mmCOMPUTE_TBA_LO 0x2E0E\n#define mmCOMPUTE_TMA_HI 0x2E11\n#define mmCOMPUTE_TMA_LO 0x2E10\n#define mmCOMPUTE_TMPRING_SIZE 0x2E18\n#define mmCOMPUTE_USER_DATA_0 0x2E40\n#define mmCOMPUTE_USER_DATA_10 0x2E4A\n#define mmCOMPUTE_USER_DATA_1 0x2E41\n#define mmCOMPUTE_USER_DATA_11 0x2E4B\n#define mmCOMPUTE_USER_DATA_12 0x2E4C\n#define mmCOMPUTE_USER_DATA_13 0x2E4D\n#define mmCOMPUTE_USER_DATA_14 0x2E4E\n#define mmCOMPUTE_USER_DATA_15 0x2E4F\n#define mmCOMPUTE_USER_DATA_2 0x2E42\n#define mmCOMPUTE_USER_DATA_3 0x2E43\n#define mmCOMPUTE_USER_DATA_4 0x2E44\n#define mmCOMPUTE_USER_DATA_5 0x2E45\n#define mmCOMPUTE_USER_DATA_6 0x2E46\n#define mmCOMPUTE_USER_DATA_7 0x2E47\n#define mmCOMPUTE_USER_DATA_8 0x2E48\n#define mmCOMPUTE_USER_DATA_9 0x2E49\n#define mmCOMPUTE_VMID 0x2E14\n#define mmCP_APPEND_ADDR_HI 0x2159\n#define mmCP_APPEND_ADDR_LO 0x2158\n#define mmCP_APPEND_DATA 0x215A\n#define mmCP_APPEND_LAST_CS_FENCE 0x215B\n#define mmCP_APPEND_LAST_PS_FENCE 0x215C\n#define mmCP_ATOMIC_PREOP_HI 0x215E\n#define mmCP_ATOMIC_PREOP_LO 0x215D\n#define mmCP_BUSY_STAT 0x219F\n#define mmCP_CE_HEADER_DUMP 0x21A4\n#define mmCP_CE_IB1_BASE_HI 0x21C7\n#define mmCP_CE_IB1_BASE_LO 0x21C6\n#define mmCP_CE_IB1_BUFSZ 0x21C8\n#define mmCP_CE_IB2_BASE_HI 0x21CA\n#define mmCP_CE_IB2_BASE_LO 0x21C9\n#define mmCP_CE_IB2_BUFSZ 0x21CB\n#define mmCP_CE_INIT_BASE_HI 0x21C4\n#define mmCP_CE_INIT_BASE_LO 0x21C3\n#define mmCP_CE_INIT_BUFSZ 0x21C5\n#define mmCP_CEQ1_AVAIL 0x21E6\n#define mmCP_CEQ2_AVAIL 0x21E7\n#define mmCP_CE_ROQ_IB1_STAT 0x21E9\n#define mmCP_CE_ROQ_IB2_STAT 0x21EA\n#define mmCP_CE_ROQ_RB_STAT 0x21E8\n#define mmCP_CE_UCODE_ADDR 0x305A\n#define mmCP_CE_UCODE_DATA 0x305B\n#define mmCP_CMD_DATA 0x21DF\n#define mmCP_CMD_INDEX 0x21DE\n#define mmCP_CNTX_STAT 0x21B8\n#define mmCP_COHER_BASE 0x217E\n#define mmCP_COHER_CNTL 0x217C\n#define mmCP_COHER_SIZE 0x217D\n#define mmCP_COHER_START_DELAY 0x217B\n#define mmCP_COHER_STATUS 0x217F\n#define mmCP_CSF_CNTL 0x21B5\n#define mmCP_CSF_STAT 0x21B4\n#define mmCP_DMA_CNTL 0x218A\n#define mmCP_DMA_ME_COMMAND 0x2184\n#define mmCP_DMA_ME_DST_ADDR 0x2182\n#define mmCP_DMA_ME_DST_ADDR_HI 0x2183\n#define mmCP_DMA_ME_SRC_ADDR 0x2180\n#define mmCP_DMA_ME_SRC_ADDR_HI 0x2181\n#define mmCP_DMA_PFP_COMMAND 0x2189\n#define mmCP_DMA_PFP_DST_ADDR 0x2187\n#define mmCP_DMA_PFP_DST_ADDR_HI 0x2188\n#define mmCP_DMA_PFP_SRC_ADDR 0x2185\n#define mmCP_DMA_PFP_SRC_ADDR_HI 0x2186\n#define mmCP_DMA_READ_TAGS 0x218B\n#define mmCP_ECC_FIRSTOCCURRENCE 0x307A\n#define mmCP_ECC_FIRSTOCCURRENCE_RING0 0x307B\n#define mmCP_ECC_FIRSTOCCURRENCE_RING1 0x307C\n#define mmCP_ECC_FIRSTOCCURRENCE_RING2 0x307D\n#define mmCP_EOP_DONE_ADDR_HI 0x2101\n#define mmCP_EOP_DONE_ADDR_LO 0x2100\n#define mmCP_EOP_DONE_DATA_HI 0x2103\n#define mmCP_EOP_DONE_DATA_LO 0x2102\n#define mmCP_EOP_LAST_FENCE_HI 0x2105\n#define mmCP_EOP_LAST_FENCE_LO 0x2104\n#define mmCP_GDS_ATOMIC0_PREOP_HI 0x2160\n#define mmCP_GDS_ATOMIC0_PREOP_LO 0x215F\n#define mmCP_GDS_ATOMIC1_PREOP_HI 0x2162\n#define mmCP_GDS_ATOMIC1_PREOP_LO 0x2161\n#define mmCP_GRBM_FREE_COUNT 0x21A3\n#define mmCP_IB1_BASE_HI 0x21CD\n#define mmCP_IB1_BASE_LO 0x21CC\n#define mmCP_IB1_BUFSZ 0x21CE\n#define mmCP_IB1_OFFSET 0x2192\n#define mmCP_IB1_PREAMBLE_BEGIN 0x2194\n#define mmCP_IB1_PREAMBLE_END 0x2195\n#define mmCP_IB2_BASE_HI 0x21D0\n#define mmCP_IB2_BASE_LO 0x21CF\n#define mmCP_IB2_BUFSZ 0x21D1\n#define mmCP_IB2_OFFSET 0x2193\n#define mmCP_IB2_PREAMBLE_BEGIN 0x2196\n#define mmCP_IB2_PREAMBLE_END 0x2197\n#define mmCP_INT_CNTL 0x3049\n#define mmCP_INT_CNTL_RING0 0x306A\n#define mmCP_INT_CNTL_RING1 0x306B\n#define mmCP_INT_CNTL_RING2 0x306C\n#define mmCP_INT_STAT_DEBUG 0x21F7\n#define mmCP_INT_STATUS 0x304A\n#define mmCP_INT_STATUS_RING0 0x306D\n#define mmCP_INT_STATUS_RING1 0x306E\n#define mmCP_INT_STATUS_RING2 0x306F\n#define mmCP_MC_PACK_DELAY_CNT 0x21A7\n#define mmCP_ME_CNTL 0x21B6\n#define mmCP_ME_HEADER_DUMP 0x21A1\n#define mmCP_ME_MC_RADDR_HI 0x216E\n#define mmCP_ME_MC_RADDR_LO 0x216D\n#define mmCP_ME_MC_WADDR_HI 0x216A\n#define mmCP_ME_MC_WADDR_LO 0x2169\n#define mmCP_ME_MC_WDATA_HI 0x216C\n#define mmCP_ME_MC_WDATA_LO 0x216B\n#define mmCP_MEM_SLP_CNTL 0x3079\n#define mmCP_ME_PREEMPTION 0x21B9\n#define mmCP_MEQ_AVAIL 0x21DD\n#define mmCP_MEQ_STAT 0x21E5\n#define mmCP_MEQ_THRESHOLDS 0x21D9\n#define mmCP_ME_RAM_DATA 0x3058\n#define mmCP_ME_RAM_RADDR 0x3056\n#define mmCP_ME_RAM_WADDR 0x3057\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI 0x210B\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO 0x210A\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI 0x210F\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO 0x210E\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI 0x2113\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO 0x2112\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI 0x2117\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO 0x2116\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI 0x2109\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO 0x2108\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI 0x210D\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO 0x210C\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI 0x2111\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO 0x2110\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI 0x2115\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO 0x2114\n#define mmCP_PA_CINVOC_COUNT_HI 0x2129\n#define mmCP_PA_CINVOC_COUNT_LO 0x2128\n#define mmCP_PA_CPRIM_COUNT_HI 0x212B\n#define mmCP_PA_CPRIM_COUNT_LO 0x212A\n#define mmCP_PERFMON_CNTL 0x21FF\n#define mmCP_PERFMON_CNTX_CNTL 0xA0D8\n#define mmCP_PFP_HEADER_DUMP 0x21A2\n#define mmCP_PFP_IB_CONTROL 0x218D\n#define mmCP_PFP_LOAD_CONTROL 0x218E\n#define mmCP_PFP_UCODE_ADDR 0x3054\n#define mmCP_PFP_UCODE_DATA 0x3055\n#define mmCP_PIPE_STATS_ADDR_HI 0x2119\n#define mmCP_PIPE_STATS_ADDR_LO 0x2118\n#define mmCP_PWR_CNTL 0x3078\n#define mmCP_QUEUE_THRESHOLDS 0x21D8\n#define mmCP_RB0_BASE 0x3040\n#define mmCP_RB0_CNTL 0x3041\n#define mmCP_RB0_RPTR 0x21C0\n#define mmCP_RB0_RPTR_ADDR 0x3043\n#define mmCP_RB0_RPTR_ADDR_HI 0x3044\n#define mmCP_RB0_WPTR 0x3045\n#define mmCP_RB1_BASE 0x3060\n#define mmCP_RB1_CNTL 0x3061\n#define mmCP_RB1_RPTR 0x21BF\n#define mmCP_RB1_RPTR_ADDR 0x3062\n#define mmCP_RB1_RPTR_ADDR_HI 0x3063\n#define mmCP_RB1_WPTR 0x3064\n#define mmCP_RB2_BASE 0x3065\n#define mmCP_RB2_CNTL 0x3066\n#define mmCP_RB2_RPTR 0x21BE\n#define mmCP_RB2_RPTR_ADDR 0x3067\n#define mmCP_RB2_RPTR_ADDR_HI 0x3068\n#define mmCP_RB2_WPTR 0x3069\n#define mmCP_RB_BASE 0x3040\n#define mmCP_RB_CNTL 0x3041\n#define mmCP_RB_OFFSET 0x2191\n#define mmCP_RB_RPTR 0x21C0\n#define mmCP_RB_RPTR_ADDR 0x3043\n#define mmCP_RB_RPTR_ADDR_HI 0x3044\n#define mmCP_RB_RPTR_WR 0x3042\n#define mmCP_RB_VMID 0x3051\n#define mmCP_RB_WPTR 0x3045\n#define mmCP_RB_WPTR_DELAY 0x21C1\n#define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047\n#define mmCP_RB_WPTR_POLL_ADDR_LO 0x3046\n#define mmCP_RB_WPTR_POLL_CNTL 0x21C2\n#define mmCP_RING0_PRIORITY 0x304D\n#define mmCP_RING1_PRIORITY 0x304E\n#define mmCP_RING2_PRIORITY 0x304F\n#define mmCP_RINGID 0xA0D9\n#define mmCP_RING_PRIORITY_CNTS 0x304C\n#define mmCP_ROQ1_THRESHOLDS 0x21D5\n#define mmCP_ROQ2_AVAIL 0x21DC\n#define mmCP_ROQ2_THRESHOLDS 0x21D6\n#define mmCP_ROQ_AVAIL 0x21DA\n#define mmCP_ROQ_IB1_STAT 0x21E1\n#define mmCP_ROQ_IB2_STAT 0x21E2\n#define mmCP_ROQ_RB_STAT 0x21E0\n#define mmCP_SC_PSINVOC_COUNT0_HI 0x212D\n#define mmCP_SC_PSINVOC_COUNT0_LO 0x212C\n#define mmCP_SC_PSINVOC_COUNT1_HI 0x212F\n#define mmCP_SC_PSINVOC_COUNT1_LO 0x212E\n#define mmCP_SCRATCH_DATA 0x2190\n#define mmCP_SCRATCH_INDEX 0x218F\n#define mmCP_SEM_INCOMPLETE_TIMER_CNTL 0x2172\n#define mmCP_SEM_WAIT_TIMER 0x216F\n#define mmCP_SIG_SEM_ADDR_HI 0x2171\n#define mmCP_SIG_SEM_ADDR_LO 0x2170\n#define mmCP_STALLED_STAT1 0x219D\n#define mmCP_STALLED_STAT2 0x219E\n#define mmCP_STALLED_STAT3 0x219C\n#define mmCP_STAT 0x21A0\n#define mmCP_ST_BASE_HI 0x21D3\n#define mmCP_ST_BASE_LO 0x21D2\n#define mmCP_ST_BUFSZ 0x21D4\n#define mmCP_STQ_AVAIL 0x21DB\n#define mmCP_STQ_STAT 0x21E3\n#define mmCP_STQ_THRESHOLDS 0x21D7\n#define mmCP_STREAM_OUT_ADDR_HI 0x2107\n#define mmCP_STREAM_OUT_ADDR_LO 0x2106\n#define mmCP_STRMOUT_CNTL 0x213F\n#define mmCP_VGT_CSINVOC_COUNT_HI 0x2131\n#define mmCP_VGT_CSINVOC_COUNT_LO 0x2130\n#define mmCP_VGT_DSINVOC_COUNT_HI 0x2127\n#define mmCP_VGT_DSINVOC_COUNT_LO 0x2126\n#define mmCP_VGT_GSINVOC_COUNT_HI 0x2123\n#define mmCP_VGT_GSINVOC_COUNT_LO 0x2122\n#define mmCP_VGT_GSPRIM_COUNT_HI 0x211F\n#define mmCP_VGT_GSPRIM_COUNT_LO 0x211E\n#define mmCP_VGT_HSINVOC_COUNT_HI 0x2125\n#define mmCP_VGT_HSINVOC_COUNT_LO 0x2124\n#define mmCP_VGT_IAPRIM_COUNT_HI 0x211D\n#define mmCP_VGT_IAPRIM_COUNT_LO 0x211C\n#define mmCP_VGT_IAVERT_COUNT_HI 0x211B\n#define mmCP_VGT_IAVERT_COUNT_LO 0x211A\n#define mmCP_VGT_VSINVOC_COUNT_HI 0x2121\n#define mmCP_VGT_VSINVOC_COUNT_LO 0x2120\n#define mmCP_VMID 0xA0DA\n#define mmCP_WAIT_REG_MEM_TIMEOUT 0x2174\n#define mmCP_WAIT_SEM_ADDR_HI 0x2176\n#define mmCP_WAIT_SEM_ADDR_LO 0x2175\n#define mmCS_COPY_STATE 0xA1F3\n#define mmDB_ALPHA_TO_MASK 0xA2DC\n#define mmDB_CGTT_CLK_CTRL_0 0x261A\n#define mmDB_COUNT_CONTROL 0xA001\n#define mmDB_CREDIT_LIMIT 0x2614\n#define mmDB_DEBUG 0x260C\n#define mmDB_DEBUG2 0x260D\n#define mmDB_DEBUG3 0x260E\n#define mmDB_DEBUG4 0x260F\n#define mmDB_DEPTH_BOUNDS_MAX 0xA009\n#define mmDB_DEPTH_BOUNDS_MIN 0xA008\n#define mmDB_DEPTH_CLEAR 0xA00B\n#define mmDB_DEPTH_CONTROL 0xA200\n#define mmDB_DEPTH_INFO 0xA00F\n#define mmDB_DEPTH_SIZE 0xA016\n#define mmDB_DEPTH_SLICE 0xA017\n#define mmDB_DEPTH_VIEW 0xA002\n#define mmDB_EQAA 0xA201\n#define mmDB_FIFO_DEPTH1 0x2618\n#define mmDB_FIFO_DEPTH2 0x2619\n#define mmDB_FREE_CACHELINES 0x2617\n#define mmDB_HTILE_DATA_BASE 0xA005\n#define mmDB_HTILE_SURFACE 0xA2AF\n#define mmDB_PERFCOUNTER0_HI 0x2602\n#define mmDB_PERFCOUNTER0_LO 0x2601\n#define mmDB_PERFCOUNTER0_SELECT 0x2600\n#define mmDB_PERFCOUNTER1_HI 0x2605\n#define mmDB_PERFCOUNTER1_LO 0x2604\n#define mmDB_PERFCOUNTER1_SELECT 0x2603\n#define mmDB_PERFCOUNTER2_HI 0x2608\n#define mmDB_PERFCOUNTER2_LO 0x2607\n#define mmDB_PERFCOUNTER2_SELECT 0x2606\n#define mmDB_PERFCOUNTER3_HI 0x260B\n#define mmDB_PERFCOUNTER3_LO 0x260A\n#define mmDB_PERFCOUNTER3_SELECT 0x2609\n#define mmDB_PRELOAD_CONTROL 0xA2B2\n#define mmDB_READ_DEBUG_0 0x2620\n#define mmDB_READ_DEBUG_1 0x2621\n#define mmDB_READ_DEBUG_2 0x2622\n#define mmDB_READ_DEBUG_3 0x2623\n#define mmDB_READ_DEBUG_4 0x2624\n#define mmDB_READ_DEBUG_5 0x2625\n#define mmDB_READ_DEBUG_6 0x2626\n#define mmDB_READ_DEBUG_7 0x2627\n#define mmDB_READ_DEBUG_8 0x2628\n#define mmDB_READ_DEBUG_9 0x2629\n#define mmDB_READ_DEBUG_A 0x262A\n#define mmDB_READ_DEBUG_B 0x262B\n#define mmDB_READ_DEBUG_C 0x262C\n#define mmDB_READ_DEBUG_D 0x262D\n#define mmDB_READ_DEBUG_E 0x262E\n#define mmDB_READ_DEBUG_F 0x262F\n#define mmDB_RENDER_CONTROL 0xA000\n#define mmDB_RENDER_OVERRIDE 0xA003\n#define mmDB_RENDER_OVERRIDE2 0xA004\n#define mmDB_SHADER_CONTROL 0xA203\n#define mmDB_SRESULTS_COMPARE_STATE0 0xA2B0\n#define mmDB_SRESULTS_COMPARE_STATE1 0xA2B1\n#define mmDB_STENCIL_CLEAR 0xA00A\n#define mmDB_STENCIL_CONTROL 0xA10B\n#define mmDB_STENCIL_INFO 0xA011\n#define mmDB_STENCIL_READ_BASE 0xA013\n#define mmDB_STENCILREFMASK 0xA10C\n#define mmDB_STENCILREFMASK_BF 0xA10D\n#define mmDB_STENCIL_WRITE_BASE 0xA015\n#define mmDB_SUBTILE_CONTROL 0x2616\n#define mmDB_WATERMARKS 0x2615\n#define mmDB_Z_INFO 0xA010\n#define mmDB_ZPASS_COUNT_HI 0x261D\n#define mmDB_ZPASS_COUNT_LOW 0x261C\n#define mmDB_Z_READ_BASE 0xA012\n#define mmDB_Z_WRITE_BASE 0xA014\n#define mmDEBUG_DATA 0x203D\n#define mmDEBUG_INDEX 0x203C\n#define mmGB_ADDR_CONFIG 0x263E\n#define mmGB_BACKEND_MAP 0x263F\n#define mmGB_EDC_MODE 0x307E\n#define mmGB_GPU_ID 0x2640\n#define mmGB_TILE_MODE0 0x2644\n#define mmGB_TILE_MODE10 0x264E\n#define mmGB_TILE_MODE1 0x2645\n#define mmGB_TILE_MODE11 0x264F\n#define mmGB_TILE_MODE12 0x2650\n#define mmGB_TILE_MODE13 0x2651\n#define mmGB_TILE_MODE14 0x2652\n#define mmGB_TILE_MODE15 0x2653\n#define mmGB_TILE_MODE16 0x2654\n#define mmGB_TILE_MODE17 0x2655\n#define mmGB_TILE_MODE18 0x2656\n#define mmGB_TILE_MODE19 0x2657\n#define mmGB_TILE_MODE20 0x2658\n#define mmGB_TILE_MODE2 0x2646\n#define mmGB_TILE_MODE21 0x2659\n#define mmGB_TILE_MODE22 0x265A\n#define mmGB_TILE_MODE23 0x265B\n#define mmGB_TILE_MODE24 0x265C\n#define mmGB_TILE_MODE25 0x265D\n#define mmGB_TILE_MODE26 0x265E\n#define mmGB_TILE_MODE27 0x265F\n#define mmGB_TILE_MODE28 0x2660\n#define mmGB_TILE_MODE29 0x2661\n#define mmGB_TILE_MODE30 0x2662\n#define mmGB_TILE_MODE3 0x2647\n#define mmGB_TILE_MODE31 0x2663\n#define mmGB_TILE_MODE4 0x2648\n#define mmGB_TILE_MODE5 0x2649\n#define mmGB_TILE_MODE6 0x264A\n#define mmGB_TILE_MODE7 0x264B\n#define mmGB_TILE_MODE8 0x264C\n#define mmGB_TILE_MODE9 0x264D\n#define mmGC_PRIV_MODE 0x3048\n#define mmGC_USER_RB_BACKEND_DISABLE 0x26DF\n#define mmGC_USER_SHADER_ARRAY_CONFIG 0x2270\n#define mmGDS_ATOM_BASE 0x25CE\n#define mmGDS_ATOM_CNTL 0x25CC\n#define mmGDS_ATOM_COMPLETE 0x25CD\n#define mmGDS_ATOM_DST 0x25D2\n#define mmGDS_ATOM_OFFSET0 0x25D0\n#define mmGDS_ATOM_OFFSET1 0x25D1\n#define mmGDS_ATOM_OP 0x25D3\n#define mmGDS_ATOM_READ0 0x25D8\n#define mmGDS_ATOM_READ0_U 0x25D9\n#define mmGDS_ATOM_READ1 0x25DA\n#define mmGDS_ATOM_READ1_U 0x25DB\n#define mmGDS_ATOM_SIZE 0x25CF\n#define mmGDS_ATOM_SRC0 0x25D4\n#define mmGDS_ATOM_SRC0_U 0x25D5\n#define mmGDS_ATOM_SRC1 0x25D6\n#define mmGDS_ATOM_SRC1_U 0x25D7\n#define mmGDS_CNTL_STATUS 0x25C1\n#define mmGDS_CONFIG 0x25C0\n#define mmGDS_DEBUG_CNTL 0x25DE\n#define mmGDS_DEBUG_DATA 0x25DF\n#define mmGDS_ENHANCE 0x25DC\n#define mmGDS_GRBM_SECDED_CNT 0x25E3\n#define mmGDS_GWS_RESOURCE 0x25E1\n#define mmGDS_GWS_RESOURCE_CNTL 0x25E0\n#define mmGDS_OA_DED 0x25E4\n#define mmGDS_PERFCOUNTER0_HI 0x25E7\n#define mmGDS_PERFCOUNTER0_LO 0x25E6\n#define mmGDS_PERFCOUNTER0_SELECT 0x25E5\n#define mmGDS_PERFCOUNTER1_HI 0x25EA\n#define mmGDS_PERFCOUNTER1_LO 0x25E9\n#define mmGDS_PERFCOUNTER1_SELECT 0x25E8\n#define mmGDS_PERFCOUNTER2_HI 0x25ED\n#define mmGDS_PERFCOUNTER2_LO 0x25EC\n#define mmGDS_PERFCOUNTER2_SELECT 0x25EB\n#define mmGDS_PERFCOUNTER3_HI 0x25F0\n#define mmGDS_PERFCOUNTER3_LO 0x25EF\n#define mmGDS_PERFCOUNTER3_SELECT 0x25EE\n#define mmGDS_RD_ADDR 0x25C2\n#define mmGDS_RD_BURST_ADDR 0x25C4\n#define mmGDS_RD_BURST_COUNT 0x25C5\n#define mmGDS_RD_BURST_DATA 0x25C6\n#define mmGDS_RD_DATA 0x25C3\n#define mmGDS_SECDED_CNT 0x25E2\n#define mmGDS_WR_ADDR 0x25C7\n#define mmGDS_WR_BURST_ADDR 0x25C9\n#define mmGDS_WR_BURST_DATA 0x25CA\n#define mmGDS_WR_DATA 0x25C8\n#define mmGDS_WRITE_COMPLETE 0x25CB\n#define mmGFX_COPY_STATE 0xA1F4\n#define mmGRBM_CAM_DATA 0x3001\n#define mmGRBM_CAM_INDEX 0x3000\n#define mmGRBM_CNTL 0x2000\n#define mmGRBM_DEBUG 0x2014\n#define mmGRBM_DEBUG_CNTL 0x2009\n#define mmGRBM_DEBUG_DATA 0x200A\n#define mmGRBM_DEBUG_SNAPSHOT 0x2015\n#define mmGRBM_GFX_CLKEN_CNTL 0x200C\n#define mmGRBM_GFX_INDEX 0x200B\n#define mmGRBM_INT_CNTL 0x2018\n#define mmGRBM_NOWHERE 0x203F\n#define mmGRBM_PERFCOUNTER0_HI 0x201F\n#define mmGRBM_PERFCOUNTER0_LO 0x201E\n#define mmGRBM_PERFCOUNTER0_SELECT 0x201C\n#define mmGRBM_PERFCOUNTER1_HI 0x2021\n#define mmGRBM_PERFCOUNTER1_LO 0x2020\n#define mmGRBM_PERFCOUNTER1_SELECT 0x201D\n#define mmGRBM_PWR_CNTL 0x2003\n#define mmGRBM_READ_ERROR 0x2016\n#define mmGRBM_SCRATCH_REG0 0x2040\n#define mmGRBM_SCRATCH_REG1 0x2041\n#define mmGRBM_SCRATCH_REG2 0x2042\n#define mmGRBM_SCRATCH_REG3 0x2043\n#define mmGRBM_SCRATCH_REG4 0x2044\n#define mmGRBM_SCRATCH_REG5 0x2045\n#define mmGRBM_SCRATCH_REG6 0x2046\n#define mmGRBM_SCRATCH_REG7 0x2047\n#define mmGRBM_SE0_PERFCOUNTER_HI 0x202B\n#define mmGRBM_SE0_PERFCOUNTER_LO 0x202A\n#define mmGRBM_SE0_PERFCOUNTER_SELECT 0x2026\n#define mmGRBM_SE1_PERFCOUNTER_HI 0x202D\n#define mmGRBM_SE1_PERFCOUNTER_LO 0x202C\n#define mmGRBM_SE1_PERFCOUNTER_SELECT 0x2027\n#define mmGRBM_SKEW_CNTL 0x2001\n#define mmGRBM_SOFT_RESET 0x2008\n#define mmGRBM_STATUS 0x2004\n#define mmGRBM_STATUS2 0x2002\n#define mmGRBM_STATUS_SE0 0x2005\n#define mmGRBM_STATUS_SE1 0x2006\n#define mmGRBM_WAIT_IDLE_CLOCKS 0x200D\n#define mmIA_CNTL_STATUS 0x2237\n#define mmIA_DEBUG_CNTL 0x223A\n#define mmIA_DEBUG_DATA 0x223B\n#define mmIA_ENHANCE 0xA29C\n#define mmIA_MULTI_VGT_PARAM 0xA2AA\n#define mmIA_PERFCOUNTER0_HI 0x2225\n#define mmIA_PERFCOUNTER0_LO 0x2224\n#define mmIA_PERFCOUNTER0_SELECT 0x2220\n#define mmIA_PERFCOUNTER1_HI 0x2227\n#define mmIA_PERFCOUNTER1_LO 0x2226\n#define mmIA_PERFCOUNTER1_SELECT 0x2221\n#define mmIA_PERFCOUNTER2_HI 0x2229\n#define mmIA_PERFCOUNTER2_LO 0x2228\n#define mmIA_PERFCOUNTER2_SELECT 0x2222\n#define mmIA_PERFCOUNTER3_HI 0x222B\n#define mmIA_PERFCOUNTER3_LO 0x222A\n#define mmIA_PERFCOUNTER3_SELECT 0x2223\n#define mmIA_VMID_OVERRIDE 0x2260\n#define mmPA_CL_CLIP_CNTL 0xA204\n#define mmPA_CL_CNTL_STATUS 0x2284\n#define mmPA_CL_ENHANCE 0x2285\n#define mmPA_CL_GB_HORZ_CLIP_ADJ 0xA2FC\n#define mmPA_CL_GB_HORZ_DISC_ADJ 0xA2FD\n#define mmPA_CL_GB_VERT_CLIP_ADJ 0xA2FA\n#define mmPA_CL_GB_VERT_DISC_ADJ 0xA2FB\n#define mmPA_CL_NANINF_CNTL 0xA208\n#define mmPA_CL_POINT_CULL_RAD 0xA1F8\n#define mmPA_CL_POINT_SIZE 0xA1F7\n#define mmPA_CL_POINT_X_RAD 0xA1F5\n#define mmPA_CL_POINT_Y_RAD 0xA1F6\n#define mmPA_CL_UCP_0_W 0xA172\n#define mmPA_CL_UCP_0_X 0xA16F\n#define mmPA_CL_UCP_0_Y 0xA170\n#define mmPA_CL_UCP_0_Z 0xA171\n#define mmPA_CL_UCP_1_W 0xA176\n#define mmPA_CL_UCP_1_X 0xA173\n#define mmPA_CL_UCP_1_Y 0xA174\n#define mmPA_CL_UCP_1_Z 0xA175\n#define mmPA_CL_UCP_2_W 0xA17A\n#define mmPA_CL_UCP_2_X 0xA177\n#define mmPA_CL_UCP_2_Y 0xA178\n#define mmPA_CL_UCP_2_Z 0xA179\n#define mmPA_CL_UCP_3_W 0xA17E\n#define mmPA_CL_UCP_3_X 0xA17B\n#define mmPA_CL_UCP_3_Y 0xA17C\n#define mmPA_CL_UCP_3_Z 0xA17D\n#define mmPA_CL_UCP_4_W 0xA182\n#define mmPA_CL_UCP_4_X 0xA17F\n#define mmPA_CL_UCP_4_Y 0xA180\n#define mmPA_CL_UCP_4_Z 0xA181\n#define mmPA_CL_UCP_5_W 0xA186\n#define mmPA_CL_UCP_5_X 0xA183\n#define mmPA_CL_UCP_5_Y 0xA184\n#define mmPA_CL_UCP_5_Z 0xA185\n#define mmPA_CL_VPORT_XOFFSET 0xA110\n#define mmPA_CL_VPORT_XOFFSET_10 0xA14C\n#define mmPA_CL_VPORT_XOFFSET_1 0xA116\n#define mmPA_CL_VPORT_XOFFSET_11 0xA152\n#define mmPA_CL_VPORT_XOFFSET_12 0xA158\n#define mmPA_CL_VPORT_XOFFSET_13 0xA15E\n#define mmPA_CL_VPORT_XOFFSET_14 0xA164\n#define mmPA_CL_VPORT_XOFFSET_15 0xA16A\n#define mmPA_CL_VPORT_XOFFSET_2 0xA11C\n#define mmPA_CL_VPORT_XOFFSET_3 0xA122\n#define mmPA_CL_VPORT_XOFFSET_4 0xA128\n#define mmPA_CL_VPORT_XOFFSET_5 0xA12E\n#define mmPA_CL_VPORT_XOFFSET_6 0xA134\n#define mmPA_CL_VPORT_XOFFSET_7 0xA13A\n#define mmPA_CL_VPORT_XOFFSET_8 0xA140\n#define mmPA_CL_VPORT_XOFFSET_9 0xA146\n#define mmPA_CL_VPORT_XSCALE 0xA10F\n#define mmPA_CL_VPORT_XSCALE_10 0xA14B\n#define mmPA_CL_VPORT_XSCALE_1 0xA115\n#define mmPA_CL_VPORT_XSCALE_11 0xA151\n#define mmPA_CL_VPORT_XSCALE_12 0xA157\n#define mmPA_CL_VPORT_XSCALE_13 0xA15D\n#define mmPA_CL_VPORT_XSCALE_14 0xA163\n#define mmPA_CL_VPORT_XSCALE_15 0xA169\n#define mmPA_CL_VPORT_XSCALE_2 0xA11B\n#define mmPA_CL_VPORT_XSCALE_3 0xA121\n#define mmPA_CL_VPORT_XSCALE_4 0xA127\n#define mmPA_CL_VPORT_XSCALE_5 0xA12D\n#define mmPA_CL_VPORT_XSCALE_6 0xA133\n#define mmPA_CL_VPORT_XSCALE_7 0xA139\n#define mmPA_CL_VPORT_XSCALE_8 0xA13F\n#define mmPA_CL_VPORT_XSCALE_9 0xA145\n#define mmPA_CL_VPORT_YOFFSET 0xA112\n#define mmPA_CL_VPORT_YOFFSET_10 0xA14E\n#define mmPA_CL_VPORT_YOFFSET_1 0xA118\n#define mmPA_CL_VPORT_YOFFSET_11 0xA154\n#define mmPA_CL_VPORT_YOFFSET_12 0xA15A\n#define mmPA_CL_VPORT_YOFFSET_13 0xA160\n#define mmPA_CL_VPORT_YOFFSET_14 0xA166\n#define mmPA_CL_VPORT_YOFFSET_15 0xA16C\n#define mmPA_CL_VPORT_YOFFSET_2 0xA11E\n#define mmPA_CL_VPORT_YOFFSET_3 0xA124\n#define mmPA_CL_VPORT_YOFFSET_4 0xA12A\n#define mmPA_CL_VPORT_YOFFSET_5 0xA130\n#define mmPA_CL_VPORT_YOFFSET_6 0xA136\n#define mmPA_CL_VPORT_YOFFSET_7 0xA13C\n#define mmPA_CL_VPORT_YOFFSET_8 0xA142\n#define mmPA_CL_VPORT_YOFFSET_9 0xA148\n#define mmPA_CL_VPORT_YSCALE 0xA111\n#define mmPA_CL_VPORT_YSCALE_10 0xA14D\n#define mmPA_CL_VPORT_YSCALE_1 0xA117\n#define mmPA_CL_VPORT_YSCALE_11 0xA153\n#define mmPA_CL_VPORT_YSCALE_12 0xA159\n#define mmPA_CL_VPORT_YSCALE_13 0xA15F\n#define mmPA_CL_VPORT_YSCALE_14 0xA165\n#define mmPA_CL_VPORT_YSCALE_15 0xA16B\n#define mmPA_CL_VPORT_YSCALE_2 0xA11D\n#define mmPA_CL_VPORT_YSCALE_3 0xA123\n#define mmPA_CL_VPORT_YSCALE_4 0xA129\n#define mmPA_CL_VPORT_YSCALE_5 0xA12F\n#define mmPA_CL_VPORT_YSCALE_6 0xA135\n#define mmPA_CL_VPORT_YSCALE_7 0xA13B\n#define mmPA_CL_VPORT_YSCALE_8 0xA141\n#define mmPA_CL_VPORT_YSCALE_9 0xA147\n#define mmPA_CL_VPORT_ZOFFSET 0xA114\n#define mmPA_CL_VPORT_ZOFFSET_10 0xA150\n#define mmPA_CL_VPORT_ZOFFSET_1 0xA11A\n#define mmPA_CL_VPORT_ZOFFSET_11 0xA156\n#define mmPA_CL_VPORT_ZOFFSET_12 0xA15C\n#define mmPA_CL_VPORT_ZOFFSET_13 0xA162\n#define mmPA_CL_VPORT_ZOFFSET_14 0xA168\n#define mmPA_CL_VPORT_ZOFFSET_15 0xA16E\n#define mmPA_CL_VPORT_ZOFFSET_2 0xA120\n#define mmPA_CL_VPORT_ZOFFSET_3 0xA126\n#define mmPA_CL_VPORT_ZOFFSET_4 0xA12C\n#define mmPA_CL_VPORT_ZOFFSET_5 0xA132\n#define mmPA_CL_VPORT_ZOFFSET_6 0xA138\n#define mmPA_CL_VPORT_ZOFFSET_7 0xA13E\n#define mmPA_CL_VPORT_ZOFFSET_8 0xA144\n#define mmPA_CL_VPORT_ZOFFSET_9 0xA14A\n#define mmPA_CL_VPORT_ZSCALE 0xA113\n#define mmPA_CL_VPORT_ZSCALE_10 0xA14F\n#define mmPA_CL_VPORT_ZSCALE_1 0xA119\n#define mmPA_CL_VPORT_ZSCALE_11 0xA155\n#define mmPA_CL_VPORT_ZSCALE_12 0xA15B\n#define mmPA_CL_VPORT_ZSCALE_13 0xA161\n#define mmPA_CL_VPORT_ZSCALE_14 0xA167\n#define mmPA_CL_VPORT_ZSCALE_15 0xA16D\n#define mmPA_CL_VPORT_ZSCALE_2 0xA11F\n#define mmPA_CL_VPORT_ZSCALE_3 0xA125\n#define mmPA_CL_VPORT_ZSCALE_4 0xA12B\n#define mmPA_CL_VPORT_ZSCALE_5 0xA131\n#define mmPA_CL_VPORT_ZSCALE_6 0xA137\n#define mmPA_CL_VPORT_ZSCALE_7 0xA13D\n#define mmPA_CL_VPORT_ZSCALE_8 0xA143\n#define mmPA_CL_VPORT_ZSCALE_9 0xA149\n#define mmPA_CL_VS_OUT_CNTL 0xA207\n#define mmPA_CL_VTE_CNTL 0xA206\n#define mmPA_SC_AA_CONFIG 0xA2F8\n#define mmPA_SC_AA_MASK_X0Y0_X1Y0 0xA30E\n#define mmPA_SC_AA_MASK_X0Y1_X1Y1 0xA30F\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 0xA2FE\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 0xA2FF\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 0xA300\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 0xA301\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 0xA306\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 0xA307\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 0xA308\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 0xA309\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 0xA302\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 0xA303\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 0xA304\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 0xA305\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 0xA30A\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 0xA30B\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 0xA30C\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 0xA30D\n#define mmPA_SC_CENTROID_PRIORITY_0 0xA2F5\n#define mmPA_SC_CENTROID_PRIORITY_1 0xA2F6\n#define mmPA_SC_CLIPRECT_0_BR 0xA085\n#define mmPA_SC_CLIPRECT_0_TL 0xA084\n#define mmPA_SC_CLIPRECT_1_BR 0xA087\n#define mmPA_SC_CLIPRECT_1_TL 0xA086\n#define mmPA_SC_CLIPRECT_2_BR 0xA089\n#define mmPA_SC_CLIPRECT_2_TL 0xA088\n#define mmPA_SC_CLIPRECT_3_BR 0xA08B\n#define mmPA_SC_CLIPRECT_3_TL 0xA08A\n#define mmPA_SC_CLIPRECT_RULE 0xA083\n#define mmPA_SC_DEBUG_CNTL 0x22F6\n#define mmPA_SC_DEBUG_DATA 0x22F7\n#define mmPA_SC_EDGERULE 0xA08C\n#define mmPA_SC_ENHANCE 0x22FC\n#define mmPA_SC_FIFO_DEPTH_CNTL 0x2295\n#define mmPA_SC_FIFO_SIZE 0x22F3\n#define mmPA_SC_FORCE_EOV_MAX_CNTS 0x22C9\n#define mmPA_SC_GENERIC_SCISSOR_BR 0xA091\n#define mmPA_SC_GENERIC_SCISSOR_TL 0xA090\n#define mmPA_SC_IF_FIFO_SIZE 0x22F5\n#define mmPA_SC_LINE_CNTL 0xA2F7\n#define mmPA_SC_LINE_STIPPLE 0xA283\n#define mmPA_SC_LINE_STIPPLE_STATE 0x22C4\n#define mmPA_SC_MODE_CNTL_0 0xA292\n#define mmPA_SC_MODE_CNTL_1 0xA293\n#define mmPA_SC_PERFCOUNTER0_HI 0x22A9\n#define mmPA_SC_PERFCOUNTER0_LO 0x22A8\n#define mmPA_SC_PERFCOUNTER0_SELECT 0x22A0\n#define mmPA_SC_PERFCOUNTER1_HI 0x22AB\n#define mmPA_SC_PERFCOUNTER1_LO 0x22AA\n#define mmPA_SC_PERFCOUNTER1_SELECT 0x22A1\n#define mmPA_SC_PERFCOUNTER2_HI 0x22AD\n#define mmPA_SC_PERFCOUNTER2_LO 0x22AC\n#define mmPA_SC_PERFCOUNTER2_SELECT 0x22A2\n#define mmPA_SC_PERFCOUNTER3_HI 0x22AF\n#define mmPA_SC_PERFCOUNTER3_LO 0x22AE\n#define mmPA_SC_PERFCOUNTER3_SELECT 0x22A3\n#define mmPA_SC_PERFCOUNTER4_HI 0x22B1\n#define mmPA_SC_PERFCOUNTER4_LO 0x22B0\n#define mmPA_SC_PERFCOUNTER4_SELECT 0x22A4\n#define mmPA_SC_PERFCOUNTER5_HI 0x22B3\n#define mmPA_SC_PERFCOUNTER5_LO 0x22B2\n#define mmPA_SC_PERFCOUNTER5_SELECT 0x22A5\n#define mmPA_SC_PERFCOUNTER6_HI 0x22B5\n#define mmPA_SC_PERFCOUNTER6_LO 0x22B4\n#define mmPA_SC_PERFCOUNTER6_SELECT 0x22A6\n#define mmPA_SC_PERFCOUNTER7_HI 0x22B7\n#define mmPA_SC_PERFCOUNTER7_LO 0x22B6\n#define mmPA_SC_PERFCOUNTER7_SELECT 0x22A7\n#define mmPA_SC_RASTER_CONFIG 0xA0D4\n#define mmPA_SC_SCREEN_SCISSOR_BR 0xA00D\n#define mmPA_SC_SCREEN_SCISSOR_TL 0xA00C\n#define mmPA_SC_VPORT_SCISSOR_0_BR 0xA095\n#define mmPA_SC_VPORT_SCISSOR_0_TL 0xA094\n#define mmPA_SC_VPORT_SCISSOR_10_BR 0xA0A9\n#define mmPA_SC_VPORT_SCISSOR_10_TL 0xA0A8\n#define mmPA_SC_VPORT_SCISSOR_11_BR 0xA0AB\n#define mmPA_SC_VPORT_SCISSOR_11_TL 0xA0AA\n#define mmPA_SC_VPORT_SCISSOR_12_BR 0xA0AD\n#define mmPA_SC_VPORT_SCISSOR_12_TL 0xA0AC\n#define mmPA_SC_VPORT_SCISSOR_13_BR 0xA0AF\n#define mmPA_SC_VPORT_SCISSOR_13_TL 0xA0AE\n#define mmPA_SC_VPORT_SCISSOR_14_BR 0xA0B1\n#define mmPA_SC_VPORT_SCISSOR_14_TL 0xA0B0\n#define mmPA_SC_VPORT_SCISSOR_15_BR 0xA0B3\n#define mmPA_SC_VPORT_SCISSOR_15_TL 0xA0B2\n#define mmPA_SC_VPORT_SCISSOR_1_BR 0xA097\n#define mmPA_SC_VPORT_SCISSOR_1_TL 0xA096\n#define mmPA_SC_VPORT_SCISSOR_2_BR 0xA099\n#define mmPA_SC_VPORT_SCISSOR_2_TL 0xA098\n#define mmPA_SC_VPORT_SCISSOR_3_BR 0xA09B\n#define mmPA_SC_VPORT_SCISSOR_3_TL 0xA09A\n#define mmPA_SC_VPORT_SCISSOR_4_BR 0xA09D\n#define mmPA_SC_VPORT_SCISSOR_4_TL 0xA09C\n#define mmPA_SC_VPORT_SCISSOR_5_BR 0xA09F\n#define mmPA_SC_VPORT_SCISSOR_5_TL 0xA09E\n#define mmPA_SC_VPORT_SCISSOR_6_BR 0xA0A1\n#define mmPA_SC_VPORT_SCISSOR_6_TL 0xA0A0\n#define mmPA_SC_VPORT_SCISSOR_7_BR 0xA0A3\n#define mmPA_SC_VPORT_SCISSOR_7_TL 0xA0A2\n#define mmPA_SC_VPORT_SCISSOR_8_BR 0xA0A5\n#define mmPA_SC_VPORT_SCISSOR_8_TL 0xA0A4\n#define mmPA_SC_VPORT_SCISSOR_9_BR 0xA0A7\n#define mmPA_SC_VPORT_SCISSOR_9_TL 0xA0A6\n#define mmPA_SC_VPORT_ZMAX_0 0xA0B5\n#define mmPA_SC_VPORT_ZMAX_10 0xA0C9\n#define mmPA_SC_VPORT_ZMAX_1 0xA0B7\n#define mmPA_SC_VPORT_ZMAX_11 0xA0CB\n#define mmPA_SC_VPORT_ZMAX_12 0xA0CD\n#define mmPA_SC_VPORT_ZMAX_13 0xA0CF\n#define mmPA_SC_VPORT_ZMAX_14 0xA0D1\n#define mmPA_SC_VPORT_ZMAX_15 0xA0D3\n#define mmPA_SC_VPORT_ZMAX_2 0xA0B9\n#define mmPA_SC_VPORT_ZMAX_3 0xA0BB\n#define mmPA_SC_VPORT_ZMAX_4 0xA0BD\n#define mmPA_SC_VPORT_ZMAX_5 0xA0BF\n#define mmPA_SC_VPORT_ZMAX_6 0xA0C1\n#define mmPA_SC_VPORT_ZMAX_7 0xA0C3\n#define mmPA_SC_VPORT_ZMAX_8 0xA0C5\n#define mmPA_SC_VPORT_ZMAX_9 0xA0C7\n#define mmPA_SC_VPORT_ZMIN_0 0xA0B4\n#define mmPA_SC_VPORT_ZMIN_10 0xA0C8\n#define mmPA_SC_VPORT_ZMIN_1 0xA0B6\n#define mmPA_SC_VPORT_ZMIN_11 0xA0CA\n#define mmPA_SC_VPORT_ZMIN_12 0xA0CC\n#define mmPA_SC_VPORT_ZMIN_13 0xA0CE\n#define mmPA_SC_VPORT_ZMIN_14 0xA0D0\n#define mmPA_SC_VPORT_ZMIN_15 0xA0D2\n#define mmPA_SC_VPORT_ZMIN_2 0xA0B8\n#define mmPA_SC_VPORT_ZMIN_3 0xA0BA\n#define mmPA_SC_VPORT_ZMIN_4 0xA0BC\n#define mmPA_SC_VPORT_ZMIN_5 0xA0BE\n#define mmPA_SC_VPORT_ZMIN_6 0xA0C0\n#define mmPA_SC_VPORT_ZMIN_7 0xA0C2\n#define mmPA_SC_VPORT_ZMIN_8 0xA0C4\n#define mmPA_SC_VPORT_ZMIN_9 0xA0C6\n#define mmPA_SC_WINDOW_OFFSET 0xA080\n#define mmPA_SC_WINDOW_SCISSOR_BR 0xA082\n#define mmPA_SC_WINDOW_SCISSOR_TL 0xA081\n#define mmPA_SU_CNTL_STATUS 0x2294\n#define mmPA_SU_DEBUG_CNTL 0x2280\n#define mmPA_SU_DEBUG_DATA 0x2281\n#define mmPA_SU_HARDWARE_SCREEN_OFFSET 0xA08D\n#define mmPA_SU_LINE_CNTL 0xA282\n#define mmPA_SU_LINE_STIPPLE_CNTL 0xA209\n#define mmPA_SU_LINE_STIPPLE_SCALE 0xA20A\n#define mmPA_SU_LINE_STIPPLE_VALUE 0x2298\n#define mmPA_SU_PERFCOUNTER0_HI 0x228D\n#define mmPA_SU_PERFCOUNTER0_LO 0x228C\n#define mmPA_SU_PERFCOUNTER0_SELECT 0x2288\n#define mmPA_SU_PERFCOUNTER1_HI 0x228F\n#define mmPA_SU_PERFCOUNTER1_LO 0x228E\n#define mmPA_SU_PERFCOUNTER1_SELECT 0x2289\n#define mmPA_SU_PERFCOUNTER2_HI 0x2291\n#define mmPA_SU_PERFCOUNTER2_LO 0x2290\n#define mmPA_SU_PERFCOUNTER2_SELECT 0x228A\n#define mmPA_SU_PERFCOUNTER3_HI 0x2293\n#define mmPA_SU_PERFCOUNTER3_LO 0x2292\n#define mmPA_SU_PERFCOUNTER3_SELECT 0x228B\n#define mmPA_SU_POINT_MINMAX 0xA281\n#define mmPA_SU_POINT_SIZE 0xA280\n#define mmPA_SU_POLY_OFFSET_BACK_OFFSET 0xA2E3\n#define mmPA_SU_POLY_OFFSET_BACK_SCALE 0xA2E2\n#define mmPA_SU_POLY_OFFSET_CLAMP 0xA2DF\n#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL 0xA2DE\n#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET 0xA2E1\n#define mmPA_SU_POLY_OFFSET_FRONT_SCALE 0xA2E0\n#define mmPA_SU_PRIM_FILTER_CNTL 0xA20B\n#define mmPA_SU_SC_MODE_CNTL 0xA205\n#define mmPA_SU_VTX_CNTL 0xA2F9\n#define mmRAS_BCI_SIGNATURE0 0x339E\n#define mmRAS_BCI_SIGNATURE1 0x339F\n#define mmRAS_CB_SIGNATURE0 0x339D\n#define mmRAS_DB_SIGNATURE0 0x338B\n#define mmRAS_IA_SIGNATURE0 0x3397\n#define mmRAS_IA_SIGNATURE1 0x3398\n#define mmRAS_PA_SIGNATURE0 0x338C\n#define mmRAS_SC_SIGNATURE0 0x338F\n#define mmRAS_SC_SIGNATURE1 0x3390\n#define mmRAS_SC_SIGNATURE2 0x3391\n#define mmRAS_SC_SIGNATURE3 0x3392\n#define mmRAS_SC_SIGNATURE4 0x3393\n#define mmRAS_SC_SIGNATURE5 0x3394\n#define mmRAS_SC_SIGNATURE6 0x3395\n#define mmRAS_SC_SIGNATURE7 0x3396\n#define mmRAS_SIGNATURE_CONTROL 0x3380\n#define mmRAS_SIGNATURE_MASK 0x3381\n#define mmRAS_SPI_SIGNATURE0 0x3399\n#define mmRAS_SPI_SIGNATURE1 0x339A\n#define mmRAS_SQ_SIGNATURE0 0x338E\n#define mmRAS_SX_SIGNATURE0 0x3382\n#define mmRAS_SX_SIGNATURE1 0x3383\n#define mmRAS_SX_SIGNATURE2 0x3384\n#define mmRAS_SX_SIGNATURE3 0x3385\n#define mmRAS_TA_SIGNATURE0 0x339B\n#define mmRAS_TD_SIGNATURE0 0x339C\n#define mmRAS_VGT_SIGNATURE0 0x338D\n#define mmRLC_AUTO_PG_CTRL 0x310D\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT 0x30D0\n#define mmRLC_CGCG_CGLS_CTRL 0x3101\n#define mmRLC_CGCG_RAMP_CTRL 0x3102\n#define mmRLC_CGTT_MGCG_OVERRIDE 0x3100\n#define mmRLC_CNTL 0x30C0\n#define mmRLC_CU_STATUS 0x3106\n#define mmRLC_DEBUG 0x30CA\n#define mmRLC_DEBUG_SELECT 0x30C9\n#define mmRLC_DRIVER_CPDMA_STATUS 0x30C7\n#define mmRLC_DYN_PG_REQUEST 0x3104\n#define mmRLC_DYN_PG_STATUS 0x3103\n#define mmRLC_GPU_CLOCK_32 0x30D5\n#define mmRLC_GPU_CLOCK_32_RES_SEL 0x30D4\n#define mmRLC_GPU_CLOCK_COUNT_LSB 0x30CE\n#define mmRLC_GPU_CLOCK_COUNT_MSB 0x30CF\n#define mmRLC_LB_ALWAYS_ACTIVE_CU_MASK 0x3108\n#define mmRLC_LB_CNTL 0x30C3\n#define mmRLC_LB_CNTR_INIT 0x30C6\n#define mmRLC_LB_CNTR_MAX 0x30C5\n#define mmRLC_LB_INIT_CU_MASK 0x3107\n#define mmRLC_LB_PARAMS 0x3109\n#define mmRLC_LOAD_BALANCE_CNTR 0x30F6\n#define mmRLC_MAX_PG_CU 0x310C\n#define mmRLC_MC_CNTL 0x30D1\n#define mmRLC_MEM_SLP_CNTL 0x30D8\n#define mmRLC_PERFCOUNTER0_HI 0x30DC\n#define mmRLC_PERFCOUNTER0_LO 0x30DB\n#define mmRLC_PERFCOUNTER0_SELECT 0x30DA\n#define mmRLC_PERFCOUNTER1_HI 0x30DF\n#define mmRLC_PERFCOUNTER1_LO 0x30DE\n#define mmRLC_PERFCOUNTER1_SELECT 0x30DD\n#define mmRLC_PERFMON_CNTL 0x30D9\n#define mmRLC_PG_ALWAYS_ON_CU_MASK 0x310B\n#define mmRLC_PG_CNTL 0x30D7\n#define mmRLC_SAVE_AND_RESTORE_BASE 0x30C4\n#define mmRLC_SERDES_RD_DATA_0 0x3112\n#define mmRLC_SERDES_RD_DATA_1 0x3113\n#define mmRLC_SERDES_RD_DATA_2 0x3114\n#define mmRLC_SERDES_RD_MASTER_INDEX 0x3111\n#define mmRLC_SERDES_WR_CTRL 0x3117\n#define mmRLC_SERDES_WR_DATA 0x3118\n#define mmRLC_SMU_GRBM_REG_SAVE_CTRL 0x310E\n#define mmRLC_SMU_PG_CTRL 0x310F\n#define mmRLC_SMU_PG_WAKE_UP_CTRL 0x3110\n#define mmRLC_SOFT_RESET_GPU 0x30D6\n#define mmRLC_STAT 0x30D3\n#define mmRLC_THREAD1_DELAY 0x310A\n#define mmRLC_UCODE_CNTL 0x30D2\n#define mmSCRATCH_ADDR 0x2151\n#define mmSCRATCH_REG0 0x2140\n#define mmSCRATCH_REG1 0x2141\n#define mmSCRATCH_REG2 0x2142\n#define mmSCRATCH_REG3 0x2143\n#define mmSCRATCH_REG4 0x2144\n#define mmSCRATCH_REG5 0x2145\n#define mmSCRATCH_REG6 0x2146\n#define mmSCRATCH_REG7 0x2147\n#define mmSCRATCH_UMSK 0x2150\n#define mmSPI_ARB_CYCLES_0 0x243D\n#define mmSPI_ARB_CYCLES_1 0x243E\n#define mmSPI_ARB_PRIORITY 0x243C\n#define mmSPI_BARYC_CNTL 0xA1B8\n#define mmSPI_CONFIG_CNTL 0x2440\n#define mmSPI_CONFIG_CNTL_1 0x244F\n#define mmSPI_DEBUG_BUSY 0x2450\n#define mmSPI_DEBUG_CNTL 0x2441\n#define mmSPI_DEBUG_READ 0x2442\n#define mmSPI_GDS_CREDITS 0x24D8\n#define mmSPI_INTERP_CONTROL_0 0xA1B5\n#define mmSPI_LB_CTR_CTRL 0x24D4\n#define mmSPI_LB_CU_MASK 0x24D5\n#define mmSPI_LB_DATA_REG 0x24D6\n#define mmSPI_PERFCOUNTER0_HI 0x2447\n#define mmSPI_PERFCOUNTER0_LO 0x2448\n#define mmSPI_PERFCOUNTER0_SELECT 0x2443\n#define mmSPI_PERFCOUNTER1_HI 0x2449\n#define mmSPI_PERFCOUNTER1_LO 0x244A\n#define mmSPI_PERFCOUNTER1_SELECT 0x2444\n#define mmSPI_PERFCOUNTER2_HI 0x244B\n#define mmSPI_PERFCOUNTER2_LO 0x244C\n#define mmSPI_PERFCOUNTER2_SELECT 0x2445\n#define mmSPI_PERFCOUNTER3_HI 0x244D\n#define mmSPI_PERFCOUNTER3_LO 0x244E\n#define mmSPI_PERFCOUNTER3_SELECT 0x2446\n#define mmSPI_PERFCOUNTER_BINS 0x243F\n#define mmSPI_PG_ENABLE_STATIC_CU_MASK 0x24D7\n#define mmSPI_PS_IN_CONTROL 0xA1B6\n#define mmSPI_PS_INPUT_ADDR 0xA1B4\n#define mmSPI_PS_INPUT_CNTL_0 0xA191\n#define mmSPI_PS_INPUT_CNTL_10 0xA19B\n#define mmSPI_PS_INPUT_CNTL_1 0xA192\n#define mmSPI_PS_INPUT_CNTL_11 0xA19C\n#define mmSPI_PS_INPUT_CNTL_12 0xA19D\n#define mmSPI_PS_INPUT_CNTL_13 0xA19E\n#define mmSPI_PS_INPUT_CNTL_14 0xA19F\n#define mmSPI_PS_INPUT_CNTL_15 0xA1A0\n#define mmSPI_PS_INPUT_CNTL_16 0xA1A1\n#define mmSPI_PS_INPUT_CNTL_17 0xA1A2\n#define mmSPI_PS_INPUT_CNTL_18 0xA1A3\n#define mmSPI_PS_INPUT_CNTL_19 0xA1A4\n#define mmSPI_PS_INPUT_CNTL_20 0xA1A5\n#define mmSPI_PS_INPUT_CNTL_2 0xA193\n#define mmSPI_PS_INPUT_CNTL_21 0xA1A6\n#define mmSPI_PS_INPUT_CNTL_22 0xA1A7\n#define mmSPI_PS_INPUT_CNTL_23 0xA1A8\n#define mmSPI_PS_INPUT_CNTL_24 0xA1A9\n#define mmSPI_PS_INPUT_CNTL_25 0xA1AA\n#define mmSPI_PS_INPUT_CNTL_26 0xA1AB\n#define mmSPI_PS_INPUT_CNTL_27 0xA1AC\n#define mmSPI_PS_INPUT_CNTL_28 0xA1AD\n#define mmSPI_PS_INPUT_CNTL_29 0xA1AE\n#define mmSPI_PS_INPUT_CNTL_30 0xA1AF\n#define mmSPI_PS_INPUT_CNTL_3 0xA194\n#define mmSPI_PS_INPUT_CNTL_31 0xA1B0\n#define mmSPI_PS_INPUT_CNTL_4 0xA195\n#define mmSPI_PS_INPUT_CNTL_5 0xA196\n#define mmSPI_PS_INPUT_CNTL_6 0xA197\n#define mmSPI_PS_INPUT_CNTL_7 0xA198\n#define mmSPI_PS_INPUT_CNTL_8 0xA199\n#define mmSPI_PS_INPUT_CNTL_9 0xA19A\n#define mmSPI_PS_INPUT_ENA 0xA1B3\n#define mmSPI_PS_MAX_WAVE_ID 0x243B\n#define mmSPI_SHADER_COL_FORMAT 0xA1C5\n#define mmSPI_SHADER_PGM_HI_ES 0x2CC9\n#define mmSPI_SHADER_PGM_HI_GS 0x2C89\n#define mmSPI_SHADER_PGM_HI_HS 0x2D09\n#define mmSPI_SHADER_PGM_HI_LS 0x2D49\n#define mmSPI_SHADER_PGM_HI_PS 0x2C09\n#define mmSPI_SHADER_PGM_HI_VS 0x2C49\n#define mmSPI_SHADER_PGM_LO_ES 0x2CC8\n#define mmSPI_SHADER_PGM_LO_GS 0x2C88\n#define mmSPI_SHADER_PGM_LO_HS 0x2D08\n#define mmSPI_SHADER_PGM_LO_LS 0x2D48\n#define mmSPI_SHADER_PGM_LO_PS 0x2C08\n#define mmSPI_SHADER_PGM_LO_VS 0x2C48\n#define mmSPI_SHADER_PGM_RSRC1_ES 0x2CCA\n#define mmSPI_SHADER_PGM_RSRC1_GS 0x2C8A\n#define mmSPI_SHADER_PGM_RSRC1_HS 0x2D0A\n#define mmSPI_SHADER_PGM_RSRC1_LS 0x2D4A\n#define mmSPI_SHADER_PGM_RSRC1_PS 0x2C0A\n#define mmSPI_SHADER_PGM_RSRC1_VS 0x2C4A\n#define mmSPI_SHADER_PGM_RSRC2_ES 0x2CCB\n#define mmSPI_SHADER_PGM_RSRC2_GS 0x2C8B\n#define mmSPI_SHADER_PGM_RSRC2_HS 0x2D0B\n#define mmSPI_SHADER_PGM_RSRC2_LS 0x2D4B\n#define mmSPI_SHADER_PGM_RSRC2_PS 0x2C0B\n#define mmSPI_SHADER_PGM_RSRC2_VS 0x2C4B\n#define mmSPI_SHADER_POS_FORMAT 0xA1C3\n#define mmSPI_SHADER_TBA_HI_ES 0x2CC1\n#define mmSPI_SHADER_TBA_HI_GS 0x2C81\n#define mmSPI_SHADER_TBA_HI_HS 0x2D01\n#define mmSPI_SHADER_TBA_HI_LS 0x2D41\n#define mmSPI_SHADER_TBA_HI_PS 0x2C01\n#define mmSPI_SHADER_TBA_HI_VS 0x2C41\n#define mmSPI_SHADER_TBA_LO_ES 0x2CC0\n#define mmSPI_SHADER_TBA_LO_GS 0x2C80\n#define mmSPI_SHADER_TBA_LO_HS 0x2D00\n#define mmSPI_SHADER_TBA_LO_LS 0x2D40\n#define mmSPI_SHADER_TBA_LO_PS 0x2C00\n#define mmSPI_SHADER_TBA_LO_VS 0x2C40\n#define mmSPI_SHADER_TMA_HI_ES 0x2CC3\n#define mmSPI_SHADER_TMA_HI_GS 0x2C83\n#define mmSPI_SHADER_TMA_HI_HS 0x2D03\n#define mmSPI_SHADER_TMA_HI_LS 0x2D43\n#define mmSPI_SHADER_TMA_HI_PS 0x2C03\n#define mmSPI_SHADER_TMA_HI_VS 0x2C43\n#define mmSPI_SHADER_TMA_LO_ES 0x2CC2\n#define mmSPI_SHADER_TMA_LO_GS 0x2C82\n#define mmSPI_SHADER_TMA_LO_HS 0x2D02\n#define mmSPI_SHADER_TMA_LO_LS 0x2D42\n#define mmSPI_SHADER_TMA_LO_PS 0x2C02\n#define mmSPI_SHADER_TMA_LO_VS 0x2C42\n#define mmSPI_SHADER_USER_DATA_ES_0 0x2CCC\n#define mmSPI_SHADER_USER_DATA_ES_10 0x2CD6\n#define mmSPI_SHADER_USER_DATA_ES_1 0x2CCD\n#define mmSPI_SHADER_USER_DATA_ES_11 0x2CD7\n#define mmSPI_SHADER_USER_DATA_ES_12 0x2CD8\n#define mmSPI_SHADER_USER_DATA_ES_13 0x2CD9\n#define mmSPI_SHADER_USER_DATA_ES_14 0x2CDA\n#define mmSPI_SHADER_USER_DATA_ES_15 0x2CDB\n#define mmSPI_SHADER_USER_DATA_ES_2 0x2CCE\n#define mmSPI_SHADER_USER_DATA_ES_3 0x2CCF\n#define mmSPI_SHADER_USER_DATA_ES_4 0x2CD0\n#define mmSPI_SHADER_USER_DATA_ES_5 0x2CD1\n#define mmSPI_SHADER_USER_DATA_ES_6 0x2CD2\n#define mmSPI_SHADER_USER_DATA_ES_7 0x2CD3\n#define mmSPI_SHADER_USER_DATA_ES_8 0x2CD4\n#define mmSPI_SHADER_USER_DATA_ES_9 0x2CD5\n#define mmSPI_SHADER_USER_DATA_GS_0 0x2C8C\n#define mmSPI_SHADER_USER_DATA_GS_10 0x2C96\n#define mmSPI_SHADER_USER_DATA_GS_1 0x2C8D\n#define mmSPI_SHADER_USER_DATA_GS_11 0x2C97\n#define mmSPI_SHADER_USER_DATA_GS_12 0x2C98\n#define mmSPI_SHADER_USER_DATA_GS_13 0x2C99\n#define mmSPI_SHADER_USER_DATA_GS_14 0x2C9A\n#define mmSPI_SHADER_USER_DATA_GS_15 0x2C9B\n#define mmSPI_SHADER_USER_DATA_GS_2 0x2C8E\n#define mmSPI_SHADER_USER_DATA_GS_3 0x2C8F\n#define mmSPI_SHADER_USER_DATA_GS_4 0x2C90\n#define mmSPI_SHADER_USER_DATA_GS_5 0x2C91\n#define mmSPI_SHADER_USER_DATA_GS_6 0x2C92\n#define mmSPI_SHADER_USER_DATA_GS_7 0x2C93\n#define mmSPI_SHADER_USER_DATA_GS_8 0x2C94\n#define mmSPI_SHADER_USER_DATA_GS_9 0x2C95\n#define mmSPI_SHADER_USER_DATA_HS_0 0x2D0C\n#define mmSPI_SHADER_USER_DATA_HS_10 0x2D16\n#define mmSPI_SHADER_USER_DATA_HS_1 0x2D0D\n#define mmSPI_SHADER_USER_DATA_HS_11 0x2D17\n#define mmSPI_SHADER_USER_DATA_HS_12 0x2D18\n#define mmSPI_SHADER_USER_DATA_HS_13 0x2D19\n#define mmSPI_SHADER_USER_DATA_HS_14 0x2D1A\n#define mmSPI_SHADER_USER_DATA_HS_15 0x2D1B\n#define mmSPI_SHADER_USER_DATA_HS_2 0x2D0E\n#define mmSPI_SHADER_USER_DATA_HS_3 0x2D0F\n#define mmSPI_SHADER_USER_DATA_HS_4 0x2D10\n#define mmSPI_SHADER_USER_DATA_HS_5 0x2D11\n#define mmSPI_SHADER_USER_DATA_HS_6 0x2D12\n#define mmSPI_SHADER_USER_DATA_HS_7 0x2D13\n#define mmSPI_SHADER_USER_DATA_HS_8 0x2D14\n#define mmSPI_SHADER_USER_DATA_HS_9 0x2D15\n#define mmSPI_SHADER_USER_DATA_LS_0 0x2D4C\n#define mmSPI_SHADER_USER_DATA_LS_10 0x2D56\n#define mmSPI_SHADER_USER_DATA_LS_1 0x2D4D\n#define mmSPI_SHADER_USER_DATA_LS_11 0x2D57\n#define mmSPI_SHADER_USER_DATA_LS_12 0x2D58\n#define mmSPI_SHADER_USER_DATA_LS_13 0x2D59\n#define mmSPI_SHADER_USER_DATA_LS_14 0x2D5A\n#define mmSPI_SHADER_USER_DATA_LS_15 0x2D5B\n#define mmSPI_SHADER_USER_DATA_LS_2 0x2D4E\n#define mmSPI_SHADER_USER_DATA_LS_3 0x2D4F\n#define mmSPI_SHADER_USER_DATA_LS_4 0x2D50\n#define mmSPI_SHADER_USER_DATA_LS_5 0x2D51\n#define mmSPI_SHADER_USER_DATA_LS_6 0x2D52\n#define mmSPI_SHADER_USER_DATA_LS_7 0x2D53\n#define mmSPI_SHADER_USER_DATA_LS_8 0x2D54\n#define mmSPI_SHADER_USER_DATA_LS_9 0x2D55\n#define mmSPI_SHADER_USER_DATA_PS_0 0x2C0C\n#define mmSPI_SHADER_USER_DATA_PS_10 0x2C16\n#define mmSPI_SHADER_USER_DATA_PS_1 0x2C0D\n#define mmSPI_SHADER_USER_DATA_PS_11 0x2C17\n#define mmSPI_SHADER_USER_DATA_PS_12 0x2C18\n#define mmSPI_SHADER_USER_DATA_PS_13 0x2C19\n#define mmSPI_SHADER_USER_DATA_PS_14 0x2C1A\n#define mmSPI_SHADER_USER_DATA_PS_15 0x2C1B\n#define mmSPI_SHADER_USER_DATA_PS_2 0x2C0E\n#define mmSPI_SHADER_USER_DATA_PS_3 0x2C0F\n#define mmSPI_SHADER_USER_DATA_PS_4 0x2C10\n#define mmSPI_SHADER_USER_DATA_PS_5 0x2C11\n#define mmSPI_SHADER_USER_DATA_PS_6 0x2C12\n#define mmSPI_SHADER_USER_DATA_PS_7 0x2C13\n#define mmSPI_SHADER_USER_DATA_PS_8 0x2C14\n#define mmSPI_SHADER_USER_DATA_PS_9 0x2C15\n#define mmSPI_SHADER_USER_DATA_VS_0 0x2C4C\n#define mmSPI_SHADER_USER_DATA_VS_10 0x2C56\n#define mmSPI_SHADER_USER_DATA_VS_1 0x2C4D\n#define mmSPI_SHADER_USER_DATA_VS_11 0x2C57\n#define mmSPI_SHADER_USER_DATA_VS_12 0x2C58\n#define mmSPI_SHADER_USER_DATA_VS_13 0x2C59\n#define mmSPI_SHADER_USER_DATA_VS_14 0x2C5A\n#define mmSPI_SHADER_USER_DATA_VS_15 0x2C5B\n#define mmSPI_SHADER_USER_DATA_VS_2 0x2C4E\n#define mmSPI_SHADER_USER_DATA_VS_3 0x2C4F\n#define mmSPI_SHADER_USER_DATA_VS_4 0x2C50\n#define mmSPI_SHADER_USER_DATA_VS_5 0x2C51\n#define mmSPI_SHADER_USER_DATA_VS_6 0x2C52\n#define mmSPI_SHADER_USER_DATA_VS_7 0x2C53\n#define mmSPI_SHADER_USER_DATA_VS_8 0x2C54\n#define mmSPI_SHADER_USER_DATA_VS_9 0x2C55\n#define mmSPI_SHADER_Z_FORMAT 0xA1C4\n#define mmSPI_SLAVE_DEBUG_BUSY 0x24D3\n#define mmSPI_SX_EXPORT_BUFFER_SIZES 0x24D9\n#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES 0x24DA\n#define mmSPI_TMPRING_SIZE 0xA1BA\n#define mmSPI_VS_OUT_CONFIG 0xA1B1\n#define mmSQ_ALU_CLK_CTRL 0x2360\n#define mmSQ_BUF_RSRC_WORD0 0x23C0\n#define mmSQ_BUF_RSRC_WORD1 0x23C1\n#define mmSQ_BUF_RSRC_WORD2 0x23C2\n#define mmSQ_BUF_RSRC_WORD3 0x23C3\n#define mmSQC_CACHES 0x2302\n#define mmSQC_CONFIG 0x2301\n#define mmSQ_CONFIG 0x2300\n#define mmSQC_SECDED_CNT 0x23A0\n#define mmSQ_DEBUG_STS_GLOBAL 0x2309\n#define mmSQ_DED_CNT 0x23A2\n#define mmSQ_DED_INFO 0x23A3\n#define mmSQ_DS_0 0x237F\n#define mmSQ_DS_1 0x237F\n#define mmSQ_EXP_0 0x237F\n#define mmSQ_EXP_1 0x237F\n#define mmSQ_FIFO_SIZES 0x2305\n#define mmSQ_IMG_RSRC_WORD0 0x23C4\n#define mmSQ_IMG_RSRC_WORD1 0x23C5\n#define mmSQ_IMG_RSRC_WORD2 0x23C6\n#define mmSQ_IMG_RSRC_WORD3 0x23C7\n#define mmSQ_IMG_RSRC_WORD4 0x23C8\n#define mmSQ_IMG_RSRC_WORD5 0x23C9\n#define mmSQ_IMG_RSRC_WORD6 0x23CA\n#define mmSQ_IMG_RSRC_WORD7 0x23CB\n#define mmSQ_IMG_SAMP_WORD0 0x23CC\n#define mmSQ_IMG_SAMP_WORD1 0x23CD\n#define mmSQ_IMG_SAMP_WORD2 0x23CE\n#define mmSQ_IMG_SAMP_WORD3 0x23CF\n#define mmSQ_IND_CMD 0x237A\n#define mmSQ_IND_DATA 0x2379\n#define mmSQ_IND_INDEX 0x2378\n#define mmSQ_INST 0x237F\n#define mmSQ_LB_CTR_CTRL 0x2398\n#define mmSQ_LB_DATA_ALU_CYCLES 0x2399\n#define mmSQ_LB_DATA_ALU_STALLS 0x239B\n#define mmSQ_LB_DATA_TEX_CYCLES 0x239A\n#define mmSQ_LB_DATA_TEX_STALLS 0x239C\n#define mmSQ_MIMG_0 0x237F\n#define mmSQ_MIMG_1 0x237F\n#define mmSQ_MTBUF_0 0x237F\n#define mmSQ_MTBUF_1 0x237F\n#define mmSQ_MUBUF_0 0x237F\n#define mmSQ_MUBUF_1 0x237F\n#define mmSQ_PERFCOUNTER0_HI 0x2321\n#define mmSQ_PERFCOUNTER0_LO 0x2320\n#define mmSQ_PERFCOUNTER0_SELECT 0x2340\n#define mmSQ_PERFCOUNTER10_HI 0x2335\n#define mmSQ_PERFCOUNTER10_LO 0x2334\n#define mmSQ_PERFCOUNTER10_SELECT 0x234A\n#define mmSQ_PERFCOUNTER11_HI 0x2337\n#define mmSQ_PERFCOUNTER11_LO 0x2336\n#define mmSQ_PERFCOUNTER11_SELECT 0x234B\n#define mmSQ_PERFCOUNTER12_HI 0x2339\n#define mmSQ_PERFCOUNTER12_LO 0x2338\n#define mmSQ_PERFCOUNTER12_SELECT 0x234C\n#define mmSQ_PERFCOUNTER13_HI 0x233B\n#define mmSQ_PERFCOUNTER13_LO 0x233A\n#define mmSQ_PERFCOUNTER13_SELECT 0x234D\n#define mmSQ_PERFCOUNTER14_HI 0x233D\n#define mmSQ_PERFCOUNTER14_LO 0x233C\n#define mmSQ_PERFCOUNTER14_SELECT 0x234E\n#define mmSQ_PERFCOUNTER15_HI 0x233F\n#define mmSQ_PERFCOUNTER15_LO 0x233E\n#define mmSQ_PERFCOUNTER15_SELECT 0x234F\n#define mmSQ_PERFCOUNTER1_HI 0x2323\n#define mmSQ_PERFCOUNTER1_LO 0x2322\n#define mmSQ_PERFCOUNTER1_SELECT 0x2341\n#define mmSQ_PERFCOUNTER2_HI 0x2325\n#define mmSQ_PERFCOUNTER2_LO 0x2324\n#define mmSQ_PERFCOUNTER2_SELECT 0x2342\n#define mmSQ_PERFCOUNTER3_HI 0x2327\n#define mmSQ_PERFCOUNTER3_LO 0x2326\n#define mmSQ_PERFCOUNTER3_SELECT 0x2343\n#define mmSQ_PERFCOUNTER4_HI 0x2329\n#define mmSQ_PERFCOUNTER4_LO 0x2328\n#define mmSQ_PERFCOUNTER4_SELECT 0x2344\n#define mmSQ_PERFCOUNTER5_HI 0x232B\n#define mmSQ_PERFCOUNTER5_LO 0x232A\n#define mmSQ_PERFCOUNTER5_SELECT 0x2345\n#define mmSQ_PERFCOUNTER6_HI 0x232D\n#define mmSQ_PERFCOUNTER6_LO 0x232C\n#define mmSQ_PERFCOUNTER6_SELECT 0x2346\n#define mmSQ_PERFCOUNTER7_HI 0x232F\n#define mmSQ_PERFCOUNTER7_LO 0x232E\n#define mmSQ_PERFCOUNTER7_SELECT 0x2347\n#define mmSQ_PERFCOUNTER8_HI 0x2331\n#define mmSQ_PERFCOUNTER8_LO 0x2330\n#define mmSQ_PERFCOUNTER8_SELECT 0x2348\n#define mmSQ_PERFCOUNTER9_HI 0x2333\n#define mmSQ_PERFCOUNTER9_LO 0x2332\n#define mmSQ_PERFCOUNTER9_SELECT 0x2349\n#define mmSQ_PERFCOUNTER_CTRL 0x2306\n#define mmSQ_POWER_THROTTLE 0x2396\n#define mmSQ_POWER_THROTTLE2 0x2397\n#define mmSQ_RANDOM_WAVE_PRI 0x2303\n#define mmSQ_REG_CREDITS 0x2304\n#define mmSQ_SEC_CNT 0x23A1\n#define mmSQ_SMRD 0x237F\n#define mmSQ_SOP1 0x237F\n#define mmSQ_SOP2 0x237F\n#define mmSQ_SOPC 0x237F\n#define mmSQ_SOPK 0x237F\n#define mmSQ_SOPP 0x237F\n#define mmSQ_TEX_CLK_CTRL 0x2361\n#define mmSQ_THREAD_TRACE_BASE 0x2380\n#define mmSQ_THREAD_TRACE_CNTR 0x2390\n#define mmSQ_THREAD_TRACE_CTRL 0x238F\n#define mmSQ_THREAD_TRACE_HIWATER 0x2392\n#define mmSQ_THREAD_TRACE_MASK 0x2382\n#define mmSQ_THREAD_TRACE_MODE 0x238E\n#define mmSQ_THREAD_TRACE_PERF_MASK 0x2384\n#define mmSQ_THREAD_TRACE_SIZE 0x2381\n#define mmSQ_THREAD_TRACE_STATUS 0x238D\n#define mmSQ_THREAD_TRACE_TOKEN_MASK 0x2383\n#define mmSQ_THREAD_TRACE_USERDATA_0 0x2388\n#define mmSQ_THREAD_TRACE_USERDATA_1 0x2389\n#define mmSQ_THREAD_TRACE_USERDATA_2 0x238A\n#define mmSQ_THREAD_TRACE_USERDATA_3 0x238B\n#define mmSQ_THREAD_TRACE_WORD_CMN 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_EVENT 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_INST 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 0x23B1\n#define mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2 0x23B1\n#define mmSQ_THREAD_TRACE_WORD_ISSUE 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_MISC 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2 0x23B1\n#define mmSQ_THREAD_TRACE_WORD_REG_1_OF_2 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_REG_2_OF_2 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_TIME 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 0x23B1\n#define mmSQ_THREAD_TRACE_WORD_WAVE 0x23B0\n#define mmSQ_THREAD_TRACE_WORD_WAVE_START 0x23B0\n#define mmSQ_THREAD_TRACE_WPTR 0x238C\n#define mmSQ_TIME_HI 0x237C\n#define mmSQ_TIME_LO 0x237D\n#define mmSQ_VINTRP 0x237F\n#define mmSQ_VOP1 0x237F\n#define mmSQ_VOP2 0x237F\n#define mmSQ_VOP3_0 0x237F\n#define mmSQ_VOP3_0_SDST_ENC 0x237F\n#define mmSQ_VOP3_1 0x237F\n#define mmSQ_VOPC 0x237F\n#define mmSX_DEBUG_1 0x2418\n#define mmSX_DEBUG_BUSY 0x2414\n#define mmSX_DEBUG_BUSY_2 0x2415\n#define mmSX_DEBUG_BUSY_3 0x2416\n#define mmSX_DEBUG_BUSY_4 0x2417\n#define mmSX_PERFCOUNTER0_HI 0x2421\n#define mmSX_PERFCOUNTER0_LO 0x2420\n#define mmSX_PERFCOUNTER0_SELECT 0x241C\n#define mmSX_PERFCOUNTER1_HI 0x2423\n#define mmSX_PERFCOUNTER1_LO 0x2422\n#define mmSX_PERFCOUNTER1_SELECT 0x241D\n#define mmSX_PERFCOUNTER2_HI 0x2425\n#define mmSX_PERFCOUNTER2_LO 0x2424\n#define mmSX_PERFCOUNTER2_SELECT 0x241E\n#define mmSX_PERFCOUNTER3_HI 0x2427\n#define mmSX_PERFCOUNTER3_LO 0x2426\n#define mmSX_PERFCOUNTER3_SELECT 0x241F\n#define mmTA_BC_BASE_ADDR 0xA020\n#define mmTA_CGTT_CTRL 0x2544\n#define mmTA_CNTL 0x2541\n#define mmTA_CNTL_AUX 0x2542\n#define mmTA_CS_BC_BASE_ADDR 0x2543\n#define mmTA_DEBUG_DATA 0x254D\n#define mmTA_DEBUG_INDEX 0x254C\n#define mmTA_PERFCOUNTER0_HI 0x2556\n#define mmTA_PERFCOUNTER0_LO 0x2555\n#define mmTA_PERFCOUNTER0_SELECT 0x2554\n#define mmTA_PERFCOUNTER1_HI 0x2562\n#define mmTA_PERFCOUNTER1_LO 0x2561\n#define mmTA_PERFCOUNTER1_SELECT 0x2560\n#define mmTA_SCRATCH 0x2564\n#define mmTA_STATUS 0x2548\n#define mmTCA_CGTT_SCLK_CTRL 0x2BC1\n#define mmTCA_CTRL 0x2BC0\n#define mmTCA_PERFCOUNTER0_HI 0x2BD2\n#define mmTCA_PERFCOUNTER0_LO 0x2BD1\n#define mmTCA_PERFCOUNTER0_SELECT 0x2BD0\n#define mmTCA_PERFCOUNTER1_HI 0x2BD5\n#define mmTCA_PERFCOUNTER1_LO 0x2BD4\n#define mmTCA_PERFCOUNTER1_SELECT 0x2BD3\n#define mmTCA_PERFCOUNTER2_HI 0x2BD8\n#define mmTCA_PERFCOUNTER2_LO 0x2BD7\n#define mmTCA_PERFCOUNTER2_SELECT 0x2BD6\n#define mmTCA_PERFCOUNTER3_HI 0x2BDB\n#define mmTCA_PERFCOUNTER3_LO 0x2BDA\n#define mmTCA_PERFCOUNTER3_SELECT 0x2BD9\n#define mmTCC_CGTT_SCLK_CTRL 0x2B81\n#define mmTCC_CTRL 0x2B80\n#define mmTCC_EDC_COUNTER 0x2B82\n#define mmTCC_PERFCOUNTER0_HI 0x2B92\n#define mmTCC_PERFCOUNTER0_LO 0x2B91\n#define mmTCC_PERFCOUNTER0_SELECT 0x2B90\n#define mmTCC_PERFCOUNTER1_HI 0x2B95\n#define mmTCC_PERFCOUNTER1_LO 0x2B94\n#define mmTCC_PERFCOUNTER1_SELECT 0x2B93\n#define mmTCC_PERFCOUNTER2_HI 0x2B98\n#define mmTCC_PERFCOUNTER2_LO 0x2B97\n#define mmTCC_PERFCOUNTER2_SELECT 0x2B96\n#define mmTCC_PERFCOUNTER3_HI 0x2B9B\n#define mmTCC_PERFCOUNTER3_LO 0x2B9A\n#define mmTCC_PERFCOUNTER3_SELECT 0x2B99\n#define mmTCI_CNTL_1 0x2B62\n#define mmTCI_CNTL_2 0x2B63\n#define mmTCI_STATUS 0x2B61\n#define mmTCP_ADDR_CONFIG 0x2B05\n#define mmTCP_BUFFER_ADDR_HASH_CNTL 0x2B16\n#define mmTCP_CHAN_STEER_HI 0x2B04\n#define mmTCP_CHAN_STEER_LO 0x2B03\n#define mmTCP_CNTL 0x2B02\n#define mmTCP_CREDIT 0x2B06\n#define mmTCP_EDC_COUNTER 0x2B17\n#define mmTCP_INVALIDATE 0x2B00\n#define mmTCP_PERFCOUNTER0_HI 0x2B0A\n#define mmTCP_PERFCOUNTER0_LO 0x2B0B\n#define mmTCP_PERFCOUNTER0_SELECT 0x2B09\n#define mmTCP_PERFCOUNTER1_HI 0x2B0D\n#define mmTCP_PERFCOUNTER1_LO 0x2B0E\n#define mmTCP_PERFCOUNTER1_SELECT 0x2B0C\n#define mmTCP_PERFCOUNTER2_HI 0x2B10\n#define mmTCP_PERFCOUNTER2_LO 0x2B11\n#define mmTCP_PERFCOUNTER2_SELECT 0x2B0F\n#define mmTCP_PERFCOUNTER3_HI 0x2B13\n#define mmTCP_PERFCOUNTER3_LO 0x2B14\n#define mmTCP_PERFCOUNTER3_SELECT 0x2B12\n#define mmTCP_STATUS 0x2B01\n#define mmTD_CGTT_CTRL 0x2527\n#define mmTD_CNTL 0x2525\n#define mmTD_DEBUG_DATA 0x2529\n#define mmTD_DEBUG_INDEX 0x2528\n#define mmTD_PERFCOUNTER0_HI 0x252E\n#define mmTD_PERFCOUNTER0_LO 0x252D\n#define mmTD_PERFCOUNTER0_SELECT 0x252C\n#define mmTD_SCRATCH 0x2530\n#define mmTD_STATUS 0x2526\n#define mmUSER_SQC_BANK_DISABLE 0x2308\n#define mmVGT_CACHE_INVALIDATION 0x2231\n#define mmVGT_CNTL_STATUS 0x223C\n#define mmVGT_DEBUG_CNTL 0x2238\n#define mmVGT_DEBUG_DATA 0x2239\n#define mmVGT_DMA_BASE 0xA1FA\n#define mmVGT_DMA_BASE_HI 0xA1F9\n#define mmVGT_DMA_DATA_FIFO_DEPTH 0x222D\n#define mmVGT_DMA_INDEX_TYPE 0xA29F\n#define mmVGT_DMA_MAX_SIZE 0xA29E\n#define mmVGT_DMA_NUM_INSTANCES 0xA2A2\n#define mmVGT_DMA_REQ_FIFO_DEPTH 0x222E\n#define mmVGT_DMA_SIZE 0xA29D\n#define mmVGT_DRAW_INIT_FIFO_DEPTH 0x222F\n#define mmVGT_DRAW_INITIATOR 0xA1FC\n#define mmVGT_ENHANCE 0xA294\n#define mmVGT_ESGS_RING_ITEMSIZE 0xA2AB\n#define mmVGT_ESGS_RING_SIZE 0x2232\n#define mmVGT_ES_PER_GS 0xA296\n#define mmVGT_EVENT_ADDRESS_REG 0xA1FE\n#define mmVGT_EVENT_INITIATOR 0xA2A4\n#define mmVGT_FIFO_DEPTHS 0x2234\n#define mmVGT_GROUP_DECR 0xA28B\n#define mmVGT_GROUP_FIRST_DECR 0xA28A\n#define mmVGT_GROUP_PRIM_TYPE 0xA289\n#define mmVGT_GROUP_VECT_0_CNTL 0xA28C\n#define mmVGT_GROUP_VECT_0_FMT_CNTL 0xA28E\n#define mmVGT_GROUP_VECT_1_CNTL 0xA28D\n#define mmVGT_GROUP_VECT_1_FMT_CNTL 0xA28F\n#define mmVGT_GS_INSTANCE_CNT 0xA2E4\n#define mmVGT_GS_MAX_VERT_OUT 0xA2CE\n#define mmVGT_GS_MODE 0xA290\n#define mmVGT_GS_OUT_PRIM_TYPE 0xA29B\n#define mmVGT_GS_PER_ES 0xA295\n#define mmVGT_GS_PER_VS 0xA297\n#define mmVGT_GS_VERTEX_REUSE 0x2235\n#define mmVGT_GS_VERT_ITEMSIZE 0xA2D7\n#define mmVGT_GS_VERT_ITEMSIZE_1 0xA2D8\n#define mmVGT_GS_VERT_ITEMSIZE_2 0xA2D9\n#define mmVGT_GS_VERT_ITEMSIZE_3 0xA2DA\n#define mmVGT_GSVS_RING_ITEMSIZE 0xA2AC\n#define mmVGT_GSVS_RING_OFFSET_1 0xA298\n#define mmVGT_GSVS_RING_OFFSET_2 0xA299\n#define mmVGT_GSVS_RING_OFFSET_3 0xA29A\n#define mmVGT_GSVS_RING_SIZE 0x2233\n#define mmVGT_HOS_CNTL 0xA285\n#define mmVGT_HOS_MAX_TESS_LEVEL 0xA286\n#define mmVGT_HOS_MIN_TESS_LEVEL 0xA287\n#define mmVGT_HOS_REUSE_DEPTH 0xA288\n#define mmVGT_HS_OFFCHIP_PARAM 0x226C\n#define mmVGT_IMMED_DATA 0xA1FD\n#define mmVGT_INDEX_TYPE 0x2257\n#define mmVGT_INDX_OFFSET 0xA102\n#define mmVGT_INSTANCE_STEP_RATE_0 0xA2A8\n#define mmVGT_INSTANCE_STEP_RATE_1 0xA2A9\n#define mmVGT_LAST_COPY_STATE 0x2230\n#define mmVGT_LS_HS_CONFIG 0xA2D6\n#define mmVGT_MAX_VTX_INDX 0xA100\n#define mmVGT_MC_LAT_CNTL 0x2236\n#define mmVGT_MIN_VTX_INDX 0xA101\n#define mmVGT_MULTI_PRIM_IB_RESET_EN 0xA2A5\n#define mmVGT_MULTI_PRIM_IB_RESET_INDX 0xA103\n#define mmVGT_NUM_INDICES 0x225C\n#define mmVGT_NUM_INSTANCES 0x225D\n#define mmVGT_OUT_DEALLOC_CNTL 0xA317\n#define mmVGT_OUTPUT_PATH_CNTL 0xA284\n#define mmVGT_PERFCOUNTER0_HI 0x224D\n#define mmVGT_PERFCOUNTER0_LO 0x224C\n#define mmVGT_PERFCOUNTER0_SELECT 0x2248\n#define mmVGT_PERFCOUNTER1_HI 0x224F\n#define mmVGT_PERFCOUNTER1_LO 0x224E\n#define mmVGT_PERFCOUNTER1_SELECT 0x2249\n#define mmVGT_PERFCOUNTER2_HI 0x2251\n#define mmVGT_PERFCOUNTER2_LO 0x2250\n#define mmVGT_PERFCOUNTER2_SELECT 0x224A\n#define mmVGT_PERFCOUNTER3_HI 0x2253\n#define mmVGT_PERFCOUNTER3_LO 0x2252\n#define mmVGT_PERFCOUNTER3_SELECT 0x224B\n#define mmVGT_PERFCOUNTER_SEID_MASK 0x2247\n#define mmVGT_PRIMITIVEID_EN 0xA2A1\n#define mmVGT_PRIMITIVEID_RESET 0xA2A3\n#define mmVGT_PRIMITIVE_TYPE 0x2256\n#define mmVGT_REUSE_OFF 0xA2AD\n#define mmVGT_SHADER_STAGES_EN 0xA2D5\n#define mmVGT_STRMOUT_BUFFER_CONFIG 0xA2E6\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0 0x2258\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1 0x2259\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2 0x225A\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3 0x225B\n#define mmVGT_STRMOUT_BUFFER_OFFSET_0 0xA2B7\n#define mmVGT_STRMOUT_BUFFER_OFFSET_1 0xA2BB\n#define mmVGT_STRMOUT_BUFFER_OFFSET_2 0xA2BF\n#define mmVGT_STRMOUT_BUFFER_OFFSET_3 0xA2C3\n#define mmVGT_STRMOUT_BUFFER_SIZE_0 0xA2B4\n#define mmVGT_STRMOUT_BUFFER_SIZE_1 0xA2B8\n#define mmVGT_STRMOUT_BUFFER_SIZE_2 0xA2BC\n#define mmVGT_STRMOUT_BUFFER_SIZE_3 0xA2C0\n#define mmVGT_STRMOUT_CONFIG 0xA2E5\n#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE 0xA2CB\n#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET 0xA2CA\n#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE 0xA2CC\n#define mmVGT_STRMOUT_VTX_STRIDE_0 0xA2B5\n#define mmVGT_STRMOUT_VTX_STRIDE_1 0xA2B9\n#define mmVGT_STRMOUT_VTX_STRIDE_2 0xA2BD\n#define mmVGT_STRMOUT_VTX_STRIDE_3 0xA2C1\n#define mmVGT_SYS_CONFIG 0x2263\n#define mmVGT_TF_MEMORY_BASE 0x226E\n#define mmVGT_TF_PARAM 0xA2DB\n#define mmVGT_TF_RING_SIZE 0x2262\n#define mmVGT_VERTEX_REUSE_BLOCK_CNTL 0xA316\n#define mmVGT_VTX_CNT_EN 0xA2AE\n#define mmVGT_VTX_VECT_EJECT_REG 0x222C\n\n \n#define mmCB_PERFCOUNTER0_SELECT0                       0x2688\n#define mmCB_PERFCOUNTER1_SELECT0                       0x268A\n#define mmCB_PERFCOUNTER1_SELECT1                       0x268B\n#define mmCB_PERFCOUNTER2_SELECT0                       0x268C\n#define mmCB_PERFCOUNTER2_SELECT1                       0x268D\n#define mmCB_PERFCOUNTER3_SELECT0                       0x268E\n#define mmCB_PERFCOUNTER3_SELECT1                       0x268F\n#define mmCP_COHER_CNTL2                                0x217A\n#define mmCP_DEBUG                                      0x307F\n#define mmRLC_SERDES_MASTER_BUSY_0                      0x3119\n#define mmRLC_SERDES_MASTER_BUSY_1                      0x311A\n#define mmRLC_RL_BASE                                   0x30C1\n#define mmRLC_RL_SIZE                                   0x30C2\n#define mmRLC_UCODE_ADDR                                0x30CB\n#define mmRLC_UCODE_DATA                                0x30CC\n#define mmRLC_GCPM_GENERAL_3                            0x311E\n#define mmRLC_SERDES_WR_MASTER_MASK_0                   0x3115\n#define mmRLC_SERDES_WR_MASTER_MASK_1                   0x3116\n#define mmRLC_TTOP_D                                    0x3105\n#define mmRLC_CLEAR_STATE_RESTORE_BASE                  0x30C8\n#define mmRLC_PG_AO_CU_MASK                             0x310B\n#define mmSPI_STATIC_THREAD_MGMT_3                      0x243A\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}