{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447610889210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447610889220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 12:08:09 2015 " "Processing started: Sun Nov 15 12:08:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447610889220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447610889220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ii_address_calc -c ii_address_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ii_address_calc -c ii_address_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447610889220 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447610889600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii_address_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ii_address_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ii_address_calc-behavior " "Found design unit 1: ii_address_calc-behavior" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""} { "Info" "ISGN_ENTITY_NAME" "1 ii_address_calc " "Found entity 1: ii_address_calc" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_unsign5bit_unsign5bit_to_unsign10bit-SYN " "Found design unit 1: lpm_mult_unsign5bit_unsign5bit_to_unsign10bit-SYN" {  } { { "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_unsign5bit_unsign5bit_to_unsign10bit " "Found entity 1: lpm_mult_unsign5bit_unsign5bit_to_unsign10bit" {  } { { "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_unsign10bit_to_unsign10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_unsign10bit_to_unsign10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign10bit_to_unsign10bit-SYN " "Found design unit 1: lpm_add_unsign10bit_to_unsign10bit-SYN" {  } { { "lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign10bit_to_unsign10bit " "Found entity 1: lpm_add_unsign10bit_to_unsign10bit" {  } { { "lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_unsign17bit_to_unsign17bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_unsign17bit_to_unsign17bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign17bit_to_unsign17bit-SYN " "Found design unit 1: lpm_add_unsign17bit_to_unsign17bit-SYN" {  } { { "lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign17bit_to_unsign17bit " "Found entity 1: lpm_add_unsign17bit_to_unsign17bit" {  } { { "lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ii_address_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ii_address_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ii_address_calc-behavior " "Found design unit 1: tb_ii_address_calc-behavior" {  } { { "tb_ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/tb_ii_address_calc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902509 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ii_address_calc " "Found entity 1: tb_ii_address_calc" {  } { { "tb_ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/tb_ii_address_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ii_address_calc " "Elaborating entity \"ii_address_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447610902569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0 " "Elaborating entity \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit\" for hierarchy \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\"" {  } { { "ii_address_calc.vhd" "mult0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "lpm_mult_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 5 " "Parameter \"lpm_widtha\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 5 " "Parameter \"lpm_widthb\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 10 " "Parameter \"lpm_widthp\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902599 ""}  } { { "lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447610902599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gcn " "Found entity 1: mult_gcn" {  } { { "db/mult_gcn.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/db/mult_gcn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gcn lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated " "Elaborating entity \"mult_gcn\" for hierarchy \"lpm_mult_unsign5bit_unsign5bit_to_unsign10bit:mult0\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign10bit_to_unsign10bit lpm_add_unsign10bit_to_unsign10bit:add0 " "Elaborating entity \"lpm_add_unsign10bit_to_unsign10bit\" for hierarchy \"lpm_add_unsign10bit_to_unsign10bit:add0\"" {  } { { "ii_address_calc.vhd" "add0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign10bit_to_unsign10bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610902689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902689 ""}  } { { "lpm_add_unsign10bit_to_unsign10bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447610902689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7qh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7qh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7qh " "Found entity 1: add_sub_7qh" {  } { { "db/add_sub_7qh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/db/add_sub_7qh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7qh lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_7qh:auto_generated " "Elaborating entity \"add_sub_7qh\" for hierarchy \"lpm_add_unsign10bit_to_unsign10bit:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_7qh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign17bit_to_unsign17bit lpm_add_unsign17bit_to_unsign17bit:add1 " "Elaborating entity \"lpm_add_unsign17bit_to_unsign17bit\" for hierarchy \"lpm_add_unsign17bit_to_unsign17bit:add1\"" {  } { { "ii_address_calc.vhd" "add1" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign17bit_to_unsign17bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902749 ""}  } { { "lpm_add_unsign17bit_to_unsign17bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447610902749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eqh " "Found entity 1: add_sub_eqh" {  } { { "db/add_sub_eqh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/db/add_sub_eqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447610902809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447610902809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eqh lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_eqh:auto_generated " "Elaborating entity \"add_sub_eqh\" for hierarchy \"lpm_add_unsign17bit_to_unsign17bit:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_eqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447610902809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447610903579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610903579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_pos_point\[0\] " "No output dependent on input pin \"x_pos_point\[0\]\"" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610903619 "|ii_address_calc|x_pos_point[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_pos_point\[1\] " "No output dependent on input pin \"x_pos_point\[1\]\"" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610903619 "|ii_address_calc|x_pos_point[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_pos_point\[2\] " "No output dependent on input pin \"x_pos_point\[2\]\"" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610903619 "|ii_address_calc|x_pos_point[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_pos_point\[3\] " "No output dependent on input pin \"x_pos_point\[3\]\"" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610903619 "|ii_address_calc|x_pos_point[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_pos_point\[4\] " "No output dependent on input pin \"x_pos_point\[4\]\"" {  } { { "ii_address_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447610903619 "|ii_address_calc|x_pos_point[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1447610903619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447610903629 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447610903629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447610903629 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1447610903629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447610903629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447610903649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 12:08:23 2015 " "Processing ended: Sun Nov 15 12:08:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447610903649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447610903649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447610903649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447610903649 ""}
