*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/ptapa/VDIC/.dvt/lab2.build
    -F /home/student/ptapa/VDIC/lab2/tb.f
        -F /home/student/ptapa/VDIC/lab2/dut.f
*** Done analyzing build configuration [11 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/ptapa/VDIC/lab2/mtm_Alu.vp ...
Done /home/student/ptapa/VDIC/lab2/mtm_Alu.vp [34 ms, 474 lines, SystemVerilog_2012] ...
Loading (2) /home/student/ptapa/VDIC/lab2/alu_tb.sv ...
Done /home/student/ptapa/VDIC/lab2/alu_tb.sv [6 ms, 502 lines, SystemVerilog_2012] ...
*** Done invocation #1 [14 ms] ***
*** Done parsing [LT 8.0 ms, PT 14.0 ms] ***
*** Total number of lines [976] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [45 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [52 ms] ...
Performing mixed post full build step 7 (Verilog - US) [53 ms] ...
*** Done mixed mode extension build [163 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [221 ms] ***
