quietly set ACTELLIBNAME PolarFire
quietly set PROJECT_DIR "C:/WFH_Tasks/RTG4_v12.6_Updates/DG0756_PF_PCIe_EP/mpf_dg0756_df/Libero_Project/PCIe_EP_demo_EvalKit/Libero_Project"
source "${PROJECT_DIR}/simulation/bfmtovec_compile.tcl";
source "${PROJECT_DIR}/simulation/PCIE_1_compile_bfm.tcl";


if {[file exists presynth/_info]} {
   echo "INFO: Simulation library presynth already exists"
} else {
   file delete -force presynth 
   vlib presynth
}
vmap presynth presynth
vmap PolarFire "C:/Microsemi/Libero_SoC_v12.6/Designer/lib/modelsimpro/precompiled/vlog/PolarFire"
vmap COREAHBLITE_LIB "../component/Actel/DirectCore/CoreAHBLite/5.5.101/mti/user_vlog/COREAHBLITE_LIB"
vcom -work COREAHBLITE_LIB -force_refresh
vlog -work COREAHBLITE_LIB -force_refresh
if {[file exists COREAHBTOAPB3_LIB/_info]} {
   echo "INFO: Simulation library COREAHBTOAPB3_LIB already exists"
} else {
   file delete -force COREAHBTOAPB3_LIB 
   vlib COREAHBTOAPB3_LIB
}
vmap COREAHBTOAPB3_LIB "COREAHBTOAPB3_LIB"
if {[file exists COREAXITOAHBL_LIB/_info]} {
   echo "INFO: Simulation library COREAXITOAHBL_LIB already exists"
} else {
   file delete -force COREAXITOAHBL_LIB 
   vlib COREAXITOAHBL_LIB
}
vmap COREAXITOAHBL_LIB "COREAXITOAHBL_LIB"
if {[file exists COREAXI4DMACONTROLLER_LIB/_info]} {
   echo "INFO: Simulation library COREAXI4DMACONTROLLER_LIB already exists"
} else {
   file delete -force COREAXI4DMACONTROLLER_LIB 
   vlib COREAXI4DMACONTROLLER_LIB
}
vmap COREAXI4DMACONTROLLER_LIB "COREAXI4DMACONTROLLER_LIB"
if {[file exists COREAPB3_LIB/_info]} {
   echo "INFO: Simulation library COREAPB3_LIB already exists"
} else {
   file delete -force COREAPB3_LIB 
   vlib COREAPB3_LIB
}
vmap COREAPB3_LIB "COREAPB3_LIB"

vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/BitScan0.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TransactionController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterControl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/AddressController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Revision.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RequestQual.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RDataController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RespController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WDataController.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHBL_Ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Read_Ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Write_Ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHB_SM.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Bin2Gray.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Hold_Reg_Ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/byte2bit.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DownConverter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel_SlvRid_Arb.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/UpConverter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegisterSlice.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/AXI4_Interconnect/AXI4_Interconnect.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBTOAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBTOAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBTOAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBTOAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/AHBtoAPB/AHBtoAPB.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXITOAHBL/3.5.100/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXITOAHBL_LIB "${PROJECT_DIR}/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/AXItoAHBL/AXItoAHBL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vlog/core/coreahblite_slavearbiter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vlog/core/coreahblite_slavestage.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vlog/core/coreahblite_defaultslavesm.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vlog/core/coreahblite_addrdec.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vlog/core/coreahblite_masterstage.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vlog/core/coreahblite_matrix4x16.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAHBLITE_LIB "${PROJECT_DIR}/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_AHBL/Core_AHBL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAPB3_LIB "${PROJECT_DIR}/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_APB/Core_APB.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/AXItoAPB/AXItoAPB.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CCC_111MHz/CCC_111MHz.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CoreAXI4_Lite/CoreAXI4_Lite.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ctrl_if_mux_cdc.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_stream_slave_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_start_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_controller.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ram_1k20_wrapper.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work COREAXI4DMACONTROLLER_LIB "${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/Core_UART/Core_UART.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/hdl/CMD_CTRLR.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/tpsram/tpsram.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/hdl/PATTERN_GEN_CHECKER.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/UART_SD/UART_SD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/hdl/AXI4DMA_INIT.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/hdl/AXI_IO_CTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/SgCore/PF_PCIE/2.0.104/g5_apblink_master.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/CLK_DIV2/CLK_DIV2.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/NGMUX/NGMUX.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/OSC_160MHz/OSC_160MHz.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_TL_CLK/PCIe_TL_CLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_TX_PLL/PCIe_TX_PLL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/hdl/Debounce.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/hdl/SW_Debounce.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PCIe_EP/PCIe_EP.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/FIFO_BLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_CTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DLL_MON.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DELAY_CTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/VREF_TR.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LEVELLING.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_no_training.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/OE_GLUE_LOGIC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SIM.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0/CoreDDRMemCtrlr_1.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR3_SS/PF_DDR3_SS.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_2_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_3_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_DDR4_SS/PF_DDR4_SS.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/PF_RESET/PF_RESET.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/SRAM_AXI/SRAM_AXI.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" -sv -work presynth "${PROJECT_DIR}/component/work/top/top.v"
vlog "+incdir+${PROJECT_DIR}/component/work/CoreDMA_Controller/CoreDMA_Controller_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR3_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/component/work/PF_DDR4_SS/DDRCTRL_0" "+incdir+${PROJECT_DIR}/stimulus" -sv -work presynth "${PROJECT_DIR}/stimulus/top.v"

vsim -L PolarFire -L presynth -L COREAHBLITE_LIB -L COREAHBTOAPB3_LIB -L COREAXITOAHBL_LIB -L COREAXI4DMACONTROLLER_LIB -L COREAPB3_LIB  -t 1ps -pli C:/Microsemi/Libero_SoC_v12.6/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll presynth.PCIe_EP_Demo_tb
do "wave.do"
add log -r /*
run 18us
