{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747667215950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747667215950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 19 22:06:55 2025 " "Processing started: Mon May 19 22:06:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747667215950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747667215950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_sta frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747667215950 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747667215978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747667216045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747667216045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216089 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_counter_assembly.sdc " "Synopsys Design Constraints File file not found: 'frequency_counter_assembly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747667216315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216316 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 72.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 72.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 144.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 144.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 216.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 216.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 288.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 288.00 -duty_cycle 20.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747667216318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216318 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_counter:counter_module\|measurement_begin frequency_counter:counter_module\|measurement_begin " "create_clock -period 1.000 -name frequency_counter:counter_module\|measurement_begin frequency_counter:counter_module\|measurement_begin" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name measure_signal_i measure_signal_i " "create_clock -period 1.000 -name measure_signal_i measure_signal_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_counter:counter_module\|measurement_is_done frequency_counter:counter_module\|measurement_is_done " "create_clock -period 1.000 -name frequency_counter:counter_module\|measurement_is_done frequency_counter:counter_module\|measurement_is_done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "create_clock -period 1.000 -name uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747667216318 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747667216318 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747667216321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747667216322 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747667216323 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747667216326 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1747667216331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747667216334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.197 " "Worst-case setup slack is -3.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197             -22.991 measure_signal_i  " "   -3.197             -22.991 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748             -12.590 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -2.748             -12.590 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858             -24.990 clk_i_ext  " "   -1.858             -24.990 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -50.925 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.850             -50.925 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 frequency_counter:counter_module\|measurement_is_done  " "    0.803               0.000 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 frequency_counter:counter_module\|measurement_begin  " "    0.858               0.000 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.469 " "Worst-case hold slack is -0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -2.017 frequency_counter:counter_module\|measurement_begin  " "   -0.469              -2.017 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -1.757 frequency_counter:counter_module\|measurement_is_done  " "   -0.454              -1.757 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 measure_signal_i  " "    0.337               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk_i_ext  " "    0.347               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.348               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.490               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747667216338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747667216338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.836 measure_signal_i  " "   -3.000             -19.836 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 frequency_counter:counter_module\|measurement_begin  " "   -1.403              -7.015 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 frequency_counter:counter_module\|measurement_is_done  " "   -1.403              -7.015 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.802               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.802               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 clk_i_ext  " "    9.688               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747667216357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747667216376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747667216740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747667216817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747667216824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.860 " "Worst-case setup slack is -2.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.860             -19.786 measure_signal_i  " "   -2.860             -19.786 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435             -11.131 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -2.435             -11.131 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566             -20.391 clk_i_ext  " "   -1.566             -20.391 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612             -36.108 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.612             -36.108 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 frequency_counter:counter_module\|measurement_is_done  " "    0.704               0.000 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 frequency_counter:counter_module\|measurement_begin  " "    0.774               0.000 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.407 " "Worst-case hold slack is -0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -1.715 frequency_counter:counter_module\|measurement_begin  " "   -0.407              -1.715 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -1.455 frequency_counter:counter_module\|measurement_is_done  " "   -0.386              -1.455 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 measure_signal_i  " "    0.168               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.311               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_i_ext  " "    0.312               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.333               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747667216828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747667216829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.836 measure_signal_i  " "   -3.000             -19.836 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 frequency_counter:counter_module\|measurement_begin  " "   -1.403              -7.015 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 frequency_counter:counter_module\|measurement_is_done  " "   -1.403              -7.015 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.746               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.746               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 clk_i_ext  " "    9.710               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216830 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747667216848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747667216957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747667216960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.739 " "Worst-case setup slack is -0.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739              -7.537 measure_signal_i  " "   -0.739              -7.537 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -2.151 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -0.594              -2.151 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567              -4.743 clk_i_ext  " "   -0.567              -4.743 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -2.570 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.062              -2.570 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 frequency_counter:counter_module\|measurement_is_done  " "    0.821               0.000 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 frequency_counter:counter_module\|measurement_begin  " "    0.856               0.000 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.217 " "Worst-case hold slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -0.928 frequency_counter:counter_module\|measurement_begin  " "   -0.217              -0.928 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.843 frequency_counter:counter_module\|measurement_is_done  " "   -0.210              -0.843 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.016 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.001              -0.016 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_i_ext  " "    0.152               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.152               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 measure_signal_i  " "    0.180               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747667216964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747667216965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.668 measure_signal_i  " "   -3.000             -20.668 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.000              -6.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 frequency_counter:counter_module\|measurement_begin  " "   -1.000              -5.000 frequency_counter:counter_module\|measurement_begin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 frequency_counter:counter_module\|measurement_is_done  " "   -1.000              -5.000 frequency_counter:counter_module\|measurement_is_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.848               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.848               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.463               0.000 clk_i_ext  " "    9.463               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747667216966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747667216966 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747667217502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747667217503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747667217525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 19 22:06:57 2025 " "Processing ended: Mon May 19 22:06:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747667217525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747667217525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747667217525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747667217525 ""}
