<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>qspips: Qspips_v3_6</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">qspips
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__qspips__v3__6.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Qspips_v3_6</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for the device.  <a href="struct_x_qspi_ps___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> driver instance data.  <a href="struct_x_qspi_ps.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7defc1b240ebb0508ac9a197be77ad3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga7defc1b240ebb0508ac9a197be77ad3c">XQspiPs_SetSlaveIdle</a>(InstancePtr, RegisterValue)</td></tr>
<tr class="memdesc:ga7defc1b240ebb0508ac9a197be77ad3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the contents of the slave idle count register.  <a href="#ga7defc1b240ebb0508ac9a197be77ad3c"></a><br/></td></tr>
<tr class="separator:ga7defc1b240ebb0508ac9a197be77ad3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7053da95cd68204f55c0eff93503aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga5d7053da95cd68204f55c0eff93503aa">XQspiPs_GetSlaveIdle</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5d7053da95cd68204f55c0eff93503aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents of the slave idle count register.  <a href="#ga5d7053da95cd68204f55c0eff93503aa"></a><br/></td></tr>
<tr class="separator:ga5d7053da95cd68204f55c0eff93503aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf40a84e1154966acdc7edad6190099c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaaf40a84e1154966acdc7edad6190099c">XQspiPs_SetTXWatermark</a>(InstancePtr, RegisterValue)</td></tr>
<tr class="memdesc:gaaf40a84e1154966acdc7edad6190099c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the contents of the transmit FIFO watermark register.  <a href="#gaaf40a84e1154966acdc7edad6190099c"></a><br/></td></tr>
<tr class="separator:gaaf40a84e1154966acdc7edad6190099c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9d4b79d5a2d0427ebd6eb0cf5ae228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga2e9d4b79d5a2d0427ebd6eb0cf5ae228">XQspiPs_GetTXWatermark</a>(InstancePtr)&#160;&#160;&#160;XQspiPs_In32((InstancePtr-&gt;Config.BaseAddress) + <a class="el" href="group__qspips__v3__6.html#gaca82abc3f1f75efb2d1b6d67a735bb23">XQSPIPS_TXWR_OFFSET</a>)</td></tr>
<tr class="memdesc:ga2e9d4b79d5a2d0427ebd6eb0cf5ae228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents of the transmit FIFO watermark register.  <a href="#ga2e9d4b79d5a2d0427ebd6eb0cf5ae228"></a><br/></td></tr>
<tr class="separator:ga2e9d4b79d5a2d0427ebd6eb0cf5ae228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cb9bfd4ce9874a19eb859639033354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gac0cb9bfd4ce9874a19eb859639033354">XQspiPs_SetRXWatermark</a>(InstancePtr, RegisterValue)</td></tr>
<tr class="memdesc:gac0cb9bfd4ce9874a19eb859639033354"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the contents of the receive FIFO watermark register.  <a href="#gac0cb9bfd4ce9874a19eb859639033354"></a><br/></td></tr>
<tr class="separator:gac0cb9bfd4ce9874a19eb859639033354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac896eab9cd1c408e00efdbae97637b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gac896eab9cd1c408e00efdbae97637b6f">XQspiPs_GetRXWatermark</a>(InstancePtr)&#160;&#160;&#160;XQspiPs_In32((InstancePtr-&gt;Config.BaseAddress) + <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>)</td></tr>
<tr class="memdesc:gac896eab9cd1c408e00efdbae97637b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents of the receive FIFO watermark register.  <a href="#gac896eab9cd1c408e00efdbae97637b6f"></a><br/></td></tr>
<tr class="separator:gac896eab9cd1c408e00efdbae97637b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6426ade15f6573478c0f693911bce180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga6426ade15f6573478c0f693911bce180">XQspiPs_Enable</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga6426ade15f6573478c0f693911bce180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the device and uninhibit master transactions.  <a href="#ga6426ade15f6573478c0f693911bce180"></a><br/></td></tr>
<tr class="separator:ga6426ade15f6573478c0f693911bce180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d1fb8b09905b22efd87ec62e2ca88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gae8d1fb8b09905b22efd87ec62e2ca88e">XQspiPs_Disable</a>(InstancePtr)&#160;&#160;&#160;XQspiPs_Out32((InstancePtr-&gt;Config.BaseAddress) + <a class="el" href="group__qspips__v3__6.html#gadeb61bbc1b66a0fde033664cfee4fd30">XQSPIPS_ER_OFFSET</a>, 0)</td></tr>
<tr class="memdesc:gae8d1fb8b09905b22efd87ec62e2ca88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the device.  <a href="#gae8d1fb8b09905b22efd87ec62e2ca88e"></a><br/></td></tr>
<tr class="separator:gae8d1fb8b09905b22efd87ec62e2ca88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5c1b501b5dc6e14297682279bbfee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga3d5c1b501b5dc6e14297682279bbfee2">XQspiPs_SetLqspiConfigReg</a>(InstancePtr, RegisterValue)</td></tr>
<tr class="memdesc:ga3d5c1b501b5dc6e14297682279bbfee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the contents of the Linear QSPI Configuration register.  <a href="#ga3d5c1b501b5dc6e14297682279bbfee2"></a><br/></td></tr>
<tr class="separator:ga3d5c1b501b5dc6e14297682279bbfee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda4f4e269e54217292622433e8ba8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gabda4f4e269e54217292622433e8ba8f7">XQspiPs_GetLqspiConfigReg</a>(InstancePtr)</td></tr>
<tr class="memdesc:gabda4f4e269e54217292622433e8ba8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents of the Linear QSPI Configuration register.  <a href="#gabda4f4e269e54217292622433e8ba8f7"></a><br/></td></tr>
<tr class="separator:gabda4f4e269e54217292622433e8ba8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816dc349df40d377cb0b08d93bee37d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;XQspiPs_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga816dc349df40d377cb0b08d93bee37d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#ga816dc349df40d377cb0b08d93bee37d2"></a><br/></td></tr>
<tr class="separator:ga816dc349df40d377cb0b08d93bee37d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d50616771e04824af465a0f078a7ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&#160;&#160;&#160;XQspiPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr class="memdesc:ga0d50616771e04824af465a0f078a7ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#ga0d50616771e04824af465a0f078a7ebb"></a><br/></td></tr>
<tr class="separator:ga0d50616771e04824af465a0f078a7ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga92ee723d2213140b651f835b6a9afc81"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga92ee723d2213140b651f835b6a9afc81">XQspiPs_StatusHandler</a> )(void *CallBackRef, u32 StatusEvent, unsigned ByteCount)</td></tr>
<tr class="memdesc:ga92ee723d2213140b651f835b6a9afc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">The handler data type allows the user to define a callback function to handle the asynchronous processing for the QSPI device.  <a href="#ga92ee723d2213140b651f835b6a9afc81"></a><br/></td></tr>
<tr class="separator:ga92ee723d2213140b651f835b6a9afc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf348b6ee07c1e3e7d01857a789e658d4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaf348b6ee07c1e3e7d01857a789e658d4">XQspiPs_CfgInitialize</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, <a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:gaf348b6ee07c1e3e7d01857a789e658d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes a specific <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance such that the driver is ready to use.  <a href="#gaf348b6ee07c1e3e7d01857a789e658d4"></a><br/></td></tr>
<tr class="separator:gaf348b6ee07c1e3e7d01857a789e658d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e488f0da6981f817242eee92e238d69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga5e488f0da6981f817242eee92e238d69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the QSPI device.  <a href="#ga5e488f0da6981f817242eee92e238d69"></a><br/></td></tr>
<tr class="separator:ga5e488f0da6981f817242eee92e238d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa01b15d795ba75e438b718d5fbe92b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gafaa01b15d795ba75e438b718d5fbe92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Aborts a transfer in progress by disabling the device and flush the RxFIFO.  <a href="#gafaa01b15d795ba75e438b718d5fbe92b"></a><br/></td></tr>
<tr class="separator:gafaa01b15d795ba75e438b718d5fbe92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafbee8d795ef8805ab7c8756f5e2274"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u8 *SendBufPtr, u8 *RecvBufPtr, u32 ByteCount)</td></tr>
<tr class="memdesc:gaeafbee8d795ef8805ab7c8756f5e2274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfers specified data on the QSPI bus.  <a href="#gaeafbee8d795ef8805ab7c8756f5e2274"></a><br/></td></tr>
<tr class="separator:gaeafbee8d795ef8805ab7c8756f5e2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bcb2ff87e82a4f27e9a49db023d08d"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u8 *SendBufPtr, u8 *RecvBufPtr, u32 ByteCount)</td></tr>
<tr class="memdesc:ga92bcb2ff87e82a4f27e9a49db023d08d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfers specified data on the QSPI bus in polled mode.  <a href="#ga92bcb2ff87e82a4f27e9a49db023d08d"></a><br/></td></tr>
<tr class="separator:ga92bcb2ff87e82a4f27e9a49db023d08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdefc29998bb7b4a61e62f8ef3ed127"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gacbdefc29998bb7b4a61e62f8ef3ed127">XQspiPs_LqspiRead</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u8 *RecvBufPtr, u32 Address, unsigned ByteCount)</td></tr>
<tr class="memdesc:gacbdefc29998bb7b4a61e62f8ef3ed127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the flash in Linear QSPI mode.  <a href="#gacbdefc29998bb7b4a61e62f8ef3ed127"></a><br/></td></tr>
<tr class="separator:gacbdefc29998bb7b4a61e62f8ef3ed127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb7e89e789b707718444125358167e9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga8eb7e89e789b707718444125358167e9">XQspiPs_SetSlaveSelect</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga8eb7e89e789b707718444125358167e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the slave with which the master communicates.  <a href="#ga8eb7e89e789b707718444125358167e9"></a><br/></td></tr>
<tr class="separator:ga8eb7e89e789b707718444125358167e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a32d080acfe312fee511493a5bbb040"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga8a32d080acfe312fee511493a5bbb040">XQspiPs_SetStatusHandler</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, void *CallBackRef, <a class="el" href="group__qspips__v3__6.html#ga92ee723d2213140b651f835b6a9afc81">XQspiPs_StatusHandler</a> FuncPtr)</td></tr>
<tr class="memdesc:ga8a32d080acfe312fee511493a5bbb040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to upper layer software.  <a href="#ga8a32d080acfe312fee511493a5bbb040"></a><br/></td></tr>
<tr class="separator:ga8a32d080acfe312fee511493a5bbb040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c9e0841d774e9c4958e2cdd8c23220"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler</a> (void *InstancePtr)</td></tr>
<tr class="memdesc:ga44c9e0841d774e9c4958e2cdd8c23220"><td class="mdescLeft">&#160;</td><td class="mdescRight">The interrupt handler for QSPI interrupts.  <a href="#ga44c9e0841d774e9c4958e2cdd8c23220"></a><br/></td></tr>
<tr class="separator:ga44c9e0841d774e9c4958e2cdd8c23220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4fa51f1ba6d49a6ec9e9b079fc4fd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga3f4fa51f1ba6d49a6ec9e9b079fc4fd7">XQspiPs_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:ga3f4fa51f1ba6d49a6ec9e9b079fc4fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#ga3f4fa51f1ba6d49a6ec9e9b079fc4fd7"></a><br/></td></tr>
<tr class="separator:ga3f4fa51f1ba6d49a6ec9e9b079fc4fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0975016f42a8249235098408ab0c9da6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0975016f42a8249235098408ab0c9da6">XQspiPs_SelfTest</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga0975016f42a8249235098408ab0c9da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Runs a self-test on the driver/device.  <a href="#ga0975016f42a8249235098408ab0c9da6"></a><br/></td></tr>
<tr class="separator:ga0975016f42a8249235098408ab0c9da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425ce03f19417a386c6882efb79641df"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u32 Options)</td></tr>
<tr class="memdesc:ga425ce03f19417a386c6882efb79641df"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the options for the QSPI device driver.  <a href="#ga425ce03f19417a386c6882efb79641df"></a><br/></td></tr>
<tr class="separator:ga425ce03f19417a386c6882efb79641df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589925a6983f4075992c431a0077cf48"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga589925a6983f4075992c431a0077cf48">XQspiPs_GetOptions</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga589925a6983f4075992c431a0077cf48"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the options for the QSPI device.  <a href="#ga589925a6983f4075992c431a0077cf48"></a><br/></td></tr>
<tr class="separator:ga589925a6983f4075992c431a0077cf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc1b751d17216ad037b7dd167f073f0"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u8 Prescaler)</td></tr>
<tr class="memdesc:gaafc1b751d17216ad037b7dd167f073f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the clock prescaler for an QSPI device.  <a href="#gaafc1b751d17216ad037b7dd167f073f0"></a><br/></td></tr>
<tr class="separator:gaafc1b751d17216ad037b7dd167f073f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6855fc350191a8273ed2363963af8f4d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga6855fc350191a8273ed2363963af8f4d">XQspiPs_GetClkPrescaler</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga6855fc350191a8273ed2363963af8f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the clock prescaler of an QSPI device.  <a href="#ga6855fc350191a8273ed2363963af8f4d"></a><br/></td></tr>
<tr class="separator:ga6855fc350191a8273ed2363963af8f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae4c3733183129463090187c54aaaa7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u8 DelayNss, u8 DelayBtwn, u8 DelayAfter, u8 DelayInit)</td></tr>
<tr class="memdesc:gadae4c3733183129463090187c54aaaa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the delay register for the QSPI device driver.  <a href="#gadae4c3733183129463090187c54aaaa7"></a><br/></td></tr>
<tr class="separator:gadae4c3733183129463090187c54aaaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f21bb46591dc0c4915f5f65cdf3a412"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays</a> (<a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *InstancePtr, u8 *DelayNss, u8 *DelayBtwn, u8 *DelayAfter, u8 *DelayInit)</td></tr>
<tr class="memdesc:ga5f21bb46591dc0c4915f5f65cdf3a412"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the delay settings for an QSPI device.  <a href="#ga5f21bb46591dc0c4915f5f65cdf3a412"></a><br/></td></tr>
<tr class="separator:ga5f21bb46591dc0c4915f5f65cdf3a412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2732af9facd00339b5dc96c83d74a355"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw</a> (u32 BaseAddress)</td></tr>
<tr class="memdesc:ga2732af9facd00339b5dc96c83d74a355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets QSPI by disabling the device and bringing it to reset state through register writes.  <a href="#ga2732af9facd00339b5dc96c83d74a355"></a><br/></td></tr>
<tr class="separator:ga2732af9facd00339b5dc96c83d74a355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad769e09710e28c9876cebf678f6e890c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit</a> (u32 BaseAddress)</td></tr>
<tr class="memdesc:gad769e09710e28c9876cebf678f6e890c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes QSPI to Linear mode with default QSPI boot settings.  <a href="#gad769e09710e28c9876cebf678f6e890c"></a><br/></td></tr>
<tr class="separator:gad769e09710e28c9876cebf678f6e890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gad50f502c25b332313457b834fbabf220"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gad50f502c25b332313457b834fbabf220">XQspiPs_ConfigTable</a> [XPAR_XQSPIPS_NUM_INSTANCES]</td></tr>
<tr class="memdesc:gad50f502c25b332313457b834fbabf220"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each QSPI device in the system.  <a href="#gad50f502c25b332313457b834fbabf220"></a><br/></td></tr>
<tr class="separator:gad50f502c25b332313457b834fbabf220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4899eee504b4f4a60a84747f6424e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga1f4899eee504b4f4a60a84747f6424e2">XQspiPs_ConfigTable</a> []</td></tr>
<tr class="memdesc:ga1f4899eee504b4f4a60a84747f6424e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each QSPI device in the system.  <a href="#ga1f4899eee504b4f4a60a84747f6424e2"></a><br/></td></tr>
<tr class="separator:ga1f4899eee504b4f4a60a84747f6424e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp50f33d14f129e4548c1c270fd6725a78"></a>The following options are supported to enable/disable certain features of an QSPI device.</p>
<p>Each of the options is a bit mask, so more than one may be specified.</p>
<p>The <b>Active Low Clock option</b> configures the device's clock polarity. Setting this option means the clock is active low and the SCK signal idles high. By default, the clock is active high and SCK idles low.</p>
<p>The <b>Clock Phase option</b> configures the QSPI device for one of two transfer formats. A clock phase of 0, the default, means data is valid on the first SCK edge (rising or falling) after the slave select (SS) signal has been asserted. A clock phase of 1 means data is valid on the second SCK edge (rising or falling) after SS has been asserted.</p>
<p>The <b>QSPI Force Slave Select option</b> is used to enable manual control of the slave select signal. 0: The SPI_SS signal is controlled by the QSPI controller during transfers. (Default) 1: The SPI_SS signal is forced active (driven low) regardless of any transfers in progress.</p>
<p>NOTE: The driver will handle setting and clearing the Slave Select when the user sets the "FORCE_SSELECT_OPTION". Using this option will allow the QSPI clock to be set to a faster speed. If the QSPI clock is too fast, the processor cannot empty and refill the FIFOs before the TX FIFO is empty When the QSPI hardware is controlling the Slave Select signals, this will cause slave to be de-selected and terminate the transfer.</p>
<p>The <b>Manual Start option</b> is used to enable manual control of the Start command to perform data transfer. 0: The Start command is controlled by the QSPI controller during transfers(Default). Data transmission starts as soon as there is data in the TXFIFO and stalls when the TXFIFO is empty 1: The Start command must be issued by software to perform data transfer. Bit 15 of Configuration register is used to issue Start command. This bit must be set whenever TXFIFO is filled with new data.</p>
<p>NOTE: The driver will set the Manual Start Enable bit in Configuration Register, if Manual Start option is selected. Software will issue Manual Start command whenever TXFIFO is filled with data. When there is no further data, driver will clear the Manual Start Enable bit. </p>
</td></tr>
<tr class="memitem:gaa651de18bc7785d09cc9dc8ddcd984a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaa651de18bc7785d09cc9dc8ddcd984a4">XQSPIPS_CLK_ACTIVE_LOW_OPTION</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaa651de18bc7785d09cc9dc8ddcd984a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Low Clock option.  <a href="#gaa651de18bc7785d09cc9dc8ddcd984a4"></a><br/></td></tr>
<tr class="separator:gaa651de18bc7785d09cc9dc8ddcd984a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4e0764b33cb1510ff564fc0f000520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga6f4e0764b33cb1510ff564fc0f000520">XQSPIPS_CLK_PHASE_1_OPTION</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga6f4e0764b33cb1510ff564fc0f000520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Phase one option.  <a href="#ga6f4e0764b33cb1510ff564fc0f000520"></a><br/></td></tr>
<tr class="separator:ga6f4e0764b33cb1510ff564fc0f000520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c42b31270f32f0dbaecd9d582ed3287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga4c42b31270f32f0dbaecd9d582ed3287">XQSPIPS_FORCE_SSELECT_OPTION</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga4c42b31270f32f0dbaecd9d582ed3287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Slave Select.  <a href="#ga4c42b31270f32f0dbaecd9d582ed3287"></a><br/></td></tr>
<tr class="separator:ga4c42b31270f32f0dbaecd9d582ed3287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11b1e374c5ed9fbfc9ac9e81cad3e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gab11b1e374c5ed9fbfc9ac9e81cad3e3e">XQSPIPS_MANUAL_START_OPTION</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:gab11b1e374c5ed9fbfc9ac9e81cad3e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manual Start enable.  <a href="#gab11b1e374c5ed9fbfc9ac9e81cad3e3e"></a><br/></td></tr>
<tr class="separator:gab11b1e374c5ed9fbfc9ac9e81cad3e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0c2444343441f2bd006f8f0971369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0b0c2444343441f2bd006f8f0971369b">XQSPIPS_LQSPI_MODE_OPTION</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga0b0c2444343441f2bd006f8f0971369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear QPSI mode.  <a href="#ga0b0c2444343441f2bd006f8f0971369b"></a><br/></td></tr>
<tr class="separator:ga0b0c2444343441f2bd006f8f0971369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272d8eb4928d9c3da9eaad379e7bd5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga272d8eb4928d9c3da9eaad379e7bd5a9">XQSPIPS_HOLD_B_DRIVE_OPTION</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga272d8eb4928d9c3da9eaad379e7bd5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive HOLD_B Pin.  <a href="#ga272d8eb4928d9c3da9eaad379e7bd5a9"></a><br/></td></tr>
<tr class="separator:ga272d8eb4928d9c3da9eaad379e7bd5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QSPI Clock Prescaler options</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp104a97ca89af991f5c2602158c319443"></a>The QSPI Clock Prescaler Configuration bits are used to program master mode bit rate.</p>
<p>The bit rate can be programmed in divide-by-two decrements from pclk/2 to pclk/256. </p>
</td></tr>
<tr class="memitem:ga0dad7907f7c37db74f5e82c053fac46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0dad7907f7c37db74f5e82c053fac46f">XQSPIPS_CLK_PRESCALE_2</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga0dad7907f7c37db74f5e82c053fac46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/2 Prescaler.  <a href="#ga0dad7907f7c37db74f5e82c053fac46f"></a><br/></td></tr>
<tr class="separator:ga0dad7907f7c37db74f5e82c053fac46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d124c4931771c42f18ac567b94301b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga52d124c4931771c42f18ac567b94301b">XQSPIPS_CLK_PRESCALE_4</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga52d124c4931771c42f18ac567b94301b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/4 Prescaler.  <a href="#ga52d124c4931771c42f18ac567b94301b"></a><br/></td></tr>
<tr class="separator:ga52d124c4931771c42f18ac567b94301b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d211f4165bfe188163de14f9b6f80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga79d211f4165bfe188163de14f9b6f80b">XQSPIPS_CLK_PRESCALE_8</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga79d211f4165bfe188163de14f9b6f80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/8 Prescaler.  <a href="#ga79d211f4165bfe188163de14f9b6f80b"></a><br/></td></tr>
<tr class="separator:ga79d211f4165bfe188163de14f9b6f80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68c3c5def22614450e7cf51a5a176f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gac68c3c5def22614450e7cf51a5a176f1">XQSPIPS_CLK_PRESCALE_16</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:gac68c3c5def22614450e7cf51a5a176f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/16 Prescaler.  <a href="#gac68c3c5def22614450e7cf51a5a176f1"></a><br/></td></tr>
<tr class="separator:gac68c3c5def22614450e7cf51a5a176f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b79be6b96cf69d28789a7a9afc8ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga66b79be6b96cf69d28789a7a9afc8ad9">XQSPIPS_CLK_PRESCALE_32</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga66b79be6b96cf69d28789a7a9afc8ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/32 Prescaler.  <a href="#ga66b79be6b96cf69d28789a7a9afc8ad9"></a><br/></td></tr>
<tr class="separator:ga66b79be6b96cf69d28789a7a9afc8ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95ca8f208625042e330aa3467d25a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gab95ca8f208625042e330aa3467d25a15">XQSPIPS_CLK_PRESCALE_64</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:gab95ca8f208625042e330aa3467d25a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/64 Prescaler.  <a href="#gab95ca8f208625042e330aa3467d25a15"></a><br/></td></tr>
<tr class="separator:gab95ca8f208625042e330aa3467d25a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58f0d746648a1d7284a9c78ac5365a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gab58f0d746648a1d7284a9c78ac5365a6">XQSPIPS_CLK_PRESCALE_128</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gab58f0d746648a1d7284a9c78ac5365a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/128 Prescaler.  <a href="#gab58f0d746648a1d7284a9c78ac5365a6"></a><br/></td></tr>
<tr class="separator:gab58f0d746648a1d7284a9c78ac5365a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8611a61091ec3d24d38fcf67f820d084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga8611a61091ec3d24d38fcf67f820d084">XQSPIPS_CLK_PRESCALE_256</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ga8611a61091ec3d24d38fcf67f820d084"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCLK/256 Prescaler.  <a href="#ga8611a61091ec3d24d38fcf67f820d084"></a><br/></td></tr>
<tr class="separator:ga8611a61091ec3d24d38fcf67f820d084"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Callback events</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc478b096d0c15f7e00fb1b0587e19c87"></a>These constants specify the handler events that are passed to a handler from the driver.</p>
<p>These constants are not bit masks such that only one will be passed at a time to the handler. </p>
</td></tr>
<tr class="memitem:ga57ceeaea8e9177d84ca6947fc6dabb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga57ceeaea8e9177d84ca6947fc6dabb95">XQSPIPS_EVENT_TRANSFER_DONE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga57ceeaea8e9177d84ca6947fc6dabb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer done.  <a href="#ga57ceeaea8e9177d84ca6947fc6dabb95"></a><br/></td></tr>
<tr class="separator:ga57ceeaea8e9177d84ca6947fc6dabb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248e0f1aa1e26597bde7773aec4fd31a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga248e0f1aa1e26597bde7773aec4fd31a">XQSPIPS_EVENT_TRANSMIT_UNDERRUN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga248e0f1aa1e26597bde7773aec4fd31a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO empty.  <a href="#ga248e0f1aa1e26597bde7773aec4fd31a"></a><br/></td></tr>
<tr class="separator:ga248e0f1aa1e26597bde7773aec4fd31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd068ac7dd6101254fff6b431efd6791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadd068ac7dd6101254fff6b431efd6791">XQSPIPS_EVENT_RECEIVE_OVERRUN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gadd068ac7dd6101254fff6b431efd6791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data loss because RX FIFO full.  <a href="#gadd068ac7dd6101254fff6b431efd6791"></a><br/></td></tr>
<tr class="separator:gadd068ac7dd6101254fff6b431efd6791"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Flash commands</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5b3820d11c4a49d950d875806ae5faa5"></a>The following constants define most of the commands supported by flash devices.</p>
<p>Users can add more commands supported by the flash devices </p>
</td></tr>
<tr class="memitem:gab9cd1453a3b4a3f3d4bec3a00d305057"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9cd1453a3b4a3f3d4bec3a00d305057"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_WRSR</b>&#160;&#160;&#160;0x01 /* Write status register */</td></tr>
<tr class="separator:gab9cd1453a3b4a3f3d4bec3a00d305057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd0986c7a24b20ffd8358234ff6513e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fd0986c7a24b20ffd8358234ff6513e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_PP</b>&#160;&#160;&#160;0x02 /* Page program */</td></tr>
<tr class="separator:ga9fd0986c7a24b20ffd8358234ff6513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c2e4b76936093e33fdf72a49f42184"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24c2e4b76936093e33fdf72a49f42184"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_NORM_READ</b>&#160;&#160;&#160;0x03 /* Normal read data bytes */</td></tr>
<tr class="separator:ga24c2e4b76936093e33fdf72a49f42184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee5418eb99e6a1caf5feface0f6c708"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeee5418eb99e6a1caf5feface0f6c708"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_WRDS</b>&#160;&#160;&#160;0x04 /* Write disable */</td></tr>
<tr class="separator:gaeee5418eb99e6a1caf5feface0f6c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce7ba66456f3926de686e24e031f0ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ce7ba66456f3926de686e24e031f0ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_RDSR1</b>&#160;&#160;&#160;0x05 /* Read status register 1 */</td></tr>
<tr class="separator:ga1ce7ba66456f3926de686e24e031f0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1a4d4e866e4fb22d73b11d529139cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c1a4d4e866e4fb22d73b11d529139cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_WREN</b>&#160;&#160;&#160;0x06 /* Write enable */</td></tr>
<tr class="separator:ga3c1a4d4e866e4fb22d73b11d529139cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d0a38850a0fa2af44206dfcdaae6b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55d0a38850a0fa2af44206dfcdaae6b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_FAST_READ</b>&#160;&#160;&#160;0x0B /* Fast read data bytes */</td></tr>
<tr class="separator:ga55d0a38850a0fa2af44206dfcdaae6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c720430a8597891f016f497900f7de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0c720430a8597891f016f497900f7de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_BE_4K</b>&#160;&#160;&#160;0x20 /* Erase 4KiB block */</td></tr>
<tr class="separator:gad0c720430a8597891f016f497900f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15cb4c97a0c079c31f858dde6831c8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf15cb4c97a0c079c31f858dde6831c8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_RDSR2</b>&#160;&#160;&#160;0x35 /* Read status register 2 */</td></tr>
<tr class="separator:gaf15cb4c97a0c079c31f858dde6831c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215df7b8f11d09cfbf9bf16c309e06f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga215df7b8f11d09cfbf9bf16c309e06f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_DUAL_READ</b>&#160;&#160;&#160;0x3B /* Dual read data bytes */</td></tr>
<tr class="separator:ga215df7b8f11d09cfbf9bf16c309e06f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba105e07a1c6f1631585e22f4ddccda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ba105e07a1c6f1631585e22f4ddccda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_BE_32K</b>&#160;&#160;&#160;0x52 /* Erase 32KiB block */</td></tr>
<tr class="separator:ga2ba105e07a1c6f1631585e22f4ddccda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33afa5e487ce150e53fdebe0877fa4cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33afa5e487ce150e53fdebe0877fa4cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_QUAD_READ</b>&#160;&#160;&#160;0x6B /* Quad read data bytes */</td></tr>
<tr class="separator:ga33afa5e487ce150e53fdebe0877fa4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4574614aaf8205abc2f6dd02a11a87f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4574614aaf8205abc2f6dd02a11a87f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_ERASE_SUS</b>&#160;&#160;&#160;0x75 /* Erase suspend */</td></tr>
<tr class="separator:ga4574614aaf8205abc2f6dd02a11a87f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309fc1c079217d83b00c9c8c27542b27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga309fc1c079217d83b00c9c8c27542b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_ERASE_RES</b>&#160;&#160;&#160;0x7A /* Erase resume */</td></tr>
<tr class="separator:ga309fc1c079217d83b00c9c8c27542b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7e89b5ad53b32916db41305fb50e1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b7e89b5ad53b32916db41305fb50e1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_RDID</b>&#160;&#160;&#160;0x9F /* Read JEDEC ID */</td></tr>
<tr class="separator:ga6b7e89b5ad53b32916db41305fb50e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3ffae6600f1bc754c58bcdc70e40c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc3ffae6600f1bc754c58bcdc70e40c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_BE</b>&#160;&#160;&#160;0xC7 /* Erase whole flash block */</td></tr>
<tr class="separator:gadc3ffae6600f1bc754c58bcdc70e40c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8804387b069d9a928078b00a4542074a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8804387b069d9a928078b00a4542074a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_SE</b>&#160;&#160;&#160;0xD8 /* Sector erase (usually 64KB)*/</td></tr>
<tr class="separator:ga8804387b069d9a928078b00a4542074a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2462e737e76295be94a084b60bbe15e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2462e737e76295be94a084b60bbe15e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_DUAL_IO_READ</b>&#160;&#160;&#160;0xBB /* Read data using Dual I/O */</td></tr>
<tr class="separator:gad2462e737e76295be94a084b60bbe15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295243d9c2c3ece9466325325ceb1b33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga295243d9c2c3ece9466325325ceb1b33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_QUAD_IO_READ</b>&#160;&#160;&#160;0xEB /* Read data using Quad I/O */</td></tr>
<tr class="separator:ga295243d9c2c3ece9466325325ceb1b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8a3af03db6e7ae5d9f1826c9c67baf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c8a3af03db6e7ae5d9f1826c9c67baf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_BRWR</b>&#160;&#160;&#160;0x17 /* Bank Register Write */</td></tr>
<tr class="separator:ga9c8a3af03db6e7ae5d9f1826c9c67baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2c224ca4a0e59dacf2b865d7ae242a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc2c224ca4a0e59dacf2b865d7ae242a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_BRRD</b>&#160;&#160;&#160;0x16 /* Bank Register Read */</td></tr>
<tr class="separator:gabc2c224ca4a0e59dacf2b865d7ae242a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653bdbe837614b8ce233d9ae7ef409d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga653bdbe837614b8ce233d9ae7ef409d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_EARWR</b>&#160;&#160;&#160;0xC5</td></tr>
<tr class="separator:ga653bdbe837614b8ce233d9ae7ef409d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00581bff3d324fb1edd0ba4a6fd26d29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00581bff3d324fb1edd0ba4a6fd26d29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_EARRD</b>&#160;&#160;&#160;0xC8</td></tr>
<tr class="separator:ga00581bff3d324fb1edd0ba4a6fd26d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a078f3eb41553d3a34193301054812"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4a078f3eb41553d3a34193301054812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_DIE_ERASE</b>&#160;&#160;&#160;0xC4</td></tr>
<tr class="separator:gae4a078f3eb41553d3a34193301054812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934d654905991525f7584823c67e93ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934d654905991525f7584823c67e93ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_READ_FLAG_SR</b>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga934d654905991525f7584823c67e93ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd2433cb0e488898156ffae5fa29256"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fd2433cb0e488898156ffae5fa29256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_CLEAR_FLAG_SR</b>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga8fd2433cb0e488898156ffae5fa29256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac468c8b28dd05b92c77bec44e29c68ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac468c8b28dd05b92c77bec44e29c68ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_READ_LOCK_REG</b>&#160;&#160;&#160;0xE8	/* Lock Reg Read */</td></tr>
<tr class="separator:gac468c8b28dd05b92c77bec44e29c68ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83d42bac39111a3206dc48530e2acec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab83d42bac39111a3206dc48530e2acec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_FLASH_OPCODE_WRITE_LOCK_REG</b>&#160;&#160;&#160;0xE5	/* Lock Reg Write */</td></tr>
<tr class="separator:gab83d42bac39111a3206dc48530e2acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Instruction size</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3c4cca4f3bbfb2054868aea8aabe8408"></a>The following constants define numbers 1 to 4.</p>
<p>Used to identify whether TXD0,1,2 or 3 is to be used. </p>
</td></tr>
<tr class="memitem:ga737d84db8f9e7434d280faa95ad13819"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga737d84db8f9e7434d280faa95ad13819"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_SIZE_ONE</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga737d84db8f9e7434d280faa95ad13819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69b1acf79ba56e25af058ebc2ebf27d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac69b1acf79ba56e25af058ebc2ebf27d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_SIZE_TWO</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac69b1acf79ba56e25af058ebc2ebf27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555be71b536306a44be13d665453b008"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga555be71b536306a44be13d665453b008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_SIZE_THREE</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga555be71b536306a44be13d665453b008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e124319421e09ef8374cdf5416c3ea8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e124319421e09ef8374cdf5416c3ea8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_SIZE_FOUR</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5e124319421e09ef8374cdf5416c3ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ConnectionMode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfafbbe59aacd5754f78b9b900f204834"></a>The following constants are the possible values of ConnectionMode in Config structure. </p>
</td></tr>
<tr class="memitem:ga0e45061c8ecd4ebd896d3995d6b3ac99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e45061c8ecd4ebd896d3995d6b3ac99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CONNECTION_MODE_SINGLE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0e45061c8ecd4ebd896d3995d6b3ac99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8922da092bdec76a31201c63fc9c172e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8922da092bdec76a31201c63fc9c172e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CONNECTION_MODE_STACKED</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8922da092bdec76a31201c63fc9c172e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372e34dd891429e3cc7d07667527e6c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga372e34dd891429e3cc7d07667527e6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CONNECTION_MODE_PARALLEL</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga372e34dd891429e3cc7d07667527e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO threshold value</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp79d258386f771d587ad4a7a57305d993"></a>This is the Rx FIFO threshold (in words) that was found to be most optimal in terms of performance </p>
</td></tr>
<tr class="memitem:ga1fa7f1fa5c6113877dc3f2d769702851"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fa7f1fa5c6113877dc3f2d769702851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_RXFIFO_THRESHOLD_OPT</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga1fa7f1fa5c6113877dc3f2d769702851"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Pre-scaler value for divided by 4</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc1cfdaa2570dd4fbf326a4db09cce135"></a>Pre-scaler value for divided by 4 </p>
</td></tr>
<tr class="memitem:gabb60adb143551fb7c555c3dd4b90e043"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb60adb143551fb7c555c3dd4b90e043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CR_PRESC_DIV_BY_4</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gabb60adb143551fb7c555c3dd4b90e043"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a>Register offsets from the base address of an QSPI device. </p>
</td></tr>
<tr class="memitem:gad65b0a99e7acd5b73ef96245cabee22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gad65b0a99e7acd5b73ef96245cabee22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register.  <a href="#gad65b0a99e7acd5b73ef96245cabee22b"></a><br/></td></tr>
<tr class="separator:gad65b0a99e7acd5b73ef96245cabee22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932c802186fcabf52f50881159028535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga932c802186fcabf52f50881159028535">XQSPIPS_SR_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga932c802186fcabf52f50881159028535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status.  <a href="#ga932c802186fcabf52f50881159028535"></a><br/></td></tr>
<tr class="separator:ga932c802186fcabf52f50881159028535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7277c4dc92141976f2a238c80b3a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaeb7277c4dc92141976f2a238c80b3a21">XQSPIPS_IER_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gaeb7277c4dc92141976f2a238c80b3a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable.  <a href="#gaeb7277c4dc92141976f2a238c80b3a21"></a><br/></td></tr>
<tr class="separator:gaeb7277c4dc92141976f2a238c80b3a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0273dd38f06363ce19a473304589ca26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0273dd38f06363ce19a473304589ca26">XQSPIPS_IDR_OFFSET</a>&#160;&#160;&#160;0x0c</td></tr>
<tr class="memdesc:ga0273dd38f06363ce19a473304589ca26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Disable.  <a href="#ga0273dd38f06363ce19a473304589ca26"></a><br/></td></tr>
<tr class="separator:ga0273dd38f06363ce19a473304589ca26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad146aae5ec2398afb5a876f6aff16c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gad146aae5ec2398afb5a876f6aff16c60">XQSPIPS_IMR_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gad146aae5ec2398afb5a876f6aff16c60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enabled Mask.  <a href="#gad146aae5ec2398afb5a876f6aff16c60"></a><br/></td></tr>
<tr class="separator:gad146aae5ec2398afb5a876f6aff16c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb61bbc1b66a0fde033664cfee4fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadeb61bbc1b66a0fde033664cfee4fd30">XQSPIPS_ER_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:gadeb61bbc1b66a0fde033664cfee4fd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Register.  <a href="#gadeb61bbc1b66a0fde033664cfee4fd30"></a><br/></td></tr>
<tr class="separator:gadeb61bbc1b66a0fde033664cfee4fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ac25b6c44eb9e0babd1a7948e18cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga108ac25b6c44eb9e0babd1a7948e18cc">XQSPIPS_DR_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga108ac25b6c44eb9e0babd1a7948e18cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay Register.  <a href="#ga108ac25b6c44eb9e0babd1a7948e18cc"></a><br/></td></tr>
<tr class="separator:ga108ac25b6c44eb9e0babd1a7948e18cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dda022acf4337554d3db261663dcc29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga5dda022acf4337554d3db261663dcc29">XQSPIPS_TXD_00_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:ga5dda022acf4337554d3db261663dcc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit 4-byte inst/data.  <a href="#ga5dda022acf4337554d3db261663dcc29"></a><br/></td></tr>
<tr class="separator:ga5dda022acf4337554d3db261663dcc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e202889f9544e37c4ef76f8ded6df7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga9e202889f9544e37c4ef76f8ded6df7f">XQSPIPS_RXD_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga9e202889f9544e37c4ef76f8ded6df7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Receive Register.  <a href="#ga9e202889f9544e37c4ef76f8ded6df7f"></a><br/></td></tr>
<tr class="separator:ga9e202889f9544e37c4ef76f8ded6df7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781d2328e59158090ba44294f6ca8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0781d2328e59158090ba44294f6ca8d1">XQSPIPS_SICR_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:ga0781d2328e59158090ba44294f6ca8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Idle Count.  <a href="#ga0781d2328e59158090ba44294f6ca8d1"></a><br/></td></tr>
<tr class="separator:ga0781d2328e59158090ba44294f6ca8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca82abc3f1f75efb2d1b6d67a735bb23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaca82abc3f1f75efb2d1b6d67a735bb23">XQSPIPS_TXWR_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:gaca82abc3f1f75efb2d1b6d67a735bb23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Watermark.  <a href="#gaca82abc3f1f75efb2d1b6d67a735bb23"></a><br/></td></tr>
<tr class="separator:gaca82abc3f1f75efb2d1b6d67a735bb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe5eff35c496b0555437eae756ab3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:gacfe5eff35c496b0555437eae756ab3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Watermark.  <a href="#gacfe5eff35c496b0555437eae756ab3ba"></a><br/></td></tr>
<tr class="separator:gacfe5eff35c496b0555437eae756ab3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3829bec1dd9c175514efb6ff3bdd8a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga3829bec1dd9c175514efb6ff3bdd8a85">XQSPIPS_GPIO_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:ga3829bec1dd9c175514efb6ff3bdd8a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Register.  <a href="#ga3829bec1dd9c175514efb6ff3bdd8a85"></a><br/></td></tr>
<tr class="separator:ga3829bec1dd9c175514efb6ff3bdd8a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6e04970bc1755d9f1d67e155042bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gabb6e04970bc1755d9f1d67e155042bff">XQSPIPS_LPBK_DLY_ADJ_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:gabb6e04970bc1755d9f1d67e155042bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback Delay Adjust Reg.  <a href="#gabb6e04970bc1755d9f1d67e155042bff"></a><br/></td></tr>
<tr class="separator:gabb6e04970bc1755d9f1d67e155042bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bf76639c42c131bf81ac80c3e21ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gad5bf76639c42c131bf81ac80c3e21ec8">XQSPIPS_TXD_01_OFFSET</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gad5bf76639c42c131bf81ac80c3e21ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit 1-byte inst.  <a href="#gad5bf76639c42c131bf81ac80c3e21ec8"></a><br/></td></tr>
<tr class="separator:gad5bf76639c42c131bf81ac80c3e21ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b841cfcf0b4c0ed0a3bd156cb740cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga67b841cfcf0b4c0ed0a3bd156cb740cf">XQSPIPS_TXD_10_OFFSET</a>&#160;&#160;&#160;0x84</td></tr>
<tr class="memdesc:ga67b841cfcf0b4c0ed0a3bd156cb740cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit 2-byte inst.  <a href="#ga67b841cfcf0b4c0ed0a3bd156cb740cf"></a><br/></td></tr>
<tr class="separator:ga67b841cfcf0b4c0ed0a3bd156cb740cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f47aecc238b9f22fd577c3c13d5544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga30f47aecc238b9f22fd577c3c13d5544">XQSPIPS_TXD_11_OFFSET</a>&#160;&#160;&#160;0x88</td></tr>
<tr class="memdesc:ga30f47aecc238b9f22fd577c3c13d5544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit 3-byte inst.  <a href="#ga30f47aecc238b9f22fd577c3c13d5544"></a><br/></td></tr>
<tr class="separator:ga30f47aecc238b9f22fd577c3c13d5544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d8bbdf1473234ab9d067d46c5a454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454">XQSPIPS_LQSPI_CR_OFFSET</a>&#160;&#160;&#160;0xA0</td></tr>
<tr class="memdesc:ga569d8bbdf1473234ab9d067d46c5a454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear QSPI config register.  <a href="#ga569d8bbdf1473234ab9d067d46c5a454"></a><br/></td></tr>
<tr class="separator:ga569d8bbdf1473234ab9d067d46c5a454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab922905ac2ae980d7b094a62e5aafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadab922905ac2ae980d7b094a62e5aafc">XQSPIPS_LQSPI_SR_OFFSET</a>&#160;&#160;&#160;0xA4</td></tr>
<tr class="memdesc:gadab922905ac2ae980d7b094a62e5aafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear QSPI status register.  <a href="#gadab922905ac2ae980d7b094a62e5aafc"></a><br/></td></tr>
<tr class="separator:gadab922905ac2ae980d7b094a62e5aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84ef0f51f3ddc18f9d7d684dfa5f924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaa84ef0f51f3ddc18f9d7d684dfa5f924">XQSPIPS_MOD_ID_OFFSET</a>&#160;&#160;&#160;0xFC</td></tr>
<tr class="memdesc:gaa84ef0f51f3ddc18f9d7d684dfa5f924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module ID register.  <a href="#gaa84ef0f51f3ddc18f9d7d684dfa5f924"></a><br/></td></tr>
<tr class="separator:gaa84ef0f51f3ddc18f9d7d684dfa5f924"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp42eef866d38a3c762989fad899b9673c"></a>This register contains various control bits that affect the operation of the QSPI device.</p>
<p>Read/Write. </p>
</td></tr>
<tr class="memitem:ga7fdb4394bae580ea63ef74ff202713f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga7fdb4394bae580ea63ef74ff202713f9">XQSPIPS_CR_IFMODE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga7fdb4394bae580ea63ef74ff202713f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash mem interface mode.  <a href="#ga7fdb4394bae580ea63ef74ff202713f9"></a><br/></td></tr>
<tr class="separator:ga7fdb4394bae580ea63ef74ff202713f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f388c3e262a39963914757c9535ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gab4f388c3e262a39963914757c9535ffd">XQSPIPS_CR_ENDIAN_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:gab4f388c3e262a39963914757c9535ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx/Rx FIFO endianness.  <a href="#gab4f388c3e262a39963914757c9535ffd"></a><br/></td></tr>
<tr class="separator:gab4f388c3e262a39963914757c9535ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153c93f73abd1240e238aa0fe5bff099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga153c93f73abd1240e238aa0fe5bff099">XQSPIPS_CR_MANSTRT_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga153c93f73abd1240e238aa0fe5bff099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manual Transmission Start.  <a href="#ga153c93f73abd1240e238aa0fe5bff099"></a><br/></td></tr>
<tr class="separator:ga153c93f73abd1240e238aa0fe5bff099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8a72b569bec261d09d0b503687f5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadc8a72b569bec261d09d0b503687f5c3">XQSPIPS_CR_MANSTRTEN_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:gadc8a72b569bec261d09d0b503687f5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manual Transmission Start Enable.  <a href="#gadc8a72b569bec261d09d0b503687f5c3"></a><br/></td></tr>
<tr class="separator:gadc8a72b569bec261d09d0b503687f5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c609b8289ed6b9b7fb337477bba0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gab8c609b8289ed6b9b7fb337477bba0db">XQSPIPS_CR_SSFORCE_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:gab8c609b8289ed6b9b7fb337477bba0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Slave Select.  <a href="#gab8c609b8289ed6b9b7fb337477bba0db"></a><br/></td></tr>
<tr class="separator:gab8c609b8289ed6b9b7fb337477bba0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18805dc0789d5e4bfba04ea85ce1395e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga18805dc0789d5e4bfba04ea85ce1395e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Select Decode.  <a href="#ga18805dc0789d5e4bfba04ea85ce1395e"></a><br/></td></tr>
<tr class="separator:ga18805dc0789d5e4bfba04ea85ce1395e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd25c288ae539e4c553e6d83c2f8b9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadd25c288ae539e4c553e6d83c2f8b9e8">XQSPIPS_CR_SSCTRL_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gadd25c288ae539e4c553e6d83c2f8b9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Select Decode shift.  <a href="#gadd25c288ae539e4c553e6d83c2f8b9e8"></a><br/></td></tr>
<tr class="separator:gadd25c288ae539e4c553e6d83c2f8b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0a0df06417ac7c6ca6284bd5ec37b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga8c0a0df06417ac7c6ca6284bd5ec37b6">XQSPIPS_CR_DATA_SZ_MASK</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:ga8c0a0df06417ac7c6ca6284bd5ec37b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of word to be transferred.  <a href="#ga8c0a0df06417ac7c6ca6284bd5ec37b6"></a><br/></td></tr>
<tr class="separator:ga8c0a0df06417ac7c6ca6284bd5ec37b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada7d5e9fd8a0575f83c54d32155ccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaada7d5e9fd8a0575f83c54d32155ccd2">XQSPIPS_CR_PRESC_MASK</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr class="memdesc:gaada7d5e9fd8a0575f83c54d32155ccd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler Setting.  <a href="#gaada7d5e9fd8a0575f83c54d32155ccd2"></a><br/></td></tr>
<tr class="separator:gaada7d5e9fd8a0575f83c54d32155ccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bb44aa6dcae975de138577e837543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga383bb44aa6dcae975de138577e837543">XQSPIPS_CR_PRESC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga383bb44aa6dcae975de138577e837543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler shift.  <a href="#ga383bb44aa6dcae975de138577e837543"></a><br/></td></tr>
<tr class="separator:ga383bb44aa6dcae975de138577e837543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7efbd780e81bffc209d57e4124c95499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga7efbd780e81bffc209d57e4124c95499">XQSPIPS_CR_PRESC_MAXIMUM</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ga7efbd780e81bffc209d57e4124c95499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler maximum value.  <a href="#ga7efbd780e81bffc209d57e4124c95499"></a><br/></td></tr>
<tr class="separator:ga7efbd780e81bffc209d57e4124c95499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae928c099fd4d1427d83309550464d589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gae928c099fd4d1427d83309550464d589">XQSPIPS_CR_CPHA_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gae928c099fd4d1427d83309550464d589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase Configuration.  <a href="#gae928c099fd4d1427d83309550464d589"></a><br/></td></tr>
<tr class="separator:gae928c099fd4d1427d83309550464d589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d462dc931e6c9d1ed845190b1dd18a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga0d462dc931e6c9d1ed845190b1dd18a7">XQSPIPS_CR_CPOL_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga0d462dc931e6c9d1ed845190b1dd18a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polarity Configuration.  <a href="#ga0d462dc931e6c9d1ed845190b1dd18a7"></a><br/></td></tr>
<tr class="separator:ga0d462dc931e6c9d1ed845190b1dd18a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c12fb196b1c07f70eae117ff1b0a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga64c12fb196b1c07f70eae117ff1b0a20">XQSPIPS_CR_MSTREN_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga64c12fb196b1c07f70eae117ff1b0a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Mode Enable.  <a href="#ga64c12fb196b1c07f70eae117ff1b0a20"></a><br/></td></tr>
<tr class="separator:ga64c12fb196b1c07f70eae117ff1b0a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e37eb5b65d43582a068c281fcb33e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga8e37eb5b65d43582a068c281fcb33e44">XQSPIPS_CR_HOLD_B_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga8e37eb5b65d43582a068c281fcb33e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">HOLD_B Pin Drive Enable.  <a href="#ga8e37eb5b65d43582a068c281fcb33e44"></a><br/></td></tr>
<tr class="separator:ga8e37eb5b65d43582a068c281fcb33e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3ff005783e08e09beb3c8ea030f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gac8c3ff005783e08e09beb3c8ea030f14">XQSPIPS_CR_REF_CLK_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:gac8c3ff005783e08e09beb3c8ea030f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ref clk bit - should be 0.  <a href="#gac8c3ff005783e08e09beb3c8ea030f14"></a><br/></td></tr>
<tr class="separator:gac8c3ff005783e08e09beb3c8ea030f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c29699eb9aa0a81e5ce1441c309ca9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4c29699eb9aa0a81e5ce1441c309ca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CR_RESET_MASK_SET</b></td></tr>
<tr class="separator:gab4c29699eb9aa0a81e5ce1441c309ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92d1006b5c167d5d8ed7b1e9150bab3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab92d1006b5c167d5d8ed7b1e9150bab3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CR_RESET_MASK_CLR</b></td></tr>
<tr class="separator:gab92d1006b5c167d5d8ed7b1e9150bab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QSPI Interrupt Registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpddf2e2e6a1d213c91c17988f25923ce9"></a><b>QSPI Status Register</b></p>
<p>This register holds the interrupt status flags for an QSPI device. Some of the flags are level triggered, which means that they are set as long as the interrupt condition exists. Other flags are edge triggered, which means they are set once the interrupt condition occurs and remain set until they are cleared by software. The interrupts are cleared by writing a '1' to the interrupt bit position in the Status Register. Read/Write.</p>
<p><b>QSPI Interrupt Enable Register</b></p>
<p>This register is used to enable chosen interrupts for an QSPI device. Writing a '1' to a bit in this register sets the corresponding bit in the QSPI Interrupt Mask register. Write only.</p>
<p><b>QSPI Interrupt Disable Register </b></p>
<p>This register is used to disable chosen interrupts for an QSPI device. Writing a '1' to a bit in this register clears the corresponding bit in the QSPI Interrupt Mask register. Write only.</p>
<p><b>QSPI Interrupt Mask Register</b></p>
<p>This register shows the enabled/disabled interrupts of an QSPI device. Read only.</p>
<p>All four registers have the same bit definitions. They are only defined once for each of the Interrupt Enable Register, Interrupt Disable Register, Interrupt Mask Register, and Channel Interrupt Status Register </p>
</td></tr>
<tr class="memitem:ga46b985ce1ff37d75727ebaa8d95004ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga46b985ce1ff37d75727ebaa8d95004ee">XQSPIPS_IXR_TXUF_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga46b985ce1ff37d75727ebaa8d95004ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Tx FIFO Underflow.  <a href="#ga46b985ce1ff37d75727ebaa8d95004ee"></a><br/></td></tr>
<tr class="separator:ga46b985ce1ff37d75727ebaa8d95004ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf6b9eec8bb18a8aea981f5ba596179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaeaf6b9eec8bb18a8aea981f5ba596179">XQSPIPS_IXR_RXFULL_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaeaf6b9eec8bb18a8aea981f5ba596179"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Rx FIFO Full.  <a href="#gaeaf6b9eec8bb18a8aea981f5ba596179"></a><br/></td></tr>
<tr class="separator:gaeaf6b9eec8bb18a8aea981f5ba596179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffcc35360d77f07d56312cf208ddc4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaffcc35360d77f07d56312cf208ddc4c3">XQSPIPS_IXR_RXNEMPTY_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaffcc35360d77f07d56312cf208ddc4c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Rx FIFO Not Empty.  <a href="#gaffcc35360d77f07d56312cf208ddc4c3"></a><br/></td></tr>
<tr class="separator:gaffcc35360d77f07d56312cf208ddc4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023456cea2736c8018b5dc3e2200b2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga023456cea2736c8018b5dc3e2200b2ee">XQSPIPS_IXR_TXFULL_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga023456cea2736c8018b5dc3e2200b2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Tx FIFO Full.  <a href="#ga023456cea2736c8018b5dc3e2200b2ee"></a><br/></td></tr>
<tr class="separator:ga023456cea2736c8018b5dc3e2200b2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491641b423fa08099b6f14890e42079f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga491641b423fa08099b6f14890e42079f">XQSPIPS_IXR_TXOW_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga491641b423fa08099b6f14890e42079f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Tx FIFO Overwater.  <a href="#ga491641b423fa08099b6f14890e42079f"></a><br/></td></tr>
<tr class="separator:ga491641b423fa08099b6f14890e42079f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fc17aae53cac9cc489e91c4a9b1602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga62fc17aae53cac9cc489e91c4a9b1602">XQSPIPS_IXR_RXOVR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga62fc17aae53cac9cc489e91c4a9b1602"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Rx FIFO Overrun.  <a href="#ga62fc17aae53cac9cc489e91c4a9b1602"></a><br/></td></tr>
<tr class="separator:ga62fc17aae53cac9cc489e91c4a9b1602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a2334064dc754e55bcc1bf3d586e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga20a2334064dc754e55bcc1bf3d586e3d">XQSPIPS_IXR_DFLT_MASK</a>&#160;&#160;&#160;0x00000025</td></tr>
<tr class="memdesc:ga20a2334064dc754e55bcc1bf3d586e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI default interrupts mask.  <a href="#ga20a2334064dc754e55bcc1bf3d586e3d"></a><br/></td></tr>
<tr class="separator:ga20a2334064dc754e55bcc1bf3d586e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d69feac74eea544a6c44f0528d617c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga7d69feac74eea544a6c44f0528d617c6">XQSPIPS_IXR_WR_TO_CLR_MASK</a>&#160;&#160;&#160;0x00000041</td></tr>
<tr class="memdesc:ga7d69feac74eea544a6c44f0528d617c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts which need write to clear.  <a href="#ga7d69feac74eea544a6c44f0528d617c6"></a><br/></td></tr>
<tr class="separator:ga7d69feac74eea544a6c44f0528d617c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23adee5f63eadcc9d7811b0ae125573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaf23adee5f63eadcc9d7811b0ae125573">XQSPIPS_ISR_RESET_STATE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaf23adee5f63eadcc9d7811b0ae125573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default to tx/rx empty.  <a href="#gaf23adee5f63eadcc9d7811b0ae125573"></a><br/></td></tr>
<tr class="separator:gaf23adee5f63eadcc9d7811b0ae125573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40777e9e6b84d8b83cdbac816f2f46f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga40777e9e6b84d8b83cdbac816f2f46f4">XQSPIPS_IXR_DISABLE_ALL</a>&#160;&#160;&#160;0x0000007D</td></tr>
<tr class="memdesc:ga40777e9e6b84d8b83cdbac816f2f46f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable all interrupts.  <a href="#ga40777e9e6b84d8b83cdbac816f2f46f4"></a><br/></td></tr>
<tr class="separator:ga40777e9e6b84d8b83cdbac816f2f46f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Enable Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrped256a7a7f92690922eecc0aad63d781"></a>This register is used to enable or disable an QSPI device.</p>
<p>Read/Write </p>
</td></tr>
<tr class="memitem:ga59b8080014041bb088c8fd28a2154b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga59b8080014041bb088c8fd28a2154b8d">XQSPIPS_ER_ENABLE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga59b8080014041bb088c8fd28a2154b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Enable Bit Mask.  <a href="#ga59b8080014041bb088c8fd28a2154b8d"></a><br/></td></tr>
<tr class="separator:ga59b8080014041bb088c8fd28a2154b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Delay Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e73f5e5464e2caffd6e957e7797ad4c"></a>This register is used to program timing delays in slave mode.</p>
<p>Read/Write </p>
</td></tr>
<tr class="memitem:gabc227ea7c06b95d6f70c1f1b91674514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gabc227ea7c06b95d6f70c1f1b91674514">XQSPIPS_DR_NSS_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:gabc227ea7c06b95d6f70c1f1b91674514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay to de-assert slave select between two words mask.  <a href="#gabc227ea7c06b95d6f70c1f1b91674514"></a><br/></td></tr>
<tr class="separator:gabc227ea7c06b95d6f70c1f1b91674514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8585aa21a78dbeeb3501b3a2be232f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga5f8585aa21a78dbeeb3501b3a2be232f">XQSPIPS_DR_NSS_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga5f8585aa21a78dbeeb3501b3a2be232f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay to de-assert slave select between two words shift.  <a href="#ga5f8585aa21a78dbeeb3501b3a2be232f"></a><br/></td></tr>
<tr class="separator:ga5f8585aa21a78dbeeb3501b3a2be232f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ae52f0fa79506212aae52080096177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga13ae52f0fa79506212aae52080096177">XQSPIPS_DR_BTWN_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="memdesc:ga13ae52f0fa79506212aae52080096177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay Between Transfers mask.  <a href="#ga13ae52f0fa79506212aae52080096177"></a><br/></td></tr>
<tr class="separator:ga13ae52f0fa79506212aae52080096177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f210c67ccbc40aca99fdeeefb6a456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga3f210c67ccbc40aca99fdeeefb6a456b">XQSPIPS_DR_BTWN_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga3f210c67ccbc40aca99fdeeefb6a456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay Between Transfers shift.  <a href="#ga3f210c67ccbc40aca99fdeeefb6a456b"></a><br/></td></tr>
<tr class="separator:ga3f210c67ccbc40aca99fdeeefb6a456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993b6ddfc938d8cc0addfa76e50fa20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga993b6ddfc938d8cc0addfa76e50fa20c">XQSPIPS_DR_AFTER_MASK</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="memdesc:ga993b6ddfc938d8cc0addfa76e50fa20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay After Transfers mask.  <a href="#ga993b6ddfc938d8cc0addfa76e50fa20c"></a><br/></td></tr>
<tr class="separator:ga993b6ddfc938d8cc0addfa76e50fa20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75799fb67be08680e1111f9e0657051b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga75799fb67be08680e1111f9e0657051b">XQSPIPS_DR_AFTER_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga75799fb67be08680e1111f9e0657051b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay After Transfers shift.  <a href="#ga75799fb67be08680e1111f9e0657051b"></a><br/></td></tr>
<tr class="separator:ga75799fb67be08680e1111f9e0657051b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5623dd8f755d70760b91137ee24f3116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga5623dd8f755d70760b91137ee24f3116">XQSPIPS_DR_INIT_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5623dd8f755d70760b91137ee24f3116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay Initially mask.  <a href="#ga5623dd8f755d70760b91137ee24f3116"></a><br/></td></tr>
<tr class="separator:ga5623dd8f755d70760b91137ee24f3116"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Slave Idle Count Registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb62cfaa9fc8e850bb8ffecbdcc8b66f"></a>This register defines the number of pclk cycles the slave waits for a the QSPI clock to become stable in quiescent state before it can detect the start of the next transfer in CPHA = 1 mode.</p>
<p>Read/Write </p>
</td></tr>
<tr class="memitem:gaf23ade3775cacdcf55f592c7b63156ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaf23ade3775cacdcf55f592c7b63156ef">XQSPIPS_SICR_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gaf23ade3775cacdcf55f592c7b63156ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Idle Count Mask.  <a href="#gaf23ade3775cacdcf55f592c7b63156ef"></a><br/></td></tr>
<tr class="separator:gaf23ade3775cacdcf55f592c7b63156ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Transmit FIFO Watermark Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3442f0757d01b79b400c277552c2eb21"></a>This register defines the watermark setting for the Transmit FIFO. </p>
</td></tr>
<tr class="memitem:gadd8b2b1507bf4ad065d64832baa398aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gadd8b2b1507bf4ad065d64832baa398aa">XQSPIPS_TXWR_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gadd8b2b1507bf4ad065d64832baa398aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Watermark Mask.  <a href="#gadd8b2b1507bf4ad065d64832baa398aa"></a><br/></td></tr>
<tr class="separator:gadd8b2b1507bf4ad065d64832baa398aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef912da3bdebe9cb54c18472c0b0b50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaef912da3bdebe9cb54c18472c0b0b50c">XQSPIPS_TXWR_RESET_VALUE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaef912da3bdebe9cb54c18472c0b0b50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Watermark register reset value.  <a href="#gaef912da3bdebe9cb54c18472c0b0b50c"></a><br/></td></tr>
<tr class="separator:gaef912da3bdebe9cb54c18472c0b0b50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Receive FIFO Watermark Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbdc56a712d6c43453dd11775044667c1"></a>This register defines the watermark setting for the Receive FIFO. </p>
</td></tr>
<tr class="memitem:ga72c315000e6adebb4eccac4f7ccd3ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga72c315000e6adebb4eccac4f7ccd3ec3">XQSPIPS_RXWR_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga72c315000e6adebb4eccac4f7ccd3ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Watermark Mask.  <a href="#ga72c315000e6adebb4eccac4f7ccd3ec3"></a><br/></td></tr>
<tr class="separator:ga72c315000e6adebb4eccac4f7ccd3ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a339843fea8bd9c3352c554d85ed4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga40a339843fea8bd9c3352c554d85ed4f">XQSPIPS_RXWR_RESET_VALUE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga40a339843fea8bd9c3352c554d85ed4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Watermark register reset value.  <a href="#ga40a339843fea8bd9c3352c554d85ed4f"></a><br/></td></tr>
<tr class="separator:ga40a339843fea8bd9c3352c554d85ed4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Depth</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp653da5e3f8bcd70ea672a1e1c48a6905"></a>This macro provides the depth of transmit FIFO and receive FIFO. </p>
</td></tr>
<tr class="memitem:gaa78347b3998401c5aeebf6292ace2ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaa78347b3998401c5aeebf6292ace2ce5">XQSPIPS_FIFO_DEPTH</a>&#160;&#160;&#160;63</td></tr>
<tr class="memdesc:gaa78347b3998401c5aeebf6292ace2ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO depth (words)  <a href="#gaa78347b3998401c5aeebf6292ace2ce5"></a><br/></td></tr>
<tr class="separator:gaa78347b3998401c5aeebf6292ace2ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Linear QSPI Configuration Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8bc844499144754aada840a141855dd4"></a>This register contains various control bits that affect the operation of the Linear QSPI controller.</p>
<p>Read/Write. </p>
</td></tr>
<tr class="memitem:gafc4b03f8705c7c19693225d718546118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gafc4b03f8705c7c19693225d718546118">XQSPIPS_LQSPI_CR_LINEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gafc4b03f8705c7c19693225d718546118"><td class="mdescLeft">&#160;</td><td class="mdescRight">LQSPI mode enable.  <a href="#gafc4b03f8705c7c19693225d718546118"></a><br/></td></tr>
<tr class="separator:gafc4b03f8705c7c19693225d718546118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dad6e5df54b9e6cf4a276eaf92c6dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga2dad6e5df54b9e6cf4a276eaf92c6dd2">XQSPIPS_LQSPI_CR_TWO_MEM_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga2dad6e5df54b9e6cf4a276eaf92c6dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both memories or one.  <a href="#ga2dad6e5df54b9e6cf4a276eaf92c6dd2"></a><br/></td></tr>
<tr class="separator:ga2dad6e5df54b9e6cf4a276eaf92c6dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b5ef37d915313347cc7bc90d2136da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga18b5ef37d915313347cc7bc90d2136da">XQSPIPS_LQSPI_CR_SEP_BUS_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga18b5ef37d915313347cc7bc90d2136da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seperate memory bus.  <a href="#ga18b5ef37d915313347cc7bc90d2136da"></a><br/></td></tr>
<tr class="separator:ga18b5ef37d915313347cc7bc90d2136da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ea3e35e6c6a57aba2301e0a3de9e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga43ea3e35e6c6a57aba2301e0a3de9e8e">XQSPIPS_LQSPI_CR_U_PAGE_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga43ea3e35e6c6a57aba2301e0a3de9e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Upper memory page.  <a href="#ga43ea3e35e6c6a57aba2301e0a3de9e8e"></a><br/></td></tr>
<tr class="separator:ga43ea3e35e6c6a57aba2301e0a3de9e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bf8fcd643bd848fbe928cf27bbeafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga00bf8fcd643bd848fbe928cf27bbeafe">XQSPIPS_LQSPI_CR_MODE_EN_MASK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="memdesc:ga00bf8fcd643bd848fbe928cf27bbeafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable mode bits.  <a href="#ga00bf8fcd643bd848fbe928cf27bbeafe"></a><br/></td></tr>
<tr class="separator:ga00bf8fcd643bd848fbe928cf27bbeafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa468fba4523d010cde533a2c4d4a8d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaa468fba4523d010cde533a2c4d4a8d09">XQSPIPS_LQSPI_CR_MODE_ON_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:gaa468fba4523d010cde533a2c4d4a8d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode on.  <a href="#gaa468fba4523d010cde533a2c4d4a8d09"></a><br/></td></tr>
<tr class="separator:gaa468fba4523d010cde533a2c4d4a8d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844b7089e30c37640c8f0fa74c875fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga844b7089e30c37640c8f0fa74c875fed">XQSPIPS_LQSPI_CR_MODE_BITS_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="memdesc:ga844b7089e30c37640c8f0fa74c875fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode value for dual I/O or quad I/O.  <a href="#ga844b7089e30c37640c8f0fa74c875fed"></a><br/></td></tr>
<tr class="separator:ga844b7089e30c37640c8f0fa74c875fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7a197c87274427b3903a48be33780e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gafa7a197c87274427b3903a48be33780e">XQSPIPS_LQSPI_CR_DUMMY_MASK</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="memdesc:gafa7a197c87274427b3903a48be33780e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of dummy bytes between addr and return read data.  <a href="#gafa7a197c87274427b3903a48be33780e"></a><br/></td></tr>
<tr class="separator:gafa7a197c87274427b3903a48be33780e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad327ae631cb6e447615bc9534738af72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gad327ae631cb6e447615bc9534738af72">XQSPIPS_LQSPI_CR_INST_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gad327ae631cb6e447615bc9534738af72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instr code.  <a href="#gad327ae631cb6e447615bc9534738af72"></a><br/></td></tr>
<tr class="separator:gad327ae631cb6e447615bc9534738af72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f187c067994aa193d43051cb5fef0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga6f187c067994aa193d43051cb5fef0db">XQSPIPS_LQSPI_CR_RST_STATE</a>&#160;&#160;&#160;0x8000016B</td></tr>
<tr class="memdesc:ga6f187c067994aa193d43051cb5fef0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default CR value.  <a href="#ga6f187c067994aa193d43051cb5fef0db"></a><br/></td></tr>
<tr class="separator:ga6f187c067994aa193d43051cb5fef0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Linear QSPI Status Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp335e82e334706634a44d519e50fbdf2a"></a>This register contains various status bits of the Linear QSPI controller.</p>
<p>Read/Write. </p>
</td></tr>
<tr class="memitem:gaebd63f5db08829210463161a8b2541cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaebd63f5db08829210463161a8b2541cc">XQSPIPS_LQSPI_SR_D_FSM_ERR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaebd63f5db08829210463161a8b2541cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Data FSM Error received.  <a href="#gaebd63f5db08829210463161a8b2541cc"></a><br/></td></tr>
<tr class="separator:gaebd63f5db08829210463161a8b2541cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1df76d175197557f5341675981b0c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gae1df76d175197557f5341675981b0c6f">XQSPIPS_LQSPI_SR_WR_RECVD_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gae1df76d175197557f5341675981b0c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI write command received.  <a href="#gae1df76d175197557f5341675981b0c6f"></a><br/></td></tr>
<tr class="separator:gae1df76d175197557f5341675981b0c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Loopback Delay Adjust Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp19686fc0fe105a64c05a2767b440f58c"></a>This register contains various bit masks of Loopback Delay Adjust Register. </p>
</td></tr>
<tr class="memitem:ga6d8db4e6ef37984fc65f469d68001ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga6d8db4e6ef37984fc65f469d68001ae5">XQSPIPS_LPBK_DLY_ADJ_USE_LPBK_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga6d8db4e6ef37984fc65f469d68001ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback Bit.  <a href="#ga6d8db4e6ef37984fc65f469d68001ae5"></a><br/></td></tr>
<tr class="separator:ga6d8db4e6ef37984fc65f469d68001ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SLCR Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6c067f5ce9eca303444238e06fbc535f"></a>Bit Masks of above SLCR Registers . </p>
</td></tr>
<tr class="memitem:ga286f17de7ab3285f143c9aab3fc26da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga286f17de7ab3285f143c9aab3fc26da4">SLCR_LOCK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga286f17de7ab3285f143c9aab3fc26da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLCR Write Protection Lock.  <a href="#ga286f17de7ab3285f143c9aab3fc26da4"></a><br/></td></tr>
<tr class="separator:ga286f17de7ab3285f143c9aab3fc26da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fcf6f141c914ab6b8b683fb62232b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga83fcf6f141c914ab6b8b683fb62232b4">SLCR_UNLOCK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga83fcf6f141c914ab6b8b683fb62232b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLCR Write Protection Unlock.  <a href="#ga83fcf6f141c914ab6b8b683fb62232b4"></a><br/></td></tr>
<tr class="separator:ga83fcf6f141c914ab6b8b683fb62232b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092a4aa1f062806072ebb1d947708796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga092a4aa1f062806072ebb1d947708796">LQSPI_RST_CTRL</a>&#160;&#160;&#160;0x00000230</td></tr>
<tr class="memdesc:ga092a4aa1f062806072ebb1d947708796"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad SPI Software Reset Control.  <a href="#ga092a4aa1f062806072ebb1d947708796"></a><br/></td></tr>
<tr class="separator:ga092a4aa1f062806072ebb1d947708796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7797b08b7b40f62f0dfde3bc8ac547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga1d7797b08b7b40f62f0dfde3bc8ac547">SLCR_LOCKSTA</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga1d7797b08b7b40f62f0dfde3bc8ac547"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLCR Write Protection status.  <a href="#ga1d7797b08b7b40f62f0dfde3bc8ac547"></a><br/></td></tr>
<tr class="separator:ga1d7797b08b7b40f62f0dfde3bc8ac547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d638bda734baa1b0de6e6994023a3bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d638bda734baa1b0de6e6994023a3bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XPAR_XSLCR_0_BASEADDR</b>&#160;&#160;&#160;0xF8000000</td></tr>
<tr class="separator:ga5d638bda734baa1b0de6e6994023a3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11ad6eef43004fc003da9fd134c5eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gac11ad6eef43004fc003da9fd134c5eac">SLCR_LOCK_MASK</a>&#160;&#160;&#160;0x767B</td></tr>
<tr class="memdesc:gac11ad6eef43004fc003da9fd134c5eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protection Lock mask.  <a href="#gac11ad6eef43004fc003da9fd134c5eac"></a><br/></td></tr>
<tr class="separator:gac11ad6eef43004fc003da9fd134c5eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac26206f6af2c9142b6565dcf38d9e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#gaac26206f6af2c9142b6565dcf38d9e74">SLCR_UNLOCK_MASK</a>&#160;&#160;&#160;0xDF0D</td></tr>
<tr class="memdesc:gaac26206f6af2c9142b6565dcf38d9e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLCR Write Protection Unlock.  <a href="#gaac26206f6af2c9142b6565dcf38d9e74"></a><br/></td></tr>
<tr class="separator:gaac26206f6af2c9142b6565dcf38d9e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f208afda8f0b517f00aa56aebe34f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspips__v3__6.html#ga7f208afda8f0b517f00aa56aebe34f39">LQSPI_RST_CTRL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga7f208afda8f0b517f00aa56aebe34f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad SPI Software Reset Control.  <a href="#ga7f208afda8f0b517f00aa56aebe34f39"></a><br/></td></tr>
<tr class="separator:ga7f208afda8f0b517f00aa56aebe34f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga092a4aa1f062806072ebb1d947708796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LQSPI_RST_CTRL&#160;&#160;&#160;0x00000230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quad SPI Software Reset Control. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f208afda8f0b517f00aa56aebe34f39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LQSPI_RST_CTRL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quad SPI Software Reset Control. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="ga286f17de7ab3285f143c9aab3fc26da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLCR_LOCK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLCR Write Protection Lock. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="gac11ad6eef43004fc003da9fd134c5eac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLCR_LOCK_MASK&#160;&#160;&#160;0x767B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Protection Lock mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d7797b08b7b40f62f0dfde3bc8ac547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLCR_LOCKSTA&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLCR Write Protection status. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="ga83fcf6f141c914ab6b8b683fb62232b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLCR_UNLOCK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLCR Write Protection Unlock. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="gaac26206f6af2c9142b6565dcf38d9e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLCR_UNLOCK_MASK&#160;&#160;&#160;0xDF0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLCR Write Protection Unlock. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa651de18bc7785d09cc9dc8ddcd984a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_ACTIVE_LOW_OPTION&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Active Low Clock option. </p>

</div>
</div>
<a class="anchor" id="ga6f4e0764b33cb1510ff564fc0f000520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PHASE_1_OPTION&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Phase one option. </p>

</div>
</div>
<a class="anchor" id="gab58f0d746648a1d7284a9c78ac5365a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_128&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/128 Prescaler. </p>

</div>
</div>
<a class="anchor" id="gac68c3c5def22614450e7cf51a5a176f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_16&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/16 Prescaler. </p>

</div>
</div>
<a class="anchor" id="ga0dad7907f7c37db74f5e82c053fac46f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_2&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/2 Prescaler. </p>

</div>
</div>
<a class="anchor" id="ga8611a61091ec3d24d38fcf67f820d084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_256&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/256 Prescaler. </p>

</div>
</div>
<a class="anchor" id="ga66b79be6b96cf69d28789a7a9afc8ad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_32&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/32 Prescaler. </p>

</div>
</div>
<a class="anchor" id="ga52d124c4931771c42f18ac567b94301b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_4&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/4 Prescaler. </p>

</div>
</div>
<a class="anchor" id="gab95ca8f208625042e330aa3467d25a15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_64&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/64 Prescaler. </p>

</div>
</div>
<a class="anchor" id="ga79d211f4165bfe188163de14f9b6f80b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CLK_PRESCALE_8&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCLK/8 Prescaler. </p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gae928c099fd4d1427d83309550464d589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_CPHA_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Phase Configuration. </p>

</div>
</div>
<a class="anchor" id="ga0d462dc931e6c9d1ed845190b1dd18a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_CPOL_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Polarity Configuration. </p>

</div>
</div>
<a class="anchor" id="ga8c0a0df06417ac7c6ca6284bd5ec37b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_DATA_SZ_MASK&#160;&#160;&#160;0x000000C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of word to be transferred. </p>

</div>
</div>
<a class="anchor" id="gab4f388c3e262a39963914757c9535ffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_ENDIAN_MASK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx/Rx FIFO endianness. </p>

</div>
</div>
<a class="anchor" id="ga8e37eb5b65d43582a068c281fcb33e44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_HOLD_B_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HOLD_B Pin Drive Enable. </p>

</div>
</div>
<a class="anchor" id="ga7fdb4394bae580ea63ef74ff202713f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_IFMODE_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash mem interface mode. </p>

</div>
</div>
<a class="anchor" id="ga153c93f73abd1240e238aa0fe5bff099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_MANSTRT_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manual Transmission Start. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gadc8a72b569bec261d09d0b503687f5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_MANSTRTEN_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manual Transmission Start Enable. </p>

</div>
</div>
<a class="anchor" id="ga64c12fb196b1c07f70eae117ff1b0a20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_MSTREN_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Mode Enable. </p>

</div>
</div>
<a class="anchor" id="gad65b0a99e7acd5b73ef96245cabee22b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga6855fc350191a8273ed2363963af8f4d">XQspiPs_GetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#ga589925a6983f4075992c431a0077cf48">XQspiPs_GetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, <a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#ga8eb7e89e789b707718444125358167e9">XQspiPs_SetSlaveSelect()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gaada7d5e9fd8a0575f83c54d32155ccd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_PRESC_MASK&#160;&#160;&#160;0x00000038</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prescaler Setting. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga6855fc350191a8273ed2363963af8f4d">XQspiPs_GetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, and <a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7efbd780e81bffc209d57e4124c95499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_PRESC_MAXIMUM&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prescaler maximum value. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga383bb44aa6dcae975de138577e837543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_PRESC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prescaler shift. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga6855fc350191a8273ed2363963af8f4d">XQspiPs_GetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, and <a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler()</a>.</p>

</div>
</div>
<a class="anchor" id="gac8c3ff005783e08e09beb3c8ea030f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_REF_CLK_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ref clk bit - should be 0. </p>

</div>
</div>
<a class="anchor" id="ga18805dc0789d5e4bfba04ea85ce1395e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_SSCTRL_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Select Decode. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, <a class="el" href="group__qspips__v3__6.html#ga8eb7e89e789b707718444125358167e9">XQspiPs_SetSlaveSelect()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd25c288ae539e4c553e6d83c2f8b9e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_SSCTRL_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Select Decode shift. </p>

</div>
</div>
<a class="anchor" id="gab8c609b8289ed6b9b7fb337477bba0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_CR_SSFORCE_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force Slave Select. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gae8d1fb8b09905b22efd87ec62e2ca88e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td>&#160;&#160;&#160;XQspiPs_Out32((InstancePtr-&gt;Config.BaseAddress) + <a class="el" href="group__qspips__v3__6.html#gadeb61bbc1b66a0fde033664cfee4fd30">XQSPIPS_ER_OFFSET</a>, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void <a class="el" href="group__qspips__v3__6.html#gae8d1fb8b09905b22efd87ec62e2ca88e" title="Disable the device.">XQspiPs_Disable(XQspiPs *InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#gacbdefc29998bb7b4a61e62f8ef3ed127">XQspiPs_LqspiRead()</a>, and <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga993b6ddfc938d8cc0addfa76e50fa20c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_AFTER_MASK&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay After Transfers mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga75799fb67be08680e1111f9e0657051b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_AFTER_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay After Transfers shift. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>, and <a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga13ae52f0fa79506212aae52080096177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_BTWN_MASK&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay Between Transfers mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f210c67ccbc40aca99fdeeefb6a456b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_BTWN_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay Between Transfers shift. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>, and <a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5623dd8f755d70760b91137ee24f3116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_INIT_MASK&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay Initially mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="gabc227ea7c06b95d6f70c1f1b91674514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_NSS_MASK&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay to de-assert slave select between two words mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f8585aa21a78dbeeb3501b3a2be232f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_NSS_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay to de-assert slave select between two words shift. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>, and <a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga108ac25b6c44eb9e0babd1a7948e18cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_DR_OFFSET&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay Register. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>, and <a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6426ade15f6573478c0f693911bce180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_Enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_Out32((InstancePtr-&gt;Config.BaseAddress) + <a class="code" href="group__qspips__v3__6.html#gadeb61bbc1b66a0fde033664cfee4fd30" title="Enable/Disable Register.">XQSPIPS_ER_OFFSET</a>, \</div>
<div class="line">                        <a class="code" href="group__qspips__v3__6.html#ga59b8080014041bb088c8fd28a2154b8d" title="QSPI Enable Bit Mask.">XQSPIPS_ER_ENABLE_MASK</a>)</div>
</div><!-- fragment -->
<p>Enable the device and uninhibit master transactions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void <a class="el" href="group__qspips__v3__6.html#ga6426ade15f6573478c0f693911bce180" title="Enable the device and uninhibit master transactions.">XQspiPs_Enable(XQspiPs *InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gacbdefc29998bb7b4a61e62f8ef3ed127">XQspiPs_LqspiRead()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b8080014041bb088c8fd28a2154b8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_ER_ENABLE_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Enable Bit Mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gadeb61bbc1b66a0fde033664cfee4fd30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_ER_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable Register. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd068ac7dd6101254fff6b431efd6791"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EVENT_RECEIVE_OVERRUN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data loss because RX FIFO full. </p>

</div>
</div>
<a class="anchor" id="ga57ceeaea8e9177d84ca6947fc6dabb95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EVENT_TRANSFER_DONE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer done. </p>

</div>
</div>
<a class="anchor" id="ga248e0f1aa1e26597bde7773aec4fd31a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EVENT_TRANSMIT_UNDERRUN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO empty. </p>

</div>
</div>
<a class="anchor" id="gaa78347b3998401c5aeebf6292ace2ce5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_FIFO_DEPTH&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO depth (words) </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c42b31270f32f0dbaecd9d582ed3287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_FORCE_SSELECT_OPTION&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force Slave Select. </p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gabda4f4e269e54217292622433e8ba8f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_GetLqspiConfigReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_In32((InstancePtr-&gt;Config.BaseAddress) +                \</div>
<div class="line">                        <a class="code" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454" title="Linear QSPI config register.">XQSPIPS_LQSPI_CR_OFFSET</a>)</div>
</div><!-- fragment -->
<p>Get the contents of the Linear QSPI Configuration register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the LQSPI Config register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 <a class="el" href="group__qspips__v3__6.html#gabda4f4e269e54217292622433e8ba8f7" title="Get the contents of the Linear QSPI Configuration register.">XQspiPs_GetLqspiConfigReg(u32 *InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="xqspips__g128__flash__example_8c.html#aca1ee50e3326d7a6bf10276be2d21391">FlashErase()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a8dcc4059afd09dacccfa2ab80669aa91">GetRealAddr()</a>, and <a class="el" href="group__qspips__v3__6.html#gacbdefc29998bb7b4a61e62f8ef3ed127">XQspiPs_LqspiRead()</a>.</p>

</div>
</div>
<a class="anchor" id="gac896eab9cd1c408e00efdbae97637b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_GetRXWatermark</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td>&#160;&#160;&#160;XQspiPs_In32((InstancePtr-&gt;Config.BaseAddress) + <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the contents of the receive FIFO watermark register. </p>
<p>Valid values are in the range 1-63.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 6-bit value representing Rx Watermark level.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 <a class="el" href="group__qspips__v3__6.html#gac896eab9cd1c408e00efdbae97637b6f" title="Get the contents of the receive FIFO watermark register.">XQspiPs_GetRXWatermark(XQspiPs *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ga5d7053da95cd68204f55c0eff93503aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_GetSlaveIdle</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_In32(((InstancePtr)-&gt;Config.BaseAddress) +              \</div>
<div class="line">        <a class="code" href="group__qspips__v3__6.html#ga0781d2328e59158090ba44294f6ca8d1" title="Slave Idle Count.">XQSPIPS_SICR_OFFSET</a>)</div>
</div><!-- fragment -->
<p>Get the contents of the slave idle count register. </p>
<p>Use the XQSPIPS_SICR_* constants defined in <a class="el" href="xqspips__hw_8h.html">xqspips_hw.h</a> to interpret the bit-mask returned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An 8-bit value representing Slave Idle Count.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 <a class="el" href="group__qspips__v3__6.html#ga5d7053da95cd68204f55c0eff93503aa" title="Get the contents of the slave idle count register.">XQspiPs_GetSlaveIdle(XQspiPs *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ga2e9d4b79d5a2d0427ebd6eb0cf5ae228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_GetTXWatermark</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td>&#160;&#160;&#160;XQspiPs_In32((InstancePtr-&gt;Config.BaseAddress) + <a class="el" href="group__qspips__v3__6.html#gaca82abc3f1f75efb2d1b6d67a735bb23">XQSPIPS_TXWR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the contents of the transmit FIFO watermark register. </p>
<p>Valid values are in the range 1-63.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 6-bit value representing Tx Watermark level.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 <a class="el" href="group__qspips__v3__6.html#ga2e9d4b79d5a2d0427ebd6eb0cf5ae228" title="Get the contents of the transmit FIFO watermark register.">XQspiPs_GetTXWatermark(XQspiPs *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ga3829bec1dd9c175514efb6ff3bdd8a85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_GPIO_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Register. </p>

</div>
</div>
<a class="anchor" id="ga272d8eb4928d9c3da9eaad379e7bd5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_HOLD_B_DRIVE_OPTION&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Drive HOLD_B Pin. </p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0273dd38f06363ce19a473304589ca26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IDR_OFFSET&#160;&#160;&#160;0x0c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Disable. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb7277c4dc92141976f2a238c80b3a21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IER_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gad146aae5ec2398afb5a876f6aff16c60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IMR_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enabled Mask. </p>

</div>
</div>
<a class="anchor" id="gaf23adee5f63eadcc9d7811b0ae125573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_ISR_RESET_STATE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default to tx/rx empty. </p>

</div>
</div>
<a class="anchor" id="ga20a2334064dc754e55bcc1bf3d586e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_DFLT_MASK&#160;&#160;&#160;0x00000025</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI default interrupts mask. </p>

</div>
</div>
<a class="anchor" id="ga40777e9e6b84d8b83cdbac816f2f46f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_DISABLE_ALL&#160;&#160;&#160;0x0000007D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable all interrupts. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaf6b9eec8bb18a8aea981f5ba596179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_RXFULL_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Rx FIFO Full. </p>

</div>
</div>
<a class="anchor" id="gaffcc35360d77f07d56312cf208ddc4c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_RXNEMPTY_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Rx FIFO Not Empty. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga62fc17aae53cac9cc489e91c4a9b1602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_RXOVR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Rx FIFO Overrun. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga023456cea2736c8018b5dc3e2200b2ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_TXFULL_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Tx FIFO Full. </p>

</div>
</div>
<a class="anchor" id="ga491641b423fa08099b6f14890e42079f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_TXOW_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Tx FIFO Overwater. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga46b985ce1ff37d75727ebaa8d95004ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_TXUF_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Tx FIFO Underflow. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d69feac74eea544a6c44f0528d617c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_IXR_WR_TO_CLR_MASK&#160;&#160;&#160;0x00000041</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupts which need write to clear. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gabb6e04970bc1755d9f1d67e155042bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LPBK_DLY_ADJ_OFFSET&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loopback Delay Adjust Reg. </p>

</div>
</div>
<a class="anchor" id="ga6d8db4e6ef37984fc65f469d68001ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LPBK_DLY_ADJ_USE_LPBK_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loopback Bit. </p>

</div>
</div>
<a class="anchor" id="gafa7a197c87274427b3903a48be33780e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_DUMMY_MASK&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of dummy bytes between addr and return read data. </p>

</div>
</div>
<a class="anchor" id="gad327ae631cb6e447615bc9534738af72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_INST_MASK&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read instr code. </p>

</div>
</div>
<a class="anchor" id="gafc4b03f8705c7c19693225d718546118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_LINEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LQSPI mode enable. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga589925a6983f4075992c431a0077cf48">XQspiPs_GetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#gacbdefc29998bb7b4a61e62f8ef3ed127">XQspiPs_LqspiRead()</a>, and <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga844b7089e30c37640c8f0fa74c875fed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_MODE_BITS_MASK&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode value for dual I/O or quad I/O. </p>

</div>
</div>
<a class="anchor" id="ga00bf8fcd643bd848fbe928cf27bbeafe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_MODE_EN_MASK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable mode bits. </p>

</div>
</div>
<a class="anchor" id="gaa468fba4523d010cde533a2c4d4a8d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_MODE_ON_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode on. </p>

</div>
</div>
<a class="anchor" id="ga569d8bbdf1473234ab9d067d46c5a454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_OFFSET&#160;&#160;&#160;0xA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear QSPI config register. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga589925a6983f4075992c431a0077cf48">XQspiPs_GetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, and <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f187c067994aa193d43051cb5fef0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_RST_STATE&#160;&#160;&#160;0x8000016B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default CR value. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, and <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b5ef37d915313347cc7bc90d2136da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_SEP_BUS_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seperate memory bus. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dad6e5df54b9e6cf4a276eaf92c6dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_TWO_MEM_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Both memories or one. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga43ea3e35e6c6a57aba2301e0a3de9e8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_U_PAGE_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Upper memory page. </p>

<p>Referenced by <a class="el" href="xqspips__g128__flash__example_8c.html#aca1ee50e3326d7a6bf10276be2d21391">FlashErase()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a8dcc4059afd09dacccfa2ab80669aa91">GetRealAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b0c2444343441f2bd006f8f0971369b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_MODE_OPTION&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear QPSI mode. </p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="group__qspips__v3__6.html#ga589925a6983f4075992c431a0077cf48">XQspiPs_GetOptions()</a>, and <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="gaebd63f5db08829210463161a8b2541cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_SR_D_FSM_ERR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Data FSM Error received. </p>

</div>
</div>
<a class="anchor" id="gadab922905ac2ae980d7b094a62e5aafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_SR_OFFSET&#160;&#160;&#160;0xA4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear QSPI status register. </p>

</div>
</div>
<a class="anchor" id="gae1df76d175197557f5341675981b0c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_SR_WR_RECVD_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI write command received. </p>

</div>
</div>
<a class="anchor" id="gab11b1e374c5ed9fbfc9ac9e81cad3e3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_MANUAL_START_OPTION&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manual Start enable. </p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa84ef0f51f3ddc18f9d7d684dfa5f924"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_MOD_ID_OFFSET&#160;&#160;&#160;0xFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module ID register. </p>

</div>
</div>
<a class="anchor" id="ga816dc349df40d377cb0b08d93bee37d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XQspiPs_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 XQspiPs_ReadReg(u32 BaseAddress. int RegOffset) </dd></dl>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga6855fc350191a8273ed2363963af8f4d">XQspiPs_GetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>, <a class="el" href="group__qspips__v3__6.html#ga589925a6983f4075992c431a0077cf48">XQspiPs_GetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, <a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#ga8eb7e89e789b707718444125358167e9">XQspiPs_SetSlaveSelect()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e202889f9544e37c4ef76f8ded6df7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_RXD_OFFSET&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Receive Register. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga72c315000e6adebb4eccac4f7ccd3ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_RXWR_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Watermark Mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gacfe5eff35c496b0555437eae756ab3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_RXWR_OFFSET&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Watermark. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga40a339843fea8bd9c3352c554d85ed4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_RXWR_RESET_VALUE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Watermark register reset value. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d5c1b501b5dc6e14297682279bbfee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_SetLqspiConfigReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_Out32(((InstancePtr)-&gt;Config.BaseAddress) +             \</div>
<div class="line">                        <a class="code" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454" title="Linear QSPI config register.">XQSPIPS_LQSPI_CR_OFFSET</a>, (RegisterValue))</div>
</div><!-- fragment -->
<p>Set the contents of the Linear QSPI Configuration register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the Linear QSPI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XQspiPs_SetLqspiConfigReg(<a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> *InstancePtr, u32 RegisterValue) </dd></dl>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#aca1ee50e3326d7a6bf10276be2d21391">FlashErase()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a8dcc4059afd09dacccfa2ab80669aa91">GetRealAddr()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gac0cb9bfd4ce9874a19eb859639033354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_SetRXWatermark</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_Out32(((InstancePtr)-&gt;Config.BaseAddress) +             \</div>
<div class="line">                        <a class="code" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba" title="Receive FIFO Watermark.">XQSPIPS_RXWR_OFFSET</a>, (RegisterValue))</div>
</div><!-- fragment -->
<p>Set the contents of the receive FIFO watermark register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written, valid values are 1-63.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XQspiPs_SetRXWatermark(<a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> *InstancePtr, u32 RegisterValue) </dd></dl>

</div>
</div>
<a class="anchor" id="ga7defc1b240ebb0508ac9a197be77ad3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_SetSlaveIdle</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_Out32(((InstancePtr)-&gt;Config.BaseAddress) +     \</div>
<div class="line">                        <a class="code" href="group__qspips__v3__6.html#ga0781d2328e59158090ba44294f6ca8d1" title="Slave Idle Count.">XQSPIPS_SICR_OFFSET</a>, (RegisterValue))</div>
</div><!-- fragment -->
<p>Set the contents of the slave idle count register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written, valid values are 0-255.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XQspiPs_SetSlaveIdle(<a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> *InstancePtr, u32 RegisterValue) </dd></dl>

</div>
</div>
<a class="anchor" id="gaaf40a84e1154966acdc7edad6190099c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_SetTXWatermark</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XQspiPs_Out32(((InstancePtr)-&gt;Config.BaseAddress) +             \</div>
<div class="line">                        <a class="code" href="group__qspips__v3__6.html#gaca82abc3f1f75efb2d1b6d67a735bb23" title="Transmit FIFO Watermark.">XQSPIPS_TXWR_OFFSET</a>, (RegisterValue))</div>
</div><!-- fragment -->
<p>Set the contents of the transmit FIFO watermark register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written, valid values are 1-63.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XQspiPs_SetTXWatermark(<a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> *InstancePtr, u32 RegisterValue) </dd></dl>

</div>
</div>
<a class="anchor" id="gaf23ade3775cacdcf55f592c7b63156ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_SICR_MASK&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Idle Count Mask. </p>

</div>
</div>
<a class="anchor" id="ga0781d2328e59158090ba44294f6ca8d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_SICR_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Idle Count. </p>

</div>
</div>
<a class="anchor" id="ga932c802186fcabf52f50881159028535"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_SR_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5dda022acf4337554d3db261663dcc29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXD_00_OFFSET&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit 4-byte inst/data. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gad5bf76639c42c131bf81ac80c3e21ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXD_01_OFFSET&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit 1-byte inst. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga67b841cfcf0b4c0ed0a3bd156cb740cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXD_10_OFFSET&#160;&#160;&#160;0x84</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit 2-byte inst. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga30f47aecc238b9f22fd577c3c13d5544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXD_11_OFFSET&#160;&#160;&#160;0x88</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit 3-byte inst. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd8b2b1507bf4ad065d64832baa398aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXWR_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Watermark Mask. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gaca82abc3f1f75efb2d1b6d67a735bb23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXWR_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Watermark. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gaef912da3bdebe9cb54c18472c0b0b50c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_TXWR_RESET_VALUE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Watermark register reset value. </p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, and <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d50616771e04824af465a0f078a7ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XQspiPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XQspiPs_WriteReg(u32 BaseAddress, int RegOffset, u32 RegisterValue) </dd></dl>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#ga44c9e0841d774e9c4958e2cdd8c23220">XQspiPs_InterruptHandler()</a>, <a class="el" href="group__qspips__v3__6.html#gad769e09710e28c9876cebf678f6e890c">XQspiPs_LinearInit()</a>, <a class="el" href="group__qspips__v3__6.html#ga92bcb2ff87e82a4f27e9a49db023d08d">XQspiPs_PolledTransfer()</a>, <a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset()</a>, <a class="el" href="group__qspips__v3__6.html#ga2732af9facd00339b5dc96c83d74a355">XQspiPs_ResetHw()</a>, <a class="el" href="group__qspips__v3__6.html#gaafc1b751d17216ad037b7dd167f073f0">XQspiPs_SetClkPrescaler()</a>, <a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays()</a>, <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>, <a class="el" href="group__qspips__v3__6.html#ga8eb7e89e789b707718444125358167e9">XQspiPs_SetSlaveSelect()</a>, and <a class="el" href="group__qspips__v3__6.html#gaeafbee8d795ef8805ab7c8756f5e2274">XQspiPs_Transfer()</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga92ee723d2213140b651f835b6a9afc81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* XQspiPs_StatusHandler)(void *CallBackRef, u32 StatusEvent, unsigned ByteCount)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The handler data type allows the user to define a callback function to handle the asynchronous processing for the QSPI device. </p>
<p>The application using this driver is expected to define a handler of this type to support interrupt driven mode. The handler executes in an interrupt context, so only minimal processing should be performed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CallBackRef</td><td>is the callback reference passed in by the upper layer when setting the callback functions, and passed back to the upper layer when the callback is invoked. Its type is not important to the driver, so it is a void pointer. </td></tr>
    <tr><td class="paramname">StatusEvent</td><td>holds one or more status events that have occurred. See the <a class="el" href="group__qspips__v3__6.html#ga8a32d080acfe312fee511493a5bbb040" title="Sets the status callback function, the status handler, which the driver calls when it encounters cond...">XQspiPs_SetStatusHandler()</a> for details on the status events that can be passed in the callback. </td></tr>
    <tr><td class="paramname">ByteCount</td><td>indicates how many bytes of data were successfully transferred. This may be less than the number of bytes requested if the status event indicates an error. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gafaa01b15d795ba75e438b718d5fbe92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_Abort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Aborts a transfer in progress by disabling the device and flush the RxFIFO. </p>
<p>The byte counts are cleared, the busy flag is cleared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>This function does a read/modify/write of the config register. The user of this function needs to take care of critical sections. </p>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="group__qspips__v3__6.html#ga092a4aa1f062806072ebb1d947708796">LQSPI_RST_CTRL</a>, <a class="el" href="group__qspips__v3__6.html#ga7f208afda8f0b517f00aa56aebe34f39">LQSPI_RST_CTRL_MASK</a>, <a class="el" href="struct_x_qspi_ps.html#ac0b1a46366cd1e6503f4bc7ecd1ff7ba">XQspiPs::RemainingBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a1b140d53f85afb3367a0864d7bbf4f9e">XQspiPs::RequestedBytes</a>, <a class="el" href="group__qspips__v3__6.html#ga286f17de7ab3285f143c9aab3fc26da4">SLCR_LOCK</a>, <a class="el" href="group__qspips__v3__6.html#gac11ad6eef43004fc003da9fd134c5eac">SLCR_LOCK_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga1d7797b08b7b40f62f0dfde3bc8ac547">SLCR_LOCKSTA</a>, <a class="el" href="group__qspips__v3__6.html#ga83fcf6f141c914ab6b8b683fb62232b4">SLCR_UNLOCK</a>, <a class="el" href="group__qspips__v3__6.html#gaac26206f6af2c9142b6565dcf38d9e74">SLCR_UNLOCK_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gab8c609b8289ed6b9b7fb337477bba0db">XQSPIPS_CR_SSFORCE_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gae8d1fb8b09905b22efd87ec62e2ca88e">XQspiPs_Disable</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga40a339843fea8bd9c3352c554d85ed4f">XQSPIPS_RXWR_RESET_VALUE</a>, <a class="el" href="group__qspips__v3__6.html#gaca82abc3f1f75efb2d1b6d67a735bb23">XQSPIPS_TXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaef912da3bdebe9cb54c18472c0b0b50c">XQSPIPS_TXWR_RESET_VALUE</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf348b6ee07c1e3e7d01857a789e658d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XQspiPs_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>EffectiveAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes a specific <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance such that the driver is ready to use. </p>
<p>The state of the device after initialization is:</p>
<ul>
<li>Master mode</li>
<li>Active high clock polarity</li>
<li>Clock phase 0</li>
<li>Baud rate divisor 2</li>
<li>Transfer width 32</li>
<li>Master reference clock = pclk</li>
<li>No chip select active</li>
<li>Manual CS and Manual Start disabled</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">ConfigPtr</td><td>is a reference to a structure containing information about a specific QSPI device. This function initializes an InstancePtr object for a specific device specified by the contents of Config. </td></tr>
    <tr><td class="paramname">EffectiveAddr</td><td>is the device base address in the virtual memory address space. The caller is responsible for keeping the address mapping from EffectiveAddr to the device physical base address unchanged once this function is invoked. Unexpected errors may occur if the address mapping changes after this function is called. If address translation is not used, use ConfigPtr-&gt;Config.BaseAddress for this device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_DEVICE_IS_STARTED if the device is already started. It must be stopped to re-initialize.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps___config.html#ac79a340f28f24fce2a543c77a2921755">XQspiPs_Config::ConnectionMode</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="struct_x_qspi_ps.html#afaa668200ff4c8060a99909dfd9e1916">XQspiPs::RecvBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#ac0b1a46366cd1e6503f4bc7ecd1ff7ba">XQspiPs::RemainingBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a1b140d53f85afb3367a0864d7bbf4f9e">XQspiPs::RequestedBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a7356f0fa57545532428d565647adacb6">XQspiPs::SendBufferPtr</a>, and <a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset()</a>.</p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>, and <a class="el" href="xqspips__selftest__example_8c.html#a36467584b0272219c398a6382e7d81cc">QspiPsSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6855fc350191a8273ed2363963af8f4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XQspiPs_GetClkPrescaler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the clock prescaler of an QSPI device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The prescaler value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaada7d5e9fd8a0575f83c54d32155ccd2">XQSPIPS_CR_PRESC_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga383bb44aa6dcae975de138577e837543">XQSPIPS_CR_PRESC_SHIFT</a>, and <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f21bb46591dc0c4915f5f65cdf3a412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_GetDelays </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>DelayNss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>DelayBtwn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>DelayAfter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>DelayInit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the delay settings for an QSPI device. </p>
<p>The delay register controls the Delay Between Transfers, Delay After Transfers, and the Delay Initially. The default value is 0x0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">DelayNss</td><td>is a pointer to the Delay to de-assert slave select between two word transfers. </td></tr>
    <tr><td class="paramname">DelayBtwn</td><td>is a pointer to the Delay Between transfers value. This is a return parameter. </td></tr>
    <tr><td class="paramname">DelayAfter</td><td>is a pointer to the Delay After transfer value. This is a return parameter. </td></tr>
    <tr><td class="paramname">DelayInit</td><td>is a pointer to the Delay Initially value. This is a return parameter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#ga993b6ddfc938d8cc0addfa76e50fa20c">XQSPIPS_DR_AFTER_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga75799fb67be08680e1111f9e0657051b">XQSPIPS_DR_AFTER_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga13ae52f0fa79506212aae52080096177">XQSPIPS_DR_BTWN_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga3f210c67ccbc40aca99fdeeefb6a456b">XQSPIPS_DR_BTWN_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga5623dd8f755d70760b91137ee24f3116">XQSPIPS_DR_INIT_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gabc227ea7c06b95d6f70c1f1b91674514">XQSPIPS_DR_NSS_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga5f8585aa21a78dbeeb3501b3a2be232f">XQSPIPS_DR_NSS_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga108ac25b6c44eb9e0babd1a7948e18cc">XQSPIPS_DR_OFFSET</a>, and <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga0975016f42a8249235098408ab0c9da6">XQspiPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga589925a6983f4075992c431a0077cf48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XQspiPs_GetOptions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the options for the QSPI device. </p>
<p>The options control how the device behaves relative to the QSPI bus.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>Options contains the specified options currently set. This is a bit value where a 1 means the option is on, and a 0 means the option is off. See the bit definitions named XQSPIPS_*_OPTIONS in file <a class="el" href="xqspips_8h.html">xqspips.h</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gafc4b03f8705c7c19693225d718546118">XQSPIPS_LQSPI_CR_LINEAR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454">XQSPIPS_LQSPI_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga0b0c2444343441f2bd006f8f0971369b">XQSPIPS_LQSPI_MODE_OPTION</a>, and <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga44c9e0841d774e9c4958e2cdd8c23220"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_InterruptHandler </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The interrupt handler for QSPI interrupts. </p>
<p>This function must be connected by the user to an interrupt controller.</p>
<p>The interrupts that are handled are:</p>
<ul>
<li>Data Transmit Register (FIFO) Empty. This interrupt is generated when the transmit register or FIFO is empty. The driver uses this interrupt during a transmission to continually send/receive data until the transfer is done.</li>
</ul>
<ul>
<li>Data Transmit Register (FIFO) Underflow. This interrupt is generated when the QSPI device, when configured as a slave, attempts to read an empty DTR/FIFO. An empty DTR/FIFO usually means that software is not giving the device data in a timely manner. No action is taken by the driver other than to inform the upper layer software of the error.</li>
</ul>
<ul>
<li>Data Receive Register (FIFO) Overflow. This interrupt is generated when the QSPI device attempts to write a received byte to an already full DRR/FIFO. A full DRR/FIFO usually means software is not emptying the data in a timely manner. No action is taken by the driver other than to inform the upper layer software of the error.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>The slave select register is being set to deselect the slave when a transfer is complete. </p>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="struct_x_qspi_ps.html#afaa668200ff4c8060a99909dfd9e1916">XQspiPs::RecvBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#ac0b1a46366cd1e6503f4bc7ecd1ff7ba">XQspiPs::RemainingBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a1b140d53f85afb3367a0864d7bbf4f9e">XQspiPs::RequestedBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a7356f0fa57545532428d565647adacb6">XQspiPs::SendBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#acb2b967c48eea7164860e726d2f28545">XQspiPs::StatusRef</a>, <a class="el" href="group__qspips__v3__6.html#ga153c93f73abd1240e238aa0fe5bff099">XQSPIPS_CR_MANSTRT_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gae8d1fb8b09905b22efd87ec62e2ca88e">XQspiPs_Disable</a>, <a class="el" href="group__qspips__v3__6.html#ga0273dd38f06363ce19a473304589ca26">XQSPIPS_IDR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaeb7277c4dc92141976f2a238c80b3a21">XQSPIPS_IER_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaffcc35360d77f07d56312cf208ddc4c3">XQSPIPS_IXR_RXNEMPTY_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga62fc17aae53cac9cc489e91c4a9b1602">XQSPIPS_IXR_RXOVR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga491641b423fa08099b6f14890e42079f">XQSPIPS_IXR_TXOW_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga46b985ce1ff37d75727ebaa8d95004ee">XQSPIPS_IXR_TXUF_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga7d69feac74eea544a6c44f0528d617c6">XQSPIPS_IXR_WR_TO_CLR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, <a class="el" href="group__qspips__v3__6.html#ga9e202889f9544e37c4ef76f8ded6df7f">XQSPIPS_RXD_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga40a339843fea8bd9c3352c554d85ed4f">XQSPIPS_RXWR_RESET_VALUE</a>, <a class="el" href="group__qspips__v3__6.html#ga932c802186fcabf52f50881159028535">XQSPIPS_SR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga5dda022acf4337554d3db261663dcc29">XQSPIPS_TXD_00_OFFSET</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gad769e09710e28c9876cebf678f6e890c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_LinearInit </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes QSPI to Linear mode with default QSPI boot settings. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaada7d5e9fd8a0575f83c54d32155ccd2">XQSPIPS_CR_PRESC_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga383bb44aa6dcae975de138577e837543">XQSPIPS_CR_PRESC_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga59b8080014041bb088c8fd28a2154b8d">XQSPIPS_ER_ENABLE_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gadeb61bbc1b66a0fde033664cfee4fd30">XQSPIPS_ER_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454">XQSPIPS_LQSPI_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga6f187c067994aa193d43051cb5fef0db">XQSPIPS_LQSPI_CR_RST_STATE</a>, <a class="el" href="group__qspips__v3__6.html#ga18b5ef37d915313347cc7bc90d2136da">XQSPIPS_LQSPI_CR_SEP_BUS_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga2dad6e5df54b9e6cf4a276eaf92c6dd2">XQSPIPS_LQSPI_CR_TWO_MEM_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f4fa51f1ba6d49a6ec9e9b079fc4fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a> * XQspiPs_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Looks up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device to look up the configuration for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>A pointer to the configuration found or NULL if the specified device ID was not found. See <a class="el" href="xqspips_8h.html">xqspips.h</a> for the definition of <a class="el" href="struct_x_qspi_ps___config.html" title="This typedef contains configuration information for the device.">XQspiPs_Config</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>, and <a class="el" href="xqspips__selftest__example_8c.html#a36467584b0272219c398a6382e7d81cc">QspiPsSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gacbdefc29998bb7b4a61e62f8ef3ed127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XQspiPs_LqspiRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>RecvBufPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ByteCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the flash in Linear QSPI mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">RecvBufPtr</td><td>is a pointer to a buffer for received data. </td></tr>
    <tr><td class="paramname">Address</td><td>is the starting address within the flash from from where data needs to be read. </td></tr>
    <tr><td class="paramname">ByteCount</td><td>contains the number of bytes to receive.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if read is performed</li>
<li>XST_FAILURE if Linear mode is not set</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gae8d1fb8b09905b22efd87ec62e2ca88e">XQspiPs_Disable</a>, <a class="el" href="group__qspips__v3__6.html#ga6426ade15f6573478c0f693911bce180">XQspiPs_Enable</a>, <a class="el" href="group__qspips__v3__6.html#gabda4f4e269e54217292622433e8ba8f7">XQspiPs_GetLqspiConfigReg</a>, and <a class="el" href="group__qspips__v3__6.html#gafc4b03f8705c7c19693225d718546118">XQSPIPS_LQSPI_CR_LINEAR_MASK</a>.</p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, and <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga92bcb2ff87e82a4f27e9a49db023d08d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPs_PolledTransfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>SendBufPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>RecvBufPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ByteCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfers specified data on the QSPI bus in polled mode. </p>
<p>The caller has the option of providing two different buffers for send and receive, or one buffer for both send and receive, or no buffer for receive. The receive buffer must be at least as big as the send buffer to prevent unwanted memory writes. This implies that the byte count passed in as an argument must be the smaller of the two buffers if they differ in size. Here are some sample usages: </p>
<pre>
  XQspiPs_PolledTransfer(InstancePtr, SendBuf, RecvBuf, ByteCount)
      The caller wishes to send and receive, and provides two different
      buffers for send and receive.</pre><pre>  XQspiPs_PolledTransfer(InstancePtr, SendBuf, NULL, ByteCount)
      The caller wishes only to send and does not care about the received
      data. The driver ignores the received data in this case.</pre><pre>  XQspiPs_PolledTransfer(InstancePtr, SendBuf, SendBuf, ByteCount)
      The caller wishes to send and receive, but provides the same buffer
      for doing both. The driver sends the data and overwrites the send
      buffer with received data as it transfers the data.</pre><pre>  XQspiPs_PolledTransfer(InstancePtr, RecvBuf, RecvBuf, ByteCount)
      The caller wishes to only receive and does not care about sending
      data.  In this case, the caller must still provide a send buffer, but
      it can be the same as the receive buffer if the caller does not care
      what it sends.  The device must send N bytes of data if it wishes to
      receive N bytes of data.</pre><pre></pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">SendBufPtr</td><td>is a pointer to a data buffer that needs to be transmitted. This buffer must not be NULL. </td></tr>
    <tr><td class="paramname">RecvBufPtr</td><td>is a pointer to a buffer for received data. This argument can be NULL if do not care about receiving. </td></tr>
    <tr><td class="paramname">ByteCount</td><td>contains the number of bytes to send/receive. The number of bytes received always equals the number of bytes sent. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the buffers are successfully handed off to the device for transfer.</li>
<li>XST_DEVICE_BUSY indicates that a data transfer is already in progress. This is determined by the driver.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>This function is not thread-safe. The higher layer software must ensure that no two threads are transferring data on the QSPI bus at the same time. </p>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="struct_x_qspi_ps.html#afaa668200ff4c8060a99909dfd9e1916">XQspiPs::RecvBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#ac0b1a46366cd1e6503f4bc7ecd1ff7ba">XQspiPs::RemainingBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a1b140d53f85afb3367a0864d7bbf4f9e">XQspiPs::RequestedBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a7356f0fa57545532428d565647adacb6">XQspiPs::SendBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#ae46299d271d034c3ed877f6152b75327">XQspiPs::ShiftReadData</a>, <a class="el" href="group__qspips__v3__6.html#ga153c93f73abd1240e238aa0fe5bff099">XQSPIPS_CR_MANSTRT_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gae8d1fb8b09905b22efd87ec62e2ca88e">XQspiPs_Disable</a>, <a class="el" href="group__qspips__v3__6.html#ga6426ade15f6573478c0f693911bce180">XQspiPs_Enable</a>, <a class="el" href="group__qspips__v3__6.html#gaa78347b3998401c5aeebf6292ace2ce5">XQSPIPS_FIFO_DEPTH</a>, <a class="el" href="group__qspips__v3__6.html#gaffcc35360d77f07d56312cf208ddc4c3">XQSPIPS_IXR_RXNEMPTY_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga491641b423fa08099b6f14890e42079f">XQSPIPS_IXR_TXOW_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, <a class="el" href="group__qspips__v3__6.html#ga9e202889f9544e37c4ef76f8ded6df7f">XQSPIPS_RXD_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga40a339843fea8bd9c3352c554d85ed4f">XQSPIPS_RXWR_RESET_VALUE</a>, <a class="el" href="group__qspips__v3__6.html#ga932c802186fcabf52f50881159028535">XQSPIPS_SR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga5dda022acf4337554d3db261663dcc29">XQSPIPS_TXD_00_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gad5bf76639c42c131bf81ac80c3e21ec8">XQSPIPS_TXD_01_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga67b841cfcf0b4c0ed0a3bd156cb740cf">XQSPIPS_TXD_10_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga30f47aecc238b9f22fd577c3c13d5544">XQSPIPS_TXD_11_OFFSET</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspips__g128__flash__example_8c.html#a6bad398ec8a0c070c283638e0e955bdd">BulkErase()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a180817fa33a33333552ffc90baa3bcfa">DieErase()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a1cb26e7de1e53fe8bd6c4e1d3a9e8ecc">FlashErase()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a6682571380b6d4dee70c0db72199278c">FlashQuadEnable()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a24950639bf563beb091a0bbf1e51bb61">FlashRead()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#aa424c9f6fee5f08746f8f3233b7467ed">FlashReadID()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#aa4691616d85f33bb068a7e9740249b86">FlashWrite()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a0f034b18fdbb5e1217e3aa862ec91cf0">SendBankSelect()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e488f0da6981f817242eee92e238d69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the QSPI device. </p>
<p>Reset must only be called after the driver has been initialized. Any data transfer that is in progress is aborted.</p>
<p>The upper layer software is responsible for re-configuring (if necessary) and restarting the QSPI device after the reset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gafaa01b15d795ba75e438b718d5fbe92b">XQspiPs_Abort()</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#gaf348b6ee07c1e3e7d01857a789e658d4">XQspiPs_CfgInitialize()</a>, and <a class="el" href="group__qspips__v3__6.html#ga0975016f42a8249235098408ab0c9da6">XQspiPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2732af9facd00339b5dc96c83d74a355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets QSPI by disabling the device and bringing it to reset state through register writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gab8c609b8289ed6b9b7fb337477bba0db">XQSPIPS_CR_SSFORCE_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gadeb61bbc1b66a0fde033664cfee4fd30">XQSPIPS_ER_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga0273dd38f06363ce19a473304589ca26">XQSPIPS_IDR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga40777e9e6b84d8b83cdbac816f2f46f4">XQSPIPS_IXR_DISABLE_ALL</a>, <a class="el" href="group__qspips__v3__6.html#gaffcc35360d77f07d56312cf208ddc4c3">XQSPIPS_IXR_RXNEMPTY_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga7d69feac74eea544a6c44f0528d617c6">XQSPIPS_IXR_WR_TO_CLR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454">XQSPIPS_LQSPI_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, <a class="el" href="group__qspips__v3__6.html#ga9e202889f9544e37c4ef76f8ded6df7f">XQSPIPS_RXD_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga72c315000e6adebb4eccac4f7ccd3ec3">XQSPIPS_RXWR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga40a339843fea8bd9c3352c554d85ed4f">XQSPIPS_RXWR_RESET_VALUE</a>, <a class="el" href="group__qspips__v3__6.html#ga932c802186fcabf52f50881159028535">XQSPIPS_SR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gadd8b2b1507bf4ad065d64832baa398aa">XQSPIPS_TXWR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gaca82abc3f1f75efb2d1b6d67a735bb23">XQSPIPS_TXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaef912da3bdebe9cb54c18472c0b0b50c">XQSPIPS_TXWR_RESET_VALUE</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga0975016f42a8249235098408ab0c9da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XQspiPs_SelfTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Runs a self-test on the driver/device. </p>
<p>The self-test is destructive in that a reset of the device is performed in order to check the reset values of the registers and to get the device into a known state.</p>
<p>Upon successful return from the self-test, the device is reset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful</li>
</ul>
</dd></dl>
<ul>
<li>XST_REGISTER_ERROR indicates a register did not read or write correctly.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#ga5f21bb46591dc0c4915f5f65cdf3a412">XQspiPs_GetDelays()</a>, <a class="el" href="group__qspips__v3__6.html#ga5e488f0da6981f817242eee92e238d69">XQspiPs_Reset()</a>, and <a class="el" href="group__qspips__v3__6.html#gadae4c3733183129463090187c54aaaa7">XQspiPs_SetDelays()</a>.</p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>, and <a class="el" href="xqspips__selftest__example_8c.html#a36467584b0272219c398a6382e7d81cc">QspiPsSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaafc1b751d17216ad037b7dd167f073f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPs_SetClkPrescaler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Prescaler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the clock prescaler for an QSPI device. </p>
<p>The device must be idle rather than busy transferring data before setting these device options.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">Prescaler</td><td>is the value that determine how much the clock should be divided by. Use the XQSPIPS_CLK_PRESCALE_* constants defined in <a class="el" href="xqspips_8h.html">xqspips.h</a> for this setting.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if options are successfully set.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. The transfer must complete or be aborted before setting options.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not thread-safe. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaada7d5e9fd8a0575f83c54d32155ccd2">XQSPIPS_CR_PRESC_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga7efbd780e81bffc209d57e4124c95499">XQSPIPS_CR_PRESC_MAXIMUM</a>, <a class="el" href="group__qspips__v3__6.html#ga383bb44aa6dcae975de138577e837543">XQSPIPS_CR_PRESC_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gadae4c3733183129463090187c54aaaa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XQspiPs_SetDelays </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>DelayNss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>DelayBtwn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>DelayAfter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>DelayInit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the delay register for the QSPI device driver. </p>
<p>The delay register controls the Delay Between Transfers, Delay After Transfers, and the Delay Initially. The default value is 0x0. The range of each delay value is 0-255.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">DelayNss</td><td>is the delay to de-assert slave select between two word transfers. </td></tr>
    <tr><td class="paramname">DelayBtwn</td><td>is the delay between one Slave Select being de-activated and the activation of another slave. The delay is the number of master clock periods given by DelayBtwn + 2. </td></tr>
    <tr><td class="paramname">DelayAfter</td><td>define the delay between the last bit of the current byte transfer and the first bit of the next byte transfer. The delay in number of master clock periods is given as: CHPA=0:DelayInit+DelayAfter+3 CHPA=1:DelayAfter+1 </td></tr>
    <tr><td class="paramname">DelayInit</td><td>is the delay between asserting the slave select signal and the first bit transfer. The delay int number of master clock periods is DelayInit+1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if delays are successfully set.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. The transfer must complete or be aborted before setting options.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#ga75799fb67be08680e1111f9e0657051b">XQSPIPS_DR_AFTER_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga3f210c67ccbc40aca99fdeeefb6a456b">XQSPIPS_DR_BTWN_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga5f8585aa21a78dbeeb3501b3a2be232f">XQSPIPS_DR_NSS_SHIFT</a>, <a class="el" href="group__qspips__v3__6.html#ga108ac25b6c44eb9e0babd1a7948e18cc">XQSPIPS_DR_OFFSET</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspips__v3__6.html#ga0975016f42a8249235098408ab0c9da6">XQspiPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga425ce03f19417a386c6882efb79641df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPs_SetOptions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the options for the QSPI device driver. </p>
<p>The options control how the device behaves relative to the QSPI bus. The device must be idle rather than busy transferring data before setting these device options.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">Options</td><td>contains the specified options to be set. This is a bit mask where a 1 means to turn the option on, and a 0 means to turn the option off. One or more bit values may be contained in the mask. See the bit definitions named XQSPIPS_*_OPTIONS in the file <a class="el" href="xqspips_8h.html">xqspips.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if options are successfully set.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. The transfer must complete or be aborted before setting options.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not thread-safe. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gafc4b03f8705c7c19693225d718546118">XQSPIPS_LQSPI_CR_LINEAR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga569d8bbdf1473234ab9d067d46c5a454">XQSPIPS_LQSPI_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga6f187c067994aa193d43051cb5fef0db">XQSPIPS_LQSPI_CR_RST_STATE</a>, <a class="el" href="group__qspips__v3__6.html#ga0b0c2444343441f2bd006f8f0971369b">XQSPIPS_LQSPI_MODE_OPTION</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, <a class="el" href="group__qspips__v3__6.html#ga8eb7e89e789b707718444125358167e9">XQspiPs_SetSlaveSelect()</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, and <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8eb7e89e789b707718444125358167e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XQspiPs_SetSlaveSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the slave with which the master communicates. </p>
<p>The user is not allowed to select the slave while a transfer is in progress.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the slave is selected or deselected successfully.</li>
<li>XST_DEVICE_BUSY if a transfer is in progress, slave cannot be changed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>This function only sets the slave which will be selected when a transfer occurs. The slave is not selected when the QSPI is idle. </p>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspips__dual__flash__stack__lqspi__example_8c.html#a5c580a6457349e06736a6f1e065e3c6e">DualStackExample()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#aca1ee50e3326d7a6bf10276be2d21391">FlashErase()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a8dcc4059afd09dacccfa2ab80669aa91">GetRealAddr()</a>, <a class="el" href="xqspips__dual__flash__lqspi__example_8c.html#a7715e559a0225cb169e53054c65d3b8c">LinearQspiFlashExample()</a>, <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>, <a class="el" href="xqspips__flash__polled__example_8c.html#a716abd44c4ecfd53189130fa9a73b731">QspiFlashPolledExample()</a>, <a class="el" href="xqspips__g128__flash__example_8c.html#a124f20a4738c2c9c86d92590dab986e3">QspiG128FlashExample()</a>, and <a class="el" href="group__qspips__v3__6.html#ga425ce03f19417a386c6882efb79641df">XQspiPs_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a32d080acfe312fee511493a5bbb040"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPs_SetStatusHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>CallBackRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__qspips__v3__6.html#ga92ee723d2213140b651f835b6a9afc81">XQspiPs_StatusHandler</a>&#160;</td>
          <td class="paramname"><em>FuncPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to upper layer software. </p>
<p>The handler executes in an interrupt context, so it must minimize the amount of processing performed. One of the following status events is passed to the status handler.</p>
<pre></pre><pre>XST_SPI_TRANSFER_DONE           The requested data transfer is done</pre><pre>XST_SPI_TRANSMIT_UNDERRUN       As a slave device, the master clocked data
                        but there were none available in the transmit
                        register/FIFO. This typically means the slave
                        application did not issue a transfer request
                        fast enough, or the processor/driver could not
                        fill the transmit register/FIFO fast enough.</pre><pre>XST_SPI_RECEIVE_OVERRUN The QSPI device lost data. Data was received
                        but the receive data register/FIFO was full.</pre><pre></pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">CallBackRef</td><td>is the upper layer callback reference passed back when the callback function is invoked. </td></tr>
    <tr><td class="paramname">FuncPtr</td><td>is the pointer to the callback function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>The handler is called within interrupt context, so it should do its work quickly and queue potentially time-consuming work to a task-level thread. </p>

<p>References <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, and <a class="el" href="struct_x_qspi_ps.html#acb2b967c48eea7164860e726d2f28545">XQspiPs::StatusRef</a>.</p>

<p>Referenced by <a class="el" href="xqspips__flash__intr__example_8c.html#ae19ad8425b4f3fc636a7752ef1919694">QspiFlashIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeafbee8d795ef8805ab7c8756f5e2274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPs_Transfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_ps.html">XQspiPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>SendBufPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>RecvBufPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ByteCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfers specified data on the QSPI bus. </p>
<p>Initiates bus communication and sends/receives data to/from the selected QSPI slave. For every byte sent, a byte is received.</p>
<p>The caller has the option of providing two different buffers for send and receive, or one buffer for both send and receive, or no buffer for receive. The receive buffer must be at least as big as the send buffer to prevent unwanted memory writes. This implies that the byte count passed in as an argument must be the smaller of the two buffers if they differ in size. Here are some sample usages: </p>
<pre>
  XQspiPs_Transfer(InstancePtr, SendBuf, RecvBuf, ByteCount)
      The caller wishes to send and receive, and provides two different
      buffers for send and receive.</pre><pre>  XQspiPs_Transfer(InstancePtr, SendBuf, NULL, ByteCount)
      The caller wishes only to send and does not care about the received
      data. The driver ignores the received data in this case.</pre><pre>  XQspiPs_Transfer(InstancePtr, SendBuf, SendBuf, ByteCount)
      The caller wishes to send and receive, but provides the same buffer
      for doing both. The driver sends the data and overwrites the send
      buffer with received data as it transfers the data.</pre><pre>  XQspiPs_Transfer(InstancePtr, RecvBuf, RecvBuf, ByteCount)
      The caller wishes to only receive and does not care about sending
      data.  In this case, the caller must still provide a send buffer, but
      it can be the same as the receive buffer if the caller does not care
      what it sends.  The device must send N bytes of data if it wishes to
      receive N bytes of data.
</pre><p> Although this function takes entire buffers as arguments, the driver can only transfer a limited number of bytes at a time, limited by the size of the FIFO. A call to this function only starts the transfer, then subsequent transfers of the data is performed by the interrupt service routine until the entire buffer has been transferred. The status callback function is called when the entire buffer has been sent/received.</p>
<p>This function is non-blocking. The SetSlaveSelect function must be called prior to this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_ps.html" title="The XQspiPs driver instance data.">XQspiPs</a> instance. </td></tr>
    <tr><td class="paramname">SendBufPtr</td><td>is a pointer to a data buffer that needs to be transmitted. This buffer must not be NULL. </td></tr>
    <tr><td class="paramname">RecvBufPtr</td><td>is a pointer to a buffer for received data. This argument can be NULL if do not care about receiving. </td></tr>
    <tr><td class="paramname">ByteCount</td><td>contains the number of bytes to send/receive. The number of bytes received always equals the number of bytes sent.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the buffers are successfully handed off to the device for transfer.</li>
<li>XST_DEVICE_BUSY indicates that a data transfer is already in progress. This is determined by the driver.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>This function is not thread-safe. The higher layer software must ensure that no two threads are transferring data on the QSPI bus at the same time. </p>

<p>References <a class="el" href="struct_x_qspi_ps___config.html#a26d9a68f7ad821671044d35e5e8a851e">XQspiPs_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_ps.html#a2d62333af44caf7cd89779d6b2c2719a">XQspiPs::Config</a>, <a class="el" href="struct_x_qspi_ps.html#a9dfe5fb087e4b9f41bd0f48d912ec41e">XQspiPs::IsBusy</a>, <a class="el" href="struct_x_qspi_ps.html#abc2bff3b8267a01d17d1c205ae84b075">XQspiPs::IsReady</a>, <a class="el" href="struct_x_qspi_ps.html#afaa668200ff4c8060a99909dfd9e1916">XQspiPs::RecvBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#ac0b1a46366cd1e6503f4bc7ecd1ff7ba">XQspiPs::RemainingBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a1b140d53f85afb3367a0864d7bbf4f9e">XQspiPs::RequestedBytes</a>, <a class="el" href="struct_x_qspi_ps.html#a7356f0fa57545532428d565647adacb6">XQspiPs::SendBufferPtr</a>, <a class="el" href="struct_x_qspi_ps.html#ae46299d271d034c3ed877f6152b75327">XQspiPs::ShiftReadData</a>, <a class="el" href="group__qspips__v3__6.html#ga153c93f73abd1240e238aa0fe5bff099">XQSPIPS_CR_MANSTRT_MASK</a>, <a class="el" href="group__qspips__v3__6.html#gad65b0a99e7acd5b73ef96245cabee22b">XQSPIPS_CR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga18805dc0789d5e4bfba04ea85ce1395e">XQSPIPS_CR_SSCTRL_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga6426ade15f6573478c0f693911bce180">XQspiPs_Enable</a>, <a class="el" href="group__qspips__v3__6.html#gaa78347b3998401c5aeebf6292ace2ce5">XQSPIPS_FIFO_DEPTH</a>, <a class="el" href="group__qspips__v3__6.html#gaeb7277c4dc92141976f2a238c80b3a21">XQSPIPS_IER_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gaffcc35360d77f07d56312cf208ddc4c3">XQSPIPS_IXR_RXNEMPTY_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga62fc17aae53cac9cc489e91c4a9b1602">XQSPIPS_IXR_RXOVR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga491641b423fa08099b6f14890e42079f">XQSPIPS_IXR_TXOW_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga46b985ce1ff37d75727ebaa8d95004ee">XQSPIPS_IXR_TXUF_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga7d69feac74eea544a6c44f0528d617c6">XQSPIPS_IXR_WR_TO_CLR_MASK</a>, <a class="el" href="group__qspips__v3__6.html#ga816dc349df40d377cb0b08d93bee37d2">XQspiPs_ReadReg</a>, <a class="el" href="group__qspips__v3__6.html#gacfe5eff35c496b0555437eae756ab3ba">XQSPIPS_RXWR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga932c802186fcabf52f50881159028535">XQSPIPS_SR_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga5dda022acf4337554d3db261663dcc29">XQSPIPS_TXD_00_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#gad5bf76639c42c131bf81ac80c3e21ec8">XQSPIPS_TXD_01_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga67b841cfcf0b4c0ed0a3bd156cb740cf">XQSPIPS_TXD_10_OFFSET</a>, <a class="el" href="group__qspips__v3__6.html#ga30f47aecc238b9f22fd577c3c13d5544">XQSPIPS_TXD_11_OFFSET</a>, and <a class="el" href="group__qspips__v3__6.html#ga0d50616771e04824af465a0f078a7ebb">XQspiPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspips__flash__polled__example_8c.html#af28c30bb35e57c70a8b73c8796fb3fb1">FlashRead()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga1f4899eee504b4f4a60a84747f6424e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a> XQspiPs_ConfigTable[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains configuration information for each QSPI device in the system. </p>

</div>
</div>
<a class="anchor" id="gad50f502c25b332313457b834fbabf220"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_qspi_ps___config.html">XQspiPs_Config</a> XQspiPs_ConfigTable[XPAR_XQSPIPS_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">        {</div>
<div class="line">                XPAR_XQSPIPS_0_DEVICE_ID, </div>
<div class="line">                XPAR_XQSPIPS_0_BASEADDR,  </div>
<div class="line">                XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ,</div>
<div class="line">                XPAR_XQSPIPS_0_QSPI_MODE</div>
<div class="line">        },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>This table contains configuration information for each QSPI device in the system. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
