;redcode
;assert 1
	SUB @127, 106
	DJN -1, <-141
	MOV #127, @106
	DJN -1, #-16
	MOV #127, @106
	DJN -1, @-121
	MOV -17, <-16
	DJN -1, @-121
	MOV -17, <-16
	DJN -1, @-121
	MOV -17, <-16
	DJN -1, @-121
	DJN -1, #-16
	SLT #210, 30
	MOV -17, <-16
	MOV -17, <-16
	MOV -7, <-20
	SUB -10, 0
	DJN -1, @-121
	SUB -10, 0
	SUB @121, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB -10, 0
	ADD 270, 60
	DJN 6, @12
	SUB @127, 106
	SLT @-121, 103
	DJN -1, @-121
	MOV -17, <-16
	MOV -7, <-20
	MOV -7, <-20
	SUB -10, 0
	ADD 270, 60
	MOV -7, <-20
	MOV -17, <-16
	SUB -10, 0
	SUB -10, 0
	SUB -10, 0
	ADD #26, 3
	MOV -17, <-16
	MOV -7, <-20
	SUB -10, 0
	SUB @121, 106
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-20
	SUB 0, @100
	SUB @127, 106
	MOV #127, @106
	DJN 6, @12
	SLT @-121, 103
	SUB 0, @100
	SUB @127, 106
	MOV #127, @106
	DJN 6, @12
	MOV #127, @106
	SLT @-121, 103
	MOV -17, <-16
	MOV #111, 103
	SLT @-121, 103
	MOV #127, @106
	MOV #127, @106
	SLT @-121, 103
	MOV -1, <-20
	SUB 0, @100
	SUB @127, 106
	MOV #127, @106
	DJN 6, @12
	MOV #127, @106
	SLT @-121, 103
	MOV -17, <-16
	SLT @-121, 103
	SLT @-121, 103
	MOV #127, @106
	MOV -17, <-16
	SUB @127, 106
	MOV -17, <-16
	SUB @127, 106
	MOV -17, <-16
	SUB -10, 0
