-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity absorb_block is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    outlen : IN STD_LOGIC_VECTOR (6 downto 0);
    inlen : IN STD_LOGIC_VECTOR (8 downto 0);
    reset : IN STD_LOGIC_VECTOR (0 downto 0);
    begin_r : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of absorb_block is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal start : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal p_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_21 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_22 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_23 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_24 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal i_1_reg_343 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_1_rec_reg_353 : STD_LOGIC_VECTOR (63 downto 0);
    signal begin_read_read_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_read_read_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inlen_cast_fu_603_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal inlen_cast_reg_1383 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_619_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal start_load_reg_1399 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln362_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_fu_789_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_reg_1407 : STD_LOGIC_VECTOR (15 downto 0);
    signal end_1_fu_807_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal end_1_reg_1412 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln408_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln408_reg_1422 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_1426 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln362_fu_863_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln362_reg_1431 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_17_fu_867_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln371_fu_870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln371_reg_1444 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln376_cast57_fu_873_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln376_cast57_reg_1449 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln376_fu_915_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln376_reg_1454 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln376_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_reg_1459 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal empty_33_fu_926_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_33_reg_1463 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln384_fu_956_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln384_reg_1479 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_34_fu_960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_34_reg_1483 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state7_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal grp_fu_538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_load_1_reg_1488 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal empty_35_fu_964_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_35_reg_1493 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_548_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_load_9_1_reg_1498 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln385_fu_1058_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln385_reg_1638 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_18_fu_1064_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_18_reg_1643 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln391_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln391_reg_1648 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln393_fu_1255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln393_reg_1653 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln399_fu_1269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_KeccakF1600_StatePer_fu_476_ap_ready : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_ap_done : STD_LOGIC;
    signal ap_predicate_op280_call_state10 : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal i_19_fu_1292_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_19_reg_1665 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal shl_ln_fu_1298_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_reg_1670 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln416_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_1312_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal r_4_fu_1365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln419_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state6 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal grp_KeccakF1600_StatePer_fu_476_ap_start : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_ap_idle : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_0_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_0_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_5_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_5_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_10_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_10_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_15_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_15_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_20_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_20_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_1_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_1_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_6_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_6_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_11_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_11_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_16_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_16_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_21_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_21_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_2_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_2_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_7_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_7_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_12_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_12_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_17_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_17_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_22_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_22_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_3_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_3_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_8_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_8_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_13_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_13_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_18_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_18_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_23_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_23_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_4_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_4_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_9_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_9_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_14_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_14_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_19_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_19_o_ap_vld : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_fu_476_p_24_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_p_24_o_ap_vld : STD_LOGIC;
    signal ap_phi_mux_i_0_phi_fu_314_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_0_reg_310 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln354_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_reg_321 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_0_idx_reg_331 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_i_1_phi_fu_346_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_p_1_rec_phi_fu_357_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp1_iter0_UnifiedRetVal_i_reg_365 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_i_2_phi_fu_424_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_2_reg_420 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_phi_mux_r_1_phi_fu_434_p18 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_0_reg_455 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_2_reg_466 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_fu_476_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_0_idx21_cast_fu_935_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_fu_951_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln382_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal zext_ln383_fu_993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln421_1_fu_1350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln401_fu_1275_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln384_fu_1094_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_838_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln366_fu_781_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln366_fu_785_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln371_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln366_1_fu_795_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln408_fu_815_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln411_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_32_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal umax12_fu_883_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln376_fu_889_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_cast56_cast_fu_876_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln376_fu_893_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_899_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln376_fu_907_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln376_1_fu_911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_0_idx21_fu_930_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln381_fu_940_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln381_fu_946_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln382_fu_968_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln382_fu_973_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln383_fu_983_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln383_fu_988_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_37_fu_1074_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_36_fu_1070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_fu_1078_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln399_fu_1264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln399_fu_1260_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln421_fu_1328_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_1318_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln421_fu_1341_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln421_fu_1345_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_3_fu_1355_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_372 : BOOLEAN;
    signal ap_condition_187 : BOOLEAN;

    component KeccakF1600_StatePer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_0_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_0_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_0_o_ap_vld : OUT STD_LOGIC;
        p_5_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_5_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_5_o_ap_vld : OUT STD_LOGIC;
        p_10_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_10_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_10_o_ap_vld : OUT STD_LOGIC;
        p_15_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_15_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_15_o_ap_vld : OUT STD_LOGIC;
        p_20_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_20_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_20_o_ap_vld : OUT STD_LOGIC;
        p_1_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_1_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_1_o_ap_vld : OUT STD_LOGIC;
        p_6_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_6_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_6_o_ap_vld : OUT STD_LOGIC;
        p_11_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_11_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_11_o_ap_vld : OUT STD_LOGIC;
        p_16_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_16_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_16_o_ap_vld : OUT STD_LOGIC;
        p_21_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_21_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_21_o_ap_vld : OUT STD_LOGIC;
        p_2_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_2_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_2_o_ap_vld : OUT STD_LOGIC;
        p_7_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_7_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_7_o_ap_vld : OUT STD_LOGIC;
        p_12_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_12_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_12_o_ap_vld : OUT STD_LOGIC;
        p_17_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_17_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_17_o_ap_vld : OUT STD_LOGIC;
        p_22_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_22_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_22_o_ap_vld : OUT STD_LOGIC;
        p_3_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_3_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_3_o_ap_vld : OUT STD_LOGIC;
        p_8_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_8_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_8_o_ap_vld : OUT STD_LOGIC;
        p_13_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_13_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_13_o_ap_vld : OUT STD_LOGIC;
        p_18_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_18_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_18_o_ap_vld : OUT STD_LOGIC;
        p_23_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_23_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_23_o_ap_vld : OUT STD_LOGIC;
        p_4_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_4_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_4_o_ap_vld : OUT STD_LOGIC;
        p_9_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_9_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_9_o_ap_vld : OUT STD_LOGIC;
        p_14_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_14_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_14_o_ap_vld : OUT STD_LOGIC;
        p_19_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_19_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_19_o_ap_vld : OUT STD_LOGIC;
        p_24_i : IN STD_LOGIC_VECTOR (63 downto 0);
        p_24_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_24_o_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_KeccakF1600_StatePer_fu_476 : component KeccakF1600_StatePer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KeccakF1600_StatePer_fu_476_ap_start,
        ap_done => grp_KeccakF1600_StatePer_fu_476_ap_done,
        ap_idle => grp_KeccakF1600_StatePer_fu_476_ap_idle,
        ap_ready => grp_KeccakF1600_StatePer_fu_476_ap_ready,
        p_0_i => p_0,
        p_0_o => grp_KeccakF1600_StatePer_fu_476_p_0_o,
        p_0_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_0_o_ap_vld,
        p_5_i => p_5,
        p_5_o => grp_KeccakF1600_StatePer_fu_476_p_5_o,
        p_5_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_5_o_ap_vld,
        p_10_i => p_10,
        p_10_o => grp_KeccakF1600_StatePer_fu_476_p_10_o,
        p_10_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_10_o_ap_vld,
        p_15_i => p_15,
        p_15_o => grp_KeccakF1600_StatePer_fu_476_p_15_o,
        p_15_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_15_o_ap_vld,
        p_20_i => p_20,
        p_20_o => grp_KeccakF1600_StatePer_fu_476_p_20_o,
        p_20_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_20_o_ap_vld,
        p_1_i => p_1,
        p_1_o => grp_KeccakF1600_StatePer_fu_476_p_1_o,
        p_1_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_1_o_ap_vld,
        p_6_i => p_6,
        p_6_o => grp_KeccakF1600_StatePer_fu_476_p_6_o,
        p_6_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_6_o_ap_vld,
        p_11_i => p_11,
        p_11_o => grp_KeccakF1600_StatePer_fu_476_p_11_o,
        p_11_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_11_o_ap_vld,
        p_16_i => p_16,
        p_16_o => grp_KeccakF1600_StatePer_fu_476_p_16_o,
        p_16_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_16_o_ap_vld,
        p_21_i => p_21,
        p_21_o => grp_KeccakF1600_StatePer_fu_476_p_21_o,
        p_21_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_21_o_ap_vld,
        p_2_i => p_2,
        p_2_o => grp_KeccakF1600_StatePer_fu_476_p_2_o,
        p_2_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_2_o_ap_vld,
        p_7_i => p_7,
        p_7_o => grp_KeccakF1600_StatePer_fu_476_p_7_o,
        p_7_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_7_o_ap_vld,
        p_12_i => p_12,
        p_12_o => grp_KeccakF1600_StatePer_fu_476_p_12_o,
        p_12_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_12_o_ap_vld,
        p_17_i => p_17,
        p_17_o => grp_KeccakF1600_StatePer_fu_476_p_17_o,
        p_17_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_17_o_ap_vld,
        p_22_i => p_22,
        p_22_o => grp_KeccakF1600_StatePer_fu_476_p_22_o,
        p_22_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_22_o_ap_vld,
        p_3_i => p_3,
        p_3_o => grp_KeccakF1600_StatePer_fu_476_p_3_o,
        p_3_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_3_o_ap_vld,
        p_8_i => p_8,
        p_8_o => grp_KeccakF1600_StatePer_fu_476_p_8_o,
        p_8_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_8_o_ap_vld,
        p_13_i => p_13,
        p_13_o => grp_KeccakF1600_StatePer_fu_476_p_13_o,
        p_13_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_13_o_ap_vld,
        p_18_i => p_18,
        p_18_o => grp_KeccakF1600_StatePer_fu_476_p_18_o,
        p_18_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_18_o_ap_vld,
        p_23_i => p_23,
        p_23_o => grp_KeccakF1600_StatePer_fu_476_p_23_o,
        p_23_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_23_o_ap_vld,
        p_4_i => p_4,
        p_4_o => grp_KeccakF1600_StatePer_fu_476_p_4_o,
        p_4_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_4_o_ap_vld,
        p_9_i => p_9,
        p_9_o => grp_KeccakF1600_StatePer_fu_476_p_9_o,
        p_9_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_9_o_ap_vld,
        p_14_i => p_14,
        p_14_o => grp_KeccakF1600_StatePer_fu_476_p_14_o,
        p_14_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_14_o_ap_vld,
        p_19_i => p_19,
        p_19_o => grp_KeccakF1600_StatePer_fu_476_p_19_o,
        p_19_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_19_o_ap_vld,
        p_24_i => p_24,
        p_24_o => grp_KeccakF1600_StatePer_fu_476_p_24_o,
        p_24_o_ap_vld => grp_KeccakF1600_StatePer_fu_476_p_24_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_KeccakF1600_StatePer_fu_476_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KeccakF1600_StatePer_fu_476_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln391_fu_1250_p2 = ap_const_lv1_1) and (icmp_ln393_fu_1255_p2 = ap_const_lv1_0)))) then 
                    grp_KeccakF1600_StatePer_fu_476_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KeccakF1600_StatePer_fu_476_ap_ready = ap_const_logic_1)) then 
                    grp_KeccakF1600_StatePer_fu_476_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_187)) then
                if ((ap_const_boolean_1 = ap_condition_372)) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_24;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_17) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_23;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_16) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_22;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_15) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_21;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_14) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_20;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_13) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_19;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_12) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_18;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_11) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_17;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_10) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_16;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_F) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_15;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_E) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_14;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_D) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_13;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_C) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_12;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_B) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_11;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_A) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_10;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_9) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_9;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_8) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_8;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_7) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_7;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_6) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_6;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_5) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_5;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_4) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_4;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_3) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_3;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_2) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_2;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_1) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_1;
                elsif (((trunc_ln384_reg_1479 = ap_const_lv5_0) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= p_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365 <= ap_phi_reg_pp1_iter0_UnifiedRetVal_i_reg_365;
                end if;
            end if; 
        end if;
    end process;

    i_0_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                i_0_reg_310 <= i_fu_619_p2;
            elsif (((reset_read_read_fu_238_p2 = ap_const_lv1_1) and (begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_310 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_1_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                i_1_reg_343 <= i_18_reg_1643;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_1_reg_343 <= i_17_fu_867_p1;
            end if; 
        end if;
    end process;

    i_2_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln419_fu_1306_p2 = ap_const_lv1_1))) then 
                i_2_reg_420 <= i_19_reg_1665;
            elsif (((grp_KeccakF1600_StatePer_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i_2_reg_420 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_0_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln419_fu_1306_p2 = ap_const_lv1_0))) then 
                j_0_reg_455 <= j_fu_1312_p2;
            elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
                j_0_reg_455 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    p_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln384_reg_1479 = ap_const_lv5_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_0 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_0 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_0_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_0 <= grp_KeccakF1600_StatePer_fu_476_p_0_o;
            end if; 
        end if;
    end process;

    p_01_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                p_01_reg_321 <= add_ln399_fu_1269_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                p_01_reg_321 <= inlen_cast_reg_1383;
            end if; 
        end if;
    end process;

    p_0_idx_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                p_0_idx_reg_331 <= add_ln376_reg_1454;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                p_0_idx_reg_331 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    p_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_1 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_1 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_1_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_1 <= grp_KeccakF1600_StatePer_fu_476_p_1_o;
            end if; 
        end if;
    end process;

    p_10_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_10 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_A) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_10 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_10_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_10_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_10 <= grp_KeccakF1600_StatePer_fu_476_p_10_o;
            end if; 
        end if;
    end process;

    p_11_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_11 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_B) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_11 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_11_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_11_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_11 <= grp_KeccakF1600_StatePer_fu_476_p_11_o;
            end if; 
        end if;
    end process;

    p_12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_12 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_C) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_12 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_12_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_12_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_12 <= grp_KeccakF1600_StatePer_fu_476_p_12_o;
            end if; 
        end if;
    end process;

    p_13_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_13 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_D) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_13 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_13_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_13_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_13 <= grp_KeccakF1600_StatePer_fu_476_p_13_o;
            end if; 
        end if;
    end process;

    p_14_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_14 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_E) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_14 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_14_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_14_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_14 <= grp_KeccakF1600_StatePer_fu_476_p_14_o;
            end if; 
        end if;
    end process;

    p_15_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_15 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_F) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_15 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_15_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_15_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_15 <= grp_KeccakF1600_StatePer_fu_476_p_15_o;
            end if; 
        end if;
    end process;

    p_16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_16 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_10) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_16 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_16_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_16_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_16 <= grp_KeccakF1600_StatePer_fu_476_p_16_o;
            end if; 
        end if;
    end process;

    p_17_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_17 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_11) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_17 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_17_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_17_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_17 <= grp_KeccakF1600_StatePer_fu_476_p_17_o;
            end if; 
        end if;
    end process;

    p_18_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_18 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_12) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_18 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_18_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_18_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_18 <= grp_KeccakF1600_StatePer_fu_476_p_18_o;
            end if; 
        end if;
    end process;

    p_19_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_19 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_13) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_19 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_19_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_19_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_19 <= grp_KeccakF1600_StatePer_fu_476_p_19_o;
            end if; 
        end if;
    end process;

    p_1_rec_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
                p_1_rec_reg_353 <= add_ln385_reg_1638;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_1_rec_reg_353 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    p_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_2 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_2) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_2 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_2_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_2 <= grp_KeccakF1600_StatePer_fu_476_p_2_o;
            end if; 
        end if;
    end process;

    p_20_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_20 <= xor_ln384_fu_1094_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln408_fu_818_p2 = ap_const_lv1_0) and (icmp_ln362_fu_775_p2 = ap_const_lv1_1))) then 
                p_20 <= p_Result_s_fu_838_p4;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_14) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_20 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_20_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_20_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_20 <= grp_KeccakF1600_StatePer_fu_476_p_20_o;
            end if; 
        end if;
    end process;

    p_21_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_21 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_15) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_21 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_21_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_21_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_21 <= grp_KeccakF1600_StatePer_fu_476_p_21_o;
            end if; 
        end if;
    end process;

    p_22_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_22 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_16) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_22 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_22_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_22_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_22 <= grp_KeccakF1600_StatePer_fu_476_p_22_o;
            end if; 
        end if;
    end process;

    p_23_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_23 <= xor_ln384_fu_1094_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_17) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_23 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_23_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_23_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_23 <= grp_KeccakF1600_StatePer_fu_476_p_23_o;
            end if; 
        end if;
    end process;

    p_24_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((trunc_ln384_reg_1479 = ap_const_lv5_18) or ((trunc_ln384_reg_1479 = ap_const_lv5_19) or ((trunc_ln384_reg_1479 = ap_const_lv5_1A) or ((trunc_ln384_reg_1479 = ap_const_lv5_1B) or ((trunc_ln384_reg_1479 = ap_const_lv5_1C) or ((trunc_ln384_reg_1479 = ap_const_lv5_1D) or ((trunc_ln384_reg_1479 = ap_const_lv5_1E) or (trunc_ln384_reg_1479 = ap_const_lv5_1F)))))))))) then 
                p_24 <= xor_ln384_fu_1094_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (((((((((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1E) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0)) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1F) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1D) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1C) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1B) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_1A) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_19) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) or ((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_18) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))))) then 
                p_24 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_24_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_24_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_24 <= grp_KeccakF1600_StatePer_fu_476_p_24_o;
            end if; 
        end if;
    end process;

    p_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_3 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_3) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_3 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_3_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_3 <= grp_KeccakF1600_StatePer_fu_476_p_3_o;
            end if; 
        end if;
    end process;

    p_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_4 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_4) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_4 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_4_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_4 <= grp_KeccakF1600_StatePer_fu_476_p_4_o;
            end if; 
        end if;
    end process;

    p_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_5 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_5) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_5 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_5_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_5 <= grp_KeccakF1600_StatePer_fu_476_p_5_o;
            end if; 
        end if;
    end process;

    p_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_6 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_6) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_6 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_6_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_6 <= grp_KeccakF1600_StatePer_fu_476_p_6_o;
            end if; 
        end if;
    end process;

    p_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_7 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_7) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_7 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_7_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_7 <= grp_KeccakF1600_StatePer_fu_476_p_7_o;
            end if; 
        end if;
    end process;

    p_8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_8 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_8) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_8 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_8_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_8_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_8 <= grp_KeccakF1600_StatePer_fu_476_p_8_o;
            end if; 
        end if;
    end process;

    p_9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln384_reg_1479 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                p_9 <= xor_ln384_fu_1094_p2;
            elsif (((ap_phi_mux_i_0_phi_fu_314_p4 = ap_const_lv5_9) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then 
                p_9 <= ap_const_lv64_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_KeccakF1600_StatePer_fu_476_p_9_o_ap_vld = ap_const_logic_1)) or ((ap_predicate_op280_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePer_fu_476_p_9_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                p_9 <= grp_KeccakF1600_StatePer_fu_476_p_9_o;
            end if; 
        end if;
    end process;

    r_2_reg_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln419_fu_1306_p2 = ap_const_lv1_0))) then 
                r_2_reg_466 <= r_4_fu_1365_p1;
            elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
                r_2_reg_466 <= ap_phi_mux_r_1_phi_fu_434_p18;
            end if; 
        end if;
    end process;

    start_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                start <= select_ln401_fu_1275_p3;
            elsif (((reset_read_read_fu_238_p2 = ap_const_lv1_1) and (begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                start <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln376_reg_1454 <= add_ln376_fu_915_p2;
                trunc_ln362_reg_1431 <= trunc_ln362_fu_863_p1;
                    zext_ln371_reg_1444(4 downto 0) <= zext_ln371_fu_870_p1(4 downto 0);
                    zext_ln376_cast57_reg_1449(4 downto 0) <= zext_ln376_cast57_fu_873_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then
                add_ln385_reg_1638 <= add_ln385_fu_1058_p2;
                i_18_reg_1643 <= i_18_fu_1064_p2;
                input_load_1_reg_1488 <= input_r_q0(15 downto 8);
                input_load_9_1_reg_1498 <= input_r_q1(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln376_fu_921_p2 = ap_const_lv1_1))) then
                empty_33_reg_1463 <= empty_33_fu_926_p1;
                trunc_ln384_reg_1479 <= trunc_ln384_fu_956_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then
                empty_34_reg_1483 <= empty_34_fu_960_p1;
                empty_35_reg_1493 <= empty_35_fu_964_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln362_fu_775_p2 = ap_const_lv1_0))) then
                end_1_reg_1412 <= end_1_fu_807_p3;
                start_load_reg_1399 <= start;
                sum_reg_1407 <= sum_fu_789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then
                i_19_reg_1665 <= i_19_fu_1292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln376_reg_1459 <= icmp_ln376_fu_921_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln391_reg_1648 <= icmp_ln391_fu_1250_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln391_fu_1250_p2 = ap_const_lv1_1))) then
                icmp_ln393_reg_1653 <= icmp_ln393_fu_1255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln362_fu_775_p2 = ap_const_lv1_1))) then
                icmp_ln408_reg_1422 <= icmp_ln408_fu_818_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    inlen_cast_reg_1383(8 downto 0) <= inlen_cast_fu_603_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then
                    shl_ln_reg_1670(4 downto 2) <= shl_ln_fu_1298_p3(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln408_fu_818_p2 = ap_const_lv1_0) and (icmp_ln362_fu_775_p2 = ap_const_lv1_1))) then
                trunc_ln_reg_1426 <= outlen(5 downto 3);
            end if;
        end if;
    end process;
    inlen_cast_reg_1383(15 downto 9) <= "0000000";
    zext_ln371_reg_1444(15 downto 5) <= "00000000000";
    zext_ln376_cast57_reg_1449(7 downto 5) <= "000";
    shl_ln_reg_1670(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, begin_read_read_fu_232_p2, reset_read_read_fu_238_p2, ap_CS_fsm_state2, ap_CS_fsm_state4, icmp_ln362_fu_775_p2, icmp_ln408_fu_818_p2, icmp_ln408_reg_1422, icmp_ln376_fu_921_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state10, grp_KeccakF1600_StatePer_fu_476_ap_done, ap_block_state10_on_subcall_done, ap_CS_fsm_state13, icmp_ln416_fu_1287_p2, ap_CS_fsm_state14, icmp_ln419_fu_1306_p2, ap_block_pp1_stage0_subdone, ap_block_pp1_stage1_subdone, icmp_ln354_fu_613_p2, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((reset_read_read_fu_238_p2 = ap_const_lv1_1) and (begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((reset_read_read_fu_238_p2 = ap_const_lv1_0) and (begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln354_fu_613_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln408_fu_818_p2 = ap_const_lv1_1) and (icmp_ln362_fu_775_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln408_fu_818_p2 = ap_const_lv1_0) and (icmp_ln362_fu_775_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln376_fu_921_p2 = ap_const_lv1_0))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln376_fu_921_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_KeccakF1600_StatePer_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((begin_read_read_fu_232_p2 = ap_const_lv1_0) or ((icmp_ln416_fu_1287_p2 = ap_const_lv1_1) or (icmp_ln408_reg_1422 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln419_fu_1306_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln366_1_fu_795_p2 <= std_logic_vector(unsigned(trunc_ln366_fu_785_p1) + unsigned(start));
    add_ln376_fu_915_p2 <= std_logic_vector(unsigned(p_0_idx_reg_331) + unsigned(zext_ln376_1_fu_911_p1));
    add_ln381_fu_946_p2 <= std_logic_vector(unsigned(or_ln381_fu_940_p2) + unsigned(trunc_ln362_reg_1431));
    add_ln382_fu_973_p2 <= std_logic_vector(unsigned(or_ln382_fu_968_p2) + unsigned(trunc_ln362_reg_1431));
    add_ln383_fu_988_p2 <= std_logic_vector(unsigned(or_ln383_fu_983_p2) + unsigned(trunc_ln362_reg_1431));
    add_ln385_fu_1058_p2 <= std_logic_vector(unsigned(p_1_rec_reg_353) + unsigned(ap_const_lv64_4));
    add_ln399_fu_1269_p2 <= std_logic_vector(unsigned(sub_ln399_fu_1264_p2) + unsigned(zext_ln399_fu_1260_p1));
    add_ln421_fu_1345_p2 <= std_logic_vector(unsigned(zext_ln421_fu_1341_p1) + unsigned(shl_ln_reg_1670));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state10_on_subcall_done_assign_proc : process(grp_KeccakF1600_StatePer_fu_476_ap_done, ap_predicate_op280_call_state10)
    begin
                ap_block_state10_on_subcall_done <= ((grp_KeccakF1600_StatePer_fu_476_ap_done = ap_const_logic_0) and (ap_predicate_op280_call_state10 = ap_const_boolean_1));
    end process;

        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_187_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_187 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001));
    end process;


    ap_condition_372_assign_proc : process(icmp_ln376_reg_1459, trunc_ln384_reg_1479)
    begin
                ap_condition_372 <= (((((((((trunc_ln384_reg_1479 = ap_const_lv5_1E) and (icmp_ln376_reg_1459 = ap_const_lv1_1)) or ((trunc_ln384_reg_1479 = ap_const_lv5_1F) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) or ((trunc_ln384_reg_1479 = ap_const_lv5_1D) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) or ((trunc_ln384_reg_1479 = ap_const_lv5_1C) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) or ((trunc_ln384_reg_1479 = ap_const_lv5_1B) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) or ((trunc_ln384_reg_1479 = ap_const_lv5_1A) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) or ((trunc_ln384_reg_1479 = ap_const_lv5_19) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) or ((trunc_ln384_reg_1479 = ap_const_lv5_18) and (icmp_ln376_reg_1459 = ap_const_lv1_1)));
    end process;


    ap_condition_pp1_exit_iter0_state6_assign_proc : process(icmp_ln376_fu_921_p2)
    begin
        if ((icmp_ln376_fu_921_p2 = ap_const_lv1_0)) then 
            ap_condition_pp1_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, begin_read_read_fu_232_p2, icmp_ln408_reg_1422, ap_CS_fsm_state13, icmp_ln416_fu_1287_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state13) and ((begin_read_read_fu_232_p2 = ap_const_lv1_0) or ((icmp_ln416_fu_1287_p2 = ap_const_lv1_1) or (icmp_ln408_reg_1422 = ap_const_lv1_1)))) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_i_0_phi_fu_314_p4 <= i_0_reg_310;

    ap_phi_mux_i_1_phi_fu_346_p4_assign_proc : process(i_1_reg_343, icmp_ln376_reg_1459, ap_CS_fsm_pp1_stage0, i_18_reg_1643, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
            ap_phi_mux_i_1_phi_fu_346_p4 <= i_18_reg_1643;
        else 
            ap_phi_mux_i_1_phi_fu_346_p4 <= i_1_reg_343;
        end if; 
    end process;

    ap_phi_mux_i_2_phi_fu_424_p4 <= i_2_reg_420;

    ap_phi_mux_p_1_rec_phi_fu_357_p4_assign_proc : process(p_1_rec_reg_353, icmp_ln376_reg_1459, ap_CS_fsm_pp1_stage0, add_ln385_reg_1638, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln376_reg_1459 = ap_const_lv1_1))) then 
            ap_phi_mux_p_1_rec_phi_fu_357_p4 <= add_ln385_reg_1638;
        else 
            ap_phi_mux_p_1_rec_phi_fu_357_p4 <= p_1_rec_reg_353;
        end if; 
    end process;


    ap_phi_mux_r_1_phi_fu_434_p18_assign_proc : process(p_0, p_1, p_2, p_3, p_4, p_5, p_6, p_7, p_24, begin_read_read_fu_232_p2, icmp_ln408_reg_1422, ap_CS_fsm_state13, icmp_ln416_fu_1287_p2, ap_phi_mux_i_2_phi_fu_424_p4)
    begin
        if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_24;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_7;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_6;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_5;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_4;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_3;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_2;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_1;
        elsif (((begin_read_read_fu_232_p2 = ap_const_lv1_1) and (ap_phi_mux_i_2_phi_fu_424_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln416_fu_1287_p2 = ap_const_lv1_0) and (icmp_ln408_reg_1422 = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_434_p18 <= p_0;
        else 
            ap_phi_mux_r_1_phi_fu_434_p18 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_UnifiedRetVal_i_reg_365 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op280_call_state10_assign_proc : process(icmp_ln391_reg_1648, icmp_ln393_reg_1653)
    begin
                ap_predicate_op280_call_state10 <= ((icmp_ln391_reg_1648 = ap_const_lv1_1) and (icmp_ln393_reg_1653 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(begin_read_read_fu_232_p2, icmp_ln408_reg_1422, ap_CS_fsm_state13, icmp_ln416_fu_1287_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((begin_read_read_fu_232_p2 = ap_const_lv1_0) or ((icmp_ln416_fu_1287_p2 = ap_const_lv1_1) or (icmp_ln408_reg_1422 = ap_const_lv1_1))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    begin_read_read_fu_232_p2 <= begin_r;
    empty_32_fu_879_p2 <= "1" when (unsigned(start_load_reg_1399) > unsigned(end_1_reg_1412)) else "0";
    empty_33_fu_926_p1 <= ap_phi_mux_p_1_rec_phi_fu_357_p4(11 - 1 downto 0);
    empty_34_fu_960_p1 <= input_r_q0(8 - 1 downto 0);
    empty_35_fu_964_p1 <= input_r_q1(8 - 1 downto 0);
    empty_36_fu_1070_p1 <= input_r_q0(8 - 1 downto 0);
    empty_37_fu_1074_p1 <= input_r_q1(8 - 1 downto 0);
    end_1_fu_807_p3 <= 
        add_ln366_1_fu_795_p2 when (icmp_ln371_fu_801_p2(0) = '1') else 
        ap_const_lv5_15;
    grp_KeccakF1600_StatePer_fu_476_ap_start <= grp_KeccakF1600_StatePer_fu_476_ap_start_reg;
    grp_fu_538_p4 <= input_r_q0(15 downto 8);
    grp_fu_548_p4 <= input_r_q1(15 downto 8);
    i_17_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(start_load_reg_1399),8));
    i_18_fu_1064_p2 <= std_logic_vector(unsigned(i_1_reg_343) + unsigned(ap_const_lv8_1));
    i_19_fu_1292_p2 <= std_logic_vector(unsigned(i_2_reg_420) + unsigned(ap_const_lv3_1));
    i_fu_619_p2 <= std_logic_vector(unsigned(i_0_reg_310) + unsigned(ap_const_lv5_1));
    icmp_ln354_fu_613_p2 <= "1" when (i_0_reg_310 = ap_const_lv5_19) else "0";
    icmp_ln362_fu_775_p2 <= "1" when (p_01_reg_321 = ap_const_lv16_0) else "0";
    icmp_ln371_fu_801_p2 <= "1" when (unsigned(sum_fu_789_p2) < unsigned(ap_const_lv16_15)) else "0";
    icmp_ln376_fu_921_p2 <= "1" when (unsigned(ap_phi_mux_i_1_phi_fu_346_p4) < unsigned(zext_ln376_cast57_reg_1449)) else "0";
    icmp_ln391_fu_1250_p2 <= "1" when (end_1_reg_1412 = ap_const_lv5_15) else "0";
    icmp_ln393_fu_1255_p2 <= "1" when (sum_reg_1407 = ap_const_lv16_15) else "0";
    icmp_ln408_fu_818_p2 <= "1" when (trunc_ln408_fu_815_p1 = ap_const_lv6_0) else "0";
    icmp_ln416_fu_1287_p2 <= "1" when (i_2_reg_420 = trunc_ln_reg_1426) else "0";
    icmp_ln419_fu_1306_p2 <= "1" when (j_0_reg_455 = ap_const_lv3_4) else "0";
    inlen_cast_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inlen),16));

    input_r_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, p_0_idx21_cast_fu_935_p1, zext_ln382_fu_978_p1, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                input_r_address0 <= zext_ln382_fu_978_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                input_r_address0 <= p_0_idx21_cast_fu_935_p1(10 - 1 downto 0);
            else 
                input_r_address0 <= "XXXXXXXXXX";
            end if;
        else 
            input_r_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_r_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln381_fu_951_p1, ap_block_pp1_stage1, zext_ln383_fu_993_p1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                input_r_address1 <= zext_ln383_fu_993_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                input_r_address1 <= zext_ln381_fu_951_p1(10 - 1 downto 0);
            else 
                input_r_address1 <= "XXXXXXXXXX";
            end if;
        else 
            input_r_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_r_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter0)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_r_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter0)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            input_r_ce1 <= ap_const_logic_1;
        else 
            input_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_1312_p2 <= std_logic_vector(unsigned(j_0_reg_455) + unsigned(ap_const_lv3_1));
    or_ln381_fu_940_p2 <= (empty_33_fu_926_p1 or ap_const_lv11_1);
    or_ln382_fu_968_p2 <= (empty_33_reg_1463 or ap_const_lv11_2);
    or_ln383_fu_983_p2 <= (empty_33_reg_1463 or ap_const_lv11_3);
    output_r_address0 <= zext_ln421_1_fu_1350_p1(4 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= (trunc_ln421_fu_1328_p1 & trunc_ln1_fu_1318_p4);

    output_r_we0_assign_proc : process(ap_CS_fsm_state14, icmp_ln419_fu_1306_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln419_fu_1306_p2 = ap_const_lv1_0))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_0_idx21_cast_fu_935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_idx21_fu_930_p2),64));
    p_0_idx21_fu_930_p2 <= std_logic_vector(unsigned(empty_33_fu_926_p1) + unsigned(trunc_ln362_reg_1431));
    p_Result_6_fu_1078_p9 <= (((((((empty_37_fu_1074_p1 & grp_fu_548_p4) & empty_36_fu_1070_p1) & grp_fu_538_p4) & empty_35_reg_1493) & input_load_9_1_reg_1498) & empty_34_reg_1483) & input_load_1_reg_1488);
    
    p_Result_s_fu_838_p4_proc : process(p_20, xor_ln411_fu_832_p2)
    begin
        p_Result_s_fu_838_p4 <= p_20;
        p_Result_s_fu_838_p4(63) <= xor_ln411_fu_832_p2(0);
    end process;

    p_cast56_cast_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(start_load_reg_1399),6));
    r_3_fu_1355_p4 <= r_2_reg_466(63 downto 16);
    r_4_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_3_fu_1355_p4),64));
    reset_read_read_fu_238_p2 <= reset;
    select_ln401_fu_1275_p3 <= 
        ap_const_lv5_0 when (icmp_ln391_reg_1648(0) = '1') else 
        end_1_reg_1412;
        sext_ln376_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_899_p3),34));

    shl_ln_fu_1298_p3 <= (i_2_reg_420 & ap_const_lv2_0);
    sub_ln376_fu_893_p2 <= std_logic_vector(unsigned(zext_ln376_fu_889_p1) - unsigned(p_cast56_cast_fu_876_p1));
    sub_ln399_fu_1264_p2 <= std_logic_vector(unsigned(p_01_reg_321) - unsigned(zext_ln371_reg_1444));
    sum_fu_789_p2 <= std_logic_vector(unsigned(zext_ln366_fu_781_p1) + unsigned(p_01_reg_321));
    tmp_2_fu_899_p3 <= (sub_ln376_fu_893_p2 & ap_const_lv2_0);
    tmp_4_fu_824_p3 <= p_20(63 downto 63);
    trunc_ln1_fu_1318_p4 <= r_2_reg_466(15 downto 8);
    trunc_ln362_fu_863_p1 <= p_0_idx_reg_331(11 - 1 downto 0);
    trunc_ln366_fu_785_p1 <= p_01_reg_321(5 - 1 downto 0);
    trunc_ln384_fu_956_p1 <= ap_phi_mux_i_1_phi_fu_346_p4(5 - 1 downto 0);
    trunc_ln408_fu_815_p1 <= outlen(6 - 1 downto 0);
    trunc_ln421_fu_1328_p1 <= r_2_reg_466(8 - 1 downto 0);
    umax12_fu_883_p3 <= 
        start_load_reg_1399 when (empty_32_fu_879_p2(0) = '1') else 
        end_1_reg_1412;
    xor_ln384_fu_1094_p2 <= (p_Result_6_fu_1078_p9 xor ap_phi_reg_pp1_iter1_UnifiedRetVal_i_reg_365);
    xor_ln411_fu_832_p2 <= (tmp_4_fu_824_p3 xor ap_const_lv1_1);
    zext_ln366_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(start),16));
    zext_ln371_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(end_1_reg_1412),16));
    zext_ln376_1_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln376_fu_907_p1),64));
    zext_ln376_cast57_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(end_1_reg_1412),8));
    zext_ln376_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(umax12_fu_883_p3),6));
    zext_ln381_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln381_fu_946_p2),64));
    zext_ln382_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln382_fu_973_p2),64));
    zext_ln383_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln383_fu_988_p2),64));
    zext_ln399_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(start),16));
    zext_ln421_1_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln421_fu_1345_p2),64));
    zext_ln421_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_455),5));
end behav;
