{"Mohamed I. Elmasry": [0, ["Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "https://doi.org/10.1145/127601.127609", "dac", 1991]], "Alice C. Parker": [0, ["Synthesis of Application-Specific Multiprocessor Architectures", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/127601.127612", "dac", 1991], ["CHOP: A Constraint-Driven System-Level Partitioner", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/127601.127724", "dac", 1991], ["3D Scheduling: High-Level Synthesis with Floorplanning", ["Jen-Pin Weng", "Alice C. Parker"], "https://doi.org/10.1145/127601.127748", "dac", 1991]], "Louis J. Hafer": [0, ["Constraint improvements for MILP-based hardware synthesis", ["Louis J. Hafer"], "https://doi.org/10.1145/127601.127614", "dac", 1991]], "Sung-Mo Kang": [0.8804949820041656, ["ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach", ["Yung-Ho Shih", "Sung-Mo Kang"], "https://doi.org/10.1145/127601.127616", "dac", 1991]], "Ronald A. Rohrer": [0, ["ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits", ["Alexander D. Stein", "Tuyen V. Nguyen", "Binay J. George", "Ronald A. Rohrer"], "https://doi.org/10.1145/127601.127618", "dac", 1991], ["Efficient Simulation of Bipolar Digital ICs", ["Chandramouli Visweswariah", "Ronald A. Rohrer"], "https://doi.org/10.1145/127601.127620", "dac", 1991], ["A New Nonlinear Driver Model for Interconnect Analysis", ["Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1145/127601.127733", "dac", 1991]], "Harvey Jones": [0, ["Global Stratgies for Electronic Design (Panel Abstract)", ["Harvey Jones"], "", "dac", 1991]], "David Staepelaere": [0, ["Topological Routing in SURF: Generating a Rubber-Band sketch", ["Wayne Wei-Ming Dai", "Tal Dayan", "David Staepelaere"], "https://doi.org/10.1145/127601.127622", "dac", 1991]], "Masao Sato": [0, ["Routability of a Rubber-Band Sketch", ["Wayne Wei-Ming Dai", "Raymond Kong", "Masao Sato"], "https://doi.org/10.1145/127601.127623", "dac", 1991]], "Deborah C. Wang": [2.2907745700351256e-09, ["Novel Routing Schemes for IC Layout, Part I: Two-Layer Channel Routing", ["Deborah C. Wang"], "https://doi.org/10.1145/127601.127626", "dac", 1991]], "Marc Bartholomeus": [0, ["A New Hypergraph Based Rip-Up and Reroute Strategy", ["Manuela Raith", "Marc Bartholomeus"], "https://doi.org/10.1145/127601.127628", "dac", 1991]], "Sao-Jie Chen": [0, ["Constrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems", ["Sung-Chuan Fang", "Kuo-En Chang", "Wu-Shiung Feng", "Sao-Jie Chen"], "https://doi.org/10.1145/127601.127629", "dac", 1991]], "Andrzej Krasniewski": [0, ["Logic Synthesis for Efficient Pseudoexhaustive Testability", ["Andrzej Krasniewski"], "https://doi.org/10.1145/127601.127630", "dac", 1991]], "Michael D. Ciletti": [0, ["Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/127601.127631", "dac", 1991]], "Kurt Keutzer": [0, ["Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology", ["Kwang-Ting Cheng", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/127601.127632", "dac", 1991]], "M. Ray Mercer": [0, ["The Interdependence Between Delay-Optimization of Synthesized Networks and Testing", ["Thomas W. Williams", "Bill Underwood", "M. Ray Mercer"], "https://doi.org/10.1145/127601.127633", "dac", 1991], ["Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams", ["Kenneth M. Butler", "Don E. Ross", "Rohit Kapur", "M. Ray Mercer"], "https://doi.org/10.1145/127601.127705", "dac", 1991]], "Gabriele Saucier": [0, ["A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings", ["M. Crastes", "K. Sakouti", "Gabriele Saucier"], "https://doi.org/10.1145/127601.127634", "dac", 1991]], "Narasimha B. Bhat": [0, ["Layout Driven Technology Mapping", ["Massoud Pedram", "Narasimha B. Bhat"], "https://doi.org/10.1145/127601.127635", "dac", 1991]], "David Gregory": [0, ["An ECL Logic Synthesis System", ["Van Morgan", "David Gregory"], "https://doi.org/10.1145/127601.127637", "dac", 1991]], "Akira Kondoh": [0, ["Timing Optimization on Mapped Circuits", ["Ko Yoshikawa", "Hiroshi Ichiryu", "Hisato Tanishita", "Shigenobu Suzuki", "Nobuyoshi Nomizu", "Akira Kondoh"], "https://doi.org/10.1145/127601.127639", "dac", 1991]], "Gennady G. Kazyonnov": [0, ["Design Automation in the Soviet Union: History and Status (Abstract)", ["Gennady G. Kazyonnov"], "", "dac", 1991]], "Andrew Rappaport": [0, ["Implementing the Vision: Electronic Design in the 1990's (Panel Abstract)", ["Andrew Rappaport"], "", "dac", 1991]], "Youn-Long Lin": [0, ["Channel Density Reduction by Routing Over The Cells", ["Min-Siang Lin", "Hourng-Wern Perng", "Chi-Yi Hwang", "Youn-Long Lin"], "https://doi.org/10.1145/127601.127640", "dac", 1991], ["Scheduling for Functional Pipelining and Loop Winding", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/127601.127766", "dac", 1991]], "Majid Sarrafzadeh": [0, ["New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals", ["Nancy D. Holmes", "Naveed A. Sherwani", "Majid Sarrafzadeh"], "https://doi.org/10.1145/127601.127642", "dac", 1991]], "Kwee Heong Tan": [0, ["Routing the 3-D Chip", ["Richard J. Enbody", "Gary Lynn", "Kwee Heong Tan"], "https://doi.org/10.1145/127601.127644", "dac", 1991]], "Gerald E. Sobelman": [0, ["Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation", ["E. Vandris", "Gerald E. Sobelman"], "https://doi.org/10.1145/127601.127645", "dac", 1991]], "Nimish Radia": [0, ["A System for Fault Diagnosis and Simulation of VHDL Descriptions", ["Vijay Pitchumani", "Pankaj Mayor", "Nimish Radia"], "https://doi.org/10.1145/127601.127647", "dac", 1991]], "Yoshihiro Kitamura": [0, ["Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT", ["Yoshihiro Kitamura"], "https://doi.org/10.1145/127601.127649", "dac", 1991]], "Janak H. Patel": [0, ["Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors", ["Srinivas Patil", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/127601.127651", "dac", 1991]], "Silvano Gai": [0, ["Creator: General and Efficient Multilevel Concurrent Fault Simulation", ["Pier Luca Montessoro", "Silvano Gai"], "https://doi.org/10.1145/127601.127653", "dac", 1991]], "Kwang-Ting Cheng": [0, ["On Removing Redundancy in Sequential Circuits", ["Kwang-Ting Cheng"], "https://doi.org/10.1145/127601.127655", "dac", 1991]], "Alberto L. Sangiovanni-Vincentelli": [0, ["A Framework for Satisfying Input and Output Encoding Constraints", ["Alexander Saldanha", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/127601.127656", "dac", 1991], ["Algorithms for Synthesis of Hazard-Free Asynchronous Circuits", ["Luciano Lavagno", "Kurt Keutzer", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/127601.127685", "dac", 1991], ["Testability Solutions: Who Really Wants Them? (Panel Abstract)", ["Alberto L. Sangiovanni-Vincentelli"], "", "dac", 1991]], "Marc Davio": [0, ["A Unified Approach to Input-Output Encoding for FSM State Assignment", ["Maciej J. Ciesielski", "Jia-Jye Shen", "Marc Davio"], "https://doi.org/10.1145/127601.127659", "dac", 1991]], "Thomas Muller-Wipperfurth": [0, ["FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs", ["Martin Geiger", "Thomas Muller-Wipperfurth"], "https://doi.org/10.1145/127601.127661", "dac", 1991]], "Michael C. McFarland": [0, ["Intellectual Property (Panel Abstract)", ["Michael C. McFarland"], "", "dac", 1991]], "Dwight D. Hill": [0, ["A CAD System for the Design of Field Programmable Gate Arrays", ["Dwight D. Hill"], "https://doi.org/10.1145/127601.127662", "dac", 1991]], "Masahiro Hashimoto": [0, ["Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers", ["Hidekazu Terai", "Fumio Goto", "Katsuro Wakai", "Tokinori Kozawa", "Mitsugu Edagawa", "Satoshi Hososaka", "Masahiro Hashimoto"], "https://doi.org/10.1145/127601.127663", "dac", 1991]], "Daniel P. Siewiorek": [0, ["SIDECAR: Design Support for Reliability", ["Charles R. Yount", "Daniel P. Siewiorek"], "https://doi.org/10.1145/127601.127664", "dac", 1991]], "Scott Seligman": [0, ["Automatic Generation of Compiled Simulations through Program Specialization", ["Wing Yee Au", "Daniel Weise", "Scott Seligman"], "https://doi.org/10.1145/127601.127665", "dac", 1991]], "Larry G. Jones": [0, ["Accelerating Switch-Level Simulation by Function Caching", ["Larry G. Jones"], "https://doi.org/10.1145/127601.127666", "dac", 1991]], "Andrzej J. Strojwas": [0, ["Utilizing Logic Information in Multi-Level Timing Simulation", ["Marko P. Chew", "Andrzej J. Strojwas"], "https://doi.org/10.1145/127601.127667", "dac", 1991], ["A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator", ["D. M. H. Walker", "Chris S. Kellen", "Andrzej J. Strojwas"], "https://doi.org/10.1145/127601.127736", "dac", 1991], ["The Role of Timing Verification in Layout Synthesis", ["Jacques Benkoski", "Andrzej J. Strojwas"], "https://doi.org/10.1145/127601.122895", "dac", 1991]], "Randal E. Bryant": [0, ["Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators", ["Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1145/127601.127668", "dac", 1991]], "Gershon Kedem": [0, ["Breaking the Barrier of Parallel Simulation of Digital Systems", ["Jack V. Briner Jr.", "John L. Ellis", "Gershon Kedem"], "https://doi.org/10.1145/127601.127669", "dac", 1991]], "Zvonko G. Vranesic": [0, ["Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs", ["Robert J. Francis", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1145/127601.127670", "dac", 1991]], "Giovanni De Micheli": [0, ["Technology Mapping for Electrically Programmable Gate Arrays", ["Silvia Ercolani", "Giovanni De Micheli"], "https://doi.org/10.1145/127601.127671", "dac", 1991], ["Control Optimization Based on Resynchronization of Operations", ["David C. Ku", "Dave Filo", "Giovanni De Micheli"], "https://doi.org/10.1145/127601.127696", "dac", 1991]], "Kevin Karplus": [0, ["Xmap: A Technology Mapper for Table-Lookup Field-Programmable Gate Arrays", ["Kevin Karplus"], "https://doi.org/10.1145/127601.127672", "dac", 1991], ["Amap: A Technology Mapper for Selector-Based Field-Programmable Gate Arrays", ["Kevin Karplus"], "https://doi.org/10.1145/127601.127673", "dac", 1991], ["Logic Minimization using Two-column Rectangle Replacement", ["Soren Soe", "Kevin Karplus"], "https://doi.org/10.1145/127601.127714", "dac", 1991]], "Nam Sung Woo": [0.9872660338878632, ["A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility", ["Nam Sung Woo"], "https://doi.org/10.1145/127601.127675", "dac", 1991]], "Wojciech Maly": [0, ["What is Design for Manufacturability (DFM)? (Panel Abstract)", ["Wojciech Maly"], "", "dac", 1991]], "Reiji Toyoshima": [0, ["Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design", ["Yasushi Ogawa", "Tsutomu Itoh", "Yoshio Miki", "Tatsuki Ishii", "Yasuo Sato", "Reiji Toyoshima"], "https://doi.org/10.1145/127601.127676", "dac", 1991]], "Gregory Chevallier": [0, ["Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System", ["Christian Masson", "Remy Escassut", "Denis Barbier", "Daniel Winer", "Gregory Chevallier"], "https://doi.org/10.1145/127601.127677", "dac", 1991]], "Krzysztof Kozminski": [0, ["Benchmarks for Layout Synthesis - Evolution and Current Status", ["Krzysztof Kozminski"], "https://doi.org/10.1145/127601.127678", "dac", 1991]], "Christos A. Papachristou": [0, ["A Design for Testability Scheme with Applications to Data Path Synthesis", ["Scott Chiu", "Christos A. Papachristou"], "https://doi.org/10.1145/127601.127679", "dac", 1991]], "Chih-Jen Lin": [0, ["Enhanced Controllability for IDDQ Test Sets Using Partial Scan", ["Tapan J. Chakraborty", "Sudipta Bhawmik", "Robert Bencivenga", "Chih-Jen Lin"], "https://doi.org/10.1145/127601.127680", "dac", 1991]], "Kerry Pierce": [0, ["ATPG Based on a Novel Grid-Addressable Latch Element", ["Susheel J. Chandra", "Tom Ferry", "Tushar Gheewala", "Kerry Pierce"], "https://doi.org/10.1145/127601.127681", "dac", 1991]], "Chien-In Henry Chen": [0, ["Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit", ["Chien-In Henry Chen"], "https://doi.org/10.1145/127601.127682", "dac", 1991]], "Charles E. Radke": [0, ["Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits", ["David M. Wu", "Charles E. Radke"], "https://doi.org/10.1145/127601.127683", "dac", 1991]], "Chen-Shang Lin": [0, ["Automatic Synthesis of Asynchronous Circuits", ["Kuan-Jen Lin", "Chen-Shang Lin"], "https://doi.org/10.1145/127601.127684", "dac", 1991]], "William P. Birmingham": [0, ["Synthesis of Multiple-Input Change Asynchronous Finite state Machines", ["Maureen Ladd", "William P. Birmingham"], "https://doi.org/10.1145/127601.127686", "dac", 1991]], "A. Richard Newton": [0, ["Framework Standards: How Important are They? (Panel Abstract)", ["A. Richard Newton"], "", "dac", 1991]], "Chung-Kuan Cheng": [0, ["A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm", ["Robert C. Carden IV", "Chung-Kuan Cheng"], "https://doi.org/10.1145/127601.127687", "dac", 1991]], "Gabriel Robins": [0, ["High-Performance Clock Routing Based on Recursive Geometric Aatching", ["Andrew B. Kahng", "Jason Cong", "Gabriel Robins"], "https://doi.org/10.1145/127601.127688", "dac", 1991]], "D. F. Wong": [0, ["On Minimizing the Number of L-Shaped Channels", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/127601.127689", "dac", 1991], ["A General Multi-Layer Area Router", ["Mohankumar Guruswamy", "D. F. Wong"], "https://doi.org/10.1145/127601.127690", "dac", 1991]], "Sudhakar M. Reddy": [0, ["On Achieving a Complete Fault Coverage for Sequential Machines Using the Transition Fault Model", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/127601.127691", "dac", 1991]], "Janusz Rajski": [0, ["Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-level Circuits", ["Stephen Pateras", "Janusz Rajski"], "https://doi.org/10.1145/127601.127692", "dac", 1991]], "Vishwani D. Agrawal": [0, ["A Transitive Closure Based Algorithm for Test Generation", ["Srimat T. Chakradhar", "Vishwani D. Agrawal"], "https://doi.org/10.1145/127601.127693", "dac", 1991]], "Sharad Malik": [0, ["A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik"], "https://doi.org/10.1145/127601.127694", "dac", 1991]], "Hans-Joachim Wunderlich": [0, ["A Unified Approach for the Synthesis of Self-Testable Finite State Machines", ["Bernhard Eschermann", "Hans-Joachim Wunderlich"], "https://doi.org/10.1145/127601.127697", "dac", 1991]], "Haidar Harmanani": [0, ["A Data Path Synthesis Method for Self-Testable Designs", ["Christos A. Papachristou", "Scott Chiu", "Haidar Harmanani"], "https://doi.org/10.1145/127601.127698", "dac", 1991]], "Chidchanok Lursinsap": [0, ["Automated Micro-Roll-back Self-Recovery Synthesis", ["Vijay Raghavendra", "Chidchanok Lursinsap"], "https://doi.org/10.1145/127601.127699", "dac", 1991]], "Gerd Venzl": [0, ["Proof-Aided Design of Verified Hardware", ["Holger Busch", "Gerd Venzl"], "https://doi.org/10.1145/127601.127700", "dac", 1991], ["Are Formal Methods in Design for Real? (Panel Abstract)", ["Gerd Venzl"], "", "dac", 1991]], "Carl-Johan H. Seger": [0, ["Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation", ["Randal E. Bryant", "Derek L. Beatty", "Carl-Johan H. Seger"], "https://doi.org/10.1145/127601.127701", "dac", 1991]], "David E. Long": [0, ["Representing Circuits More Efficiently in Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "David E. Long"], "https://doi.org/10.1145/127601.127702", "dac", 1991]], "Jerry R. Burch": [0, ["Using BDDs to Verify Multipliers", ["Jerry R. Burch"], "https://doi.org/10.1145/127601.127703", "dac", 1991]], "Shuzo Yajima": [0, ["Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing", ["Hiroyuki Ochi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/127601.127704", "dac", 1991], ["Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits", ["Yutaka Deguchi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/127601.127745", "dac", 1991]], "Ting-Ting Y. Lin": [0, ["A General Purpose Multiple Way Partitioning Algorithm", ["Ching-Wei Yeh", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1145/127601.127706", "dac", 1991]], "Frank M. Johannes": [0, ["Analytical Placement: A Linear or a Quadratic Objective Function?", ["Georg Sigl", "Konrad Doll", "Frank M. Johannes"], "https://doi.org/10.1145/127601.127707", "dac", 1991]], "Keikichi Tamaru": [0, ["Branch-and-Bound Placement for Building Block Layout", ["Hidetoshi Onodera", "Yo Taniguchi", "Keikichi Tamaru"], "https://doi.org/10.1145/127601.127708", "dac", 1991]], "Chung-Len Lee": [0.0003780385450227186, ["A Probabilistic Testability Measure for Delay Faults", ["Wen Ching Wu", "Chung-Len Lee"], "https://doi.org/10.1145/127601.127709", "dac", 1991]], "Teresa H. Y. Meng": [0, ["Testability of Asynchronous Timed Control Circuits with Delay Assumptions", ["Peter A. Beerel", "Teresa H. Y. Meng"], "https://doi.org/10.1145/127601.127710", "dac", 1991]], "Amitava Majumdar": [0, ["A Branching Process Model for Observability Analysis of Combinational Circuits", ["Sarma Sastry", "Amitava Majumdar"], "https://doi.org/10.1145/127601.127711", "dac", 1991]], "Masahiro Fujita": [0, ["A Resynthesis Approach for Network Optimization", ["Kuang-Chien Chen", "Yusuke Matsunaga", "Saburo Muroga", "Masahiro Fujita"], "https://doi.org/10.1145/127601.127712", "dac", 1991]], "Saburo Muroga": [0, ["Logic Optimization of MOS Networks", ["Johnson Chan Limqueco", "Saburo Muroga"], "https://doi.org/10.1145/127601.127713", "dac", 1991]], "Sarma Sastry": [0, ["Flexible Transistor Matrix (FTM)", ["King C. Ho", "Sarma Sastry"], "https://doi.org/10.1145/127601.127715", "dac", 1991]], "Yu-Chin Hsu": [0, ["An Efficient Layout Style for 2-Metal CMOS Leaf Cells And Their Automatic Generation", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/127601.127716", "dac", 1991]], "John P. Hayes": [0, ["Exact Width and Height Minimization of CMOS Cells", ["Robert L. Maziasz", "John P. Hayes"], "https://doi.org/10.1145/127601.127717", "dac", 1991]], "Ronald S. Gyurcsik": [0, ["Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time", ["Scott D. Huss", "Ronald S. Gyurcsik"], "https://doi.org/10.1145/127601.127718", "dac", 1991], ["Generation of Performance Sensitivities for Analog Cell Layout", ["George Gad-El-Karim", "Ronald S. Gyurcsik"], "https://doi.org/10.1145/127601.127720", "dac", 1991]], "P. Senn": [0, ["A Constraint Based Approach to Automatic Design of Analog Cells", ["Louis-Oliver Donzelle", "Pierre-Francois Dubois", "B. Hennion", "J. Parissis", "P. Senn"], "https://doi.org/10.1145/127601.127722", "dac", 1991]], "Yuriko Yamada": [0, ["A Layout Improvement Method Based on Constraint Propagation for Analog LSI's", ["Masato Mogaki", "Naoki Kato", "Naomi Shimada", "Yuriko Yamada"], "https://doi.org/10.1145/127601.127723", "dac", 1991]], "Thomas E. Fuhrman": [0, ["Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World", ["Thomas E. Fuhrman"], "https://doi.org/10.1145/127601.127725", "dac", 1991]], "James R. Kipps": [0, ["Bridging High-Level Synthesis to RTL Technology Libraries", ["Nikil D. Dutt", "James R. Kipps"], "https://doi.org/10.1145/127601.127726", "dac", 1991]], "Agha Hussain": [0, ["The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve", ["Alice C. Parker", "Pravil Gupta", "Agha Hussain"], "https://doi.org/10.1145/127601.127727", "dac", 1991]], "Hsi-Chuan Chen": [0, ["An Efficient Parallel Critical Path Algorithm", ["Li-Ren Liu", "David Hung-Chang Du", "Hsi-Chuan Chen"], "https://doi.org/10.1145/127601.127728", "dac", 1991]], "Resve A. Saleh": [0, ["Incremental Techniques for the Identification of Statically Sensitizable Critical Paths", ["Yun-Cheng Ju", "Resve A. Saleh"], "https://doi.org/10.1145/127601.127729", "dac", 1991]], "Li-Ren Liu": [0, ["Critical Path Selection for Performance Optimization", ["Hsi-Chuan Chen", "David Hung-Chang Du", "Li-Ren Liu"], "https://doi.org/10.1145/127601.127730", "dac", 1991]], "Yao-Tsung Yen": [0, ["Timing Verification on a 1.2M-Device Full-Custom CMOS Design", ["Jengwei Pan", "Larry L. Biro", "Joel Grodstein", "William J. Grundmann", "Yao-Tsung Yen"], "https://doi.org/10.1145/127601.127731", "dac", 1991]], "Lawrence T. Pillage": [0, ["RICE: Rapid Interconnect Circuit Evaluator", ["Curtis L. Ratzlaff", "Nanda Gopal", "Lawrence T. Pillage"], "https://doi.org/10.1145/127601.127732", "dac", 1991]], "Reimund Dachauer": [0, ["Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves", ["Heinz Mattes", "Wolfgang Weisenseel", "Gerhard Bischof", "Reimund Dachauer"], "https://doi.org/10.1145/127601.127734", "dac", 1991]], "Robert W. Dutton": [0, ["Linking TCAD to EDA - Benefits and Issues", ["Goodwin R. Chin", "Walter C. Dietrich Jr.", "Duane S. Boning", "Alexander S. Wong", "Andrew R. Neureuther", "Robert W. Dutton"], "https://doi.org/10.1145/127601.127735", "dac", 1991]], "Zhijian Li": [0, ["GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process", ["Lifeng Wu", "Zhilian Yang", "Zhiping Yu", "Zhijian Li"], "https://doi.org/10.1145/127601.127737", "dac", 1991]], "Michael Payer": [0, ["Data-Path Synthesis Using Path Analysis", ["Reinaldo A. Bergamaschi", "Raul Camposano", "Michael Payer"], "https://doi.org/10.1145/127601.127738", "dac", 1991]], "Hugo De Man": [0, ["Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications", ["Stefaan Note", "Werner Geurts", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1145/127601.127739", "dac", 1991]], "Michael Z. Moricz": [0, ["Datapath Scheduling for Two-Level Pipelining", ["C. Y. Roger Chen", "Michael Z. Moricz"], "https://doi.org/10.1145/127601.127740", "dac", 1991]], "Andrew Seawright": [0, ["Relevant Issues in High-Level Connectivity Synthesis", ["Barry M. Pangrle", "Forrest Brewer", "Donald A. Lobo", "Andrew Seawright"], "https://doi.org/10.1145/127601.127741", "dac", 1991]], "Jurgen Koehl": [0, ["An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement", ["Ren-Song Tsay", "Jurgen Koehl"], "https://doi.org/10.1145/127601.122882", "dac", 1991]], "Wing K. Luk": [0, ["A Fast Physical Constraint Generator for Timing Driven Layout", ["Wing K. Luk"], "https://doi.org/10.1145/127601.114161", "dac", 1991]], "Eugene Shragowitz": [0, ["Dynamic Prediction of Critical Paths and Nets for Constructive Timing-Driven Placement", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/127601.127165", "dac", 1991]], "Arvind Srinivasan": [0, ["An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs", ["Arvind Srinivasan"], "https://doi.org/10.1145/127601.127743", "dac", 1991]], "Maciej J. Ciesielski": [0, ["Placement for Clock Period Minimization With Multiple Wave Propagation", ["Donald A. Joy", "Maciej J. Ciesielski"], "https://doi.org/10.1145/127601.127742", "dac", 1991]], "Farid N. Najm": [0, ["Transition Density, A Stochastic Measure of Activity in Digital Circuits", ["Farid N. Najm"], "https://doi.org/10.1145/127601.127744", "dac", 1991]], "Gaetano Borriello": [0, ["OEsim: A Simulator for Timing Behavior", ["Tod Amon", "Gaetano Borriello"], "https://doi.org/10.1145/127601.127746", "dac", 1991], ["Sizing Synchronization Queues: A Case Study in Higher Level Synthesis", ["Tod Amon", "Gaetano Borriello"], "https://doi.org/10.1145/127601.127752", "dac", 1991]], "Andrea S. LaPaugh": [0, ["CLOVER: A Timing Constraints Verification System", ["Dimitris Doukas", "Andrea S. LaPaugh"], "https://doi.org/10.1145/127601.127747", "dac", 1991]], "Jack T. Mowchenko": [0, ["Bottom Up Synthesis Based on Fuzzy Schedules", ["Tai A. Ly", "Jack T. Mowchenko"], "https://doi.org/10.1145/127601.127749", "dac", 1991]], "Chong-Min Kyung": [0.5, ["Fast and Near Optimal Scheduling in Automatic Data Path Aynthesis", ["In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/127601.127750", "dac", 1991]], "Hueymin Wang": [0.20416069775819778, ["Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics", ["Rajiv Jain", "Ashutosh Mujumdar", "Alok Sharma", "Hueymin Wang"], "https://doi.org/10.1145/127601.127751", "dac", 1991]], "Kenneth W. Fiduk": [0, ["The MCC CAD Framework Methodology Management System", ["Wayne Allen", "Douglas Rosenthal", "Kenneth W. Fiduk"], "https://doi.org/10.1145/127601.127753", "dac", 1991]], "Peter Hackett": [0, ["A Configuration Management System in a Data Management Framework", ["Steve Banks", "Catherine Bunting", "Russ Edwards", "Laura Fleming", "Peter Hackett"], "https://doi.org/10.1145/127601.127754", "dac", 1991]], "Arnaldo Hilario Viegas de Lima": [0, ["Design Version Management in the GARDEN Framework", ["Flavio Rech Wagner", "Arnaldo Hilario Viegas de Lima"], "https://doi.org/10.1145/127601.127755", "dac", 1991]], "Pieter van der Wolf": [0, ["Design Flow Management in the NELSIS CAD Framework", ["K. Olav ten Bosch", "Peter Bingley", "Pieter van der Wolf"], "https://doi.org/10.1145/127601.127756", "dac", 1991]], "Jerry P. Hwang": [5.686549897632176e-09, ["REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis", ["Jerry P. Hwang"], "https://doi.org/10.1145/127601.127757", "dac", 1991]], "Matthias C. Utesch": [0, ["A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions", ["Matthias C. Utesch"], "https://doi.org/10.1145/127601.127758", "dac", 1991]], "Roberto Suaya": [0, ["A Two-Dimensional Topological Compactor With Octagonal Geometry", ["Paul de Dood", "John Wawrzynek", "Erwin Liu", "Roberto Suaya"], "https://doi.org/10.1145/127601.127759", "dac", 1991]], "Andrew J. Harrison": [0, ["VLSI Layout Compaction Using Radix Priority Search Trees", ["Andrew J. Harrison"], "https://doi.org/10.1145/127601.127760", "dac", 1991]], "Chi-Yuan Lo": [0, ["On Minimal Closure Constraint Generation for Symbolic Cell Assembly", ["Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1145/127601.127761", "dac", 1991]], "Donald O. Pederson": [0, ["Efficient Transient Simulation of Lossy Interconnect", ["Jaijeet S. Roychowdhury", "Donald O. Pederson"], "https://doi.org/10.1145/127601.127762", "dac", 1991]], "S. Chowdhury": [0, ["A Transmission Line Simulator for GaAs Integrated Circuits", ["J. S. Barkatullah", "S. Chowdhury"], "https://doi.org/10.1145/127601.127763", "dac", 1991]], "J. P. Harrang": [0, ["Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters", ["Andrew T. Yang", "C. H. Chan", "Jack T. Yao", "R. R. Daniels", "J. P. Harrang"], "https://doi.org/10.1145/127601.127764", "dac", 1991]], "Steven C. Bass": [0, ["Minimizing the Number of Delay Buffers in the Synchronization of Pipelined Systems", ["Xiaobo Hu", "Ronald G. Harber", "Steven C. Bass"], "https://doi.org/10.1145/127601.127765", "dac", 1991]], "Roni Potasman": [0, ["Incremental Tree Height Reduction for High Level Synthesis", ["Alexandru Nicolau", "Roni Potasman"], "https://doi.org/10.1145/127601.127767", "dac", 1991]], "Barry M. Pangrle": [0, ["Redundant Operator Creation: A Scheduling Optimization Technique", ["Donald A. Lobo", "Barry M. Pangrle"], "https://doi.org/10.1145/127601.127768", "dac", 1991]], "Jonathan Rose": [0, ["Will the Field-Programmable Gata Array Replace the Mask-Programmable Gate Array? (Panel Abstract)", ["Jonathan Rose"], "", "dac", 1991]]}