Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 043782651def4a09883acfd41a1e4115 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xil_defaultlib -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bdtest_behav xil_defaultlib.bdtest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_13.c_addsub_v12_0_13 [\c_addsub_v12_0_13(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling module xil_defaultlib.delaypass
Compiling module xil_defaultlib.design_1_delaypass_0_0
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture design_1_mult_gen_0_0_arch of entity xil_defaultlib.design_1_mult_gen_0_0 [design_1_mult_gen_0_0_default]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.bdtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot bdtest_behav
