$date
	Sat Oct 22 20:49:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#943415
b10111 !
1"
#943418
b10111 &
b10111 %
1$
#943419
0"
#943422
b1000110 &
b1000110 %
#943426
b100011 &
b100011 %
#943430
b1101010 &
b1101010 %
#943434
b110101 &
b110101 %
#943438
b10100000 &
b10100000 %
#943442
b1010000 &
b1010000 %
#943446
b101000 &
b101000 %
#943450
b10100 &
b10100 %
#943454
b1010 &
b1010 %
#943458
b101 &
b101 %
#943462
b10000 &
b10000 %
#943466
b1000 &
b1000 %
#943470
b100 &
b100 %
#943474
b10 &
b10 %
#943478
b1 &
1#
b1 %
#943482
b0 &
b0 %
0#
0$
#1871728
b10110 !
1"
#1871730
b10110 &
b10110 %
1$
#1871731
0"
#1871734
b1011 &
b1011 %
#1871738
b100010 &
b100010 %
#1871742
b10001 &
b10001 %
#1871746
b110100 &
b110100 %
#1871750
b11010 &
b11010 %
#1871754
b1101 &
b1101 %
#1871758
b101000 &
b101000 %
#1871762
b10100 &
b10100 %
#1871766
b1010 &
b1010 %
#1871770
b101 &
b101 %
#1871774
b10000 &
b10000 %
#1871778
b1000 &
b1000 %
#1871782
b100 &
b100 %
#1871786
b10 &
b10 %
#1871790
b1 &
1#
b1 %
#1871794
b0 &
b0 %
0#
0$
#2874021
b10000 !
1"
#2874022
b10000 &
b10000 %
1$
#2874023
0"
#2874026
b1000 &
b1000 %
#2874030
b100 &
b100 %
#2874034
b10 &
b10 %
#2874038
b1 &
1#
b1 %
#2874042
b0 &
b0 %
0#
0$
#4500012
