INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sources_1/new/Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sources_1/new/Outputs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Outputs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sources_1/new/PenCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PenCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sources_1/new/Steppers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Steppers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/perhu/VivadoProjects/CCW2_LOGOCPU/CCW2_LOGOCPU.srcs/sim_1/new/MasterSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MasterSim'
