// SPDX-License-Identifier: GPL-2.0
/*
 * Intel Max10 Board Management Controller Secure Update Driver
 *
 * Copyright (C) 2021 Intel Corporation. All rights reserved.
 *
 */

#include <linux/bitfield.h>
#include <linux/mfd/intel-m10-bmc.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/nvmem-provider.h>
#include <linux/mod_devicetable.h>

struct m10bmc_log_cfg {
	int el_size;
	unsigned long el_off;

	int id_size;
	unsigned long id_off;

	int bi_size;
	unsigned long bi_off;
};

struct m10bmc_log {
	struct device *dev;
	struct intel_m10bmc *m10bmc;
	unsigned int freq_s;		/* update frequency in seconds */
	struct delayed_work dwork;
	struct m10bmc_log_cfg *log_cfg;
	struct nvmem_device *bmc_event_log_nvmem;
	struct nvmem_device *fpga_image_dir_nvmem;
	struct nvmem_device *bom_info_nvmem;
};

#define M10BMC_TIMESTAMP_FREQ   60	/* 60 seconds between updates */
#define TIME_LOW	GENMASK(31, 0)
#define TIME_HIGH	GENMASK(63, 32)
static void m10bmc_log_time_sync(struct work_struct *work)
{
	struct delayed_work *dwork;
	u32 time_high, time_low;
	struct m10bmc_log *log;
	s64 time_ms;
	int ret;

	dwork = to_delayed_work(work);
	log = container_of(dwork, struct m10bmc_log, dwork);

	time_ms = ktime_to_ms(ktime_get_real());
	time_low = (u32)FIELD_GET(TIME_LOW, time_ms);
	time_high = (u32)FIELD_GET(TIME_HIGH, time_ms);
	ret = regmap_write(log->m10bmc->regmap, m10bmc_base(log->m10bmc) +
			   M10BMC_PMCI_TIME_HIGH, time_high);
	if (!ret)
		ret = regmap_write(log->m10bmc->regmap,
				   m10bmc_base(log->m10bmc) +
				   M10BMC_PMCI_TIME_LOW, time_low);
	if (ret)
		dev_err_once(log->dev,
			     "Failed to update BMC timestamp: %d\n", ret);

	schedule_delayed_work(&log->dwork, log->freq_s * HZ);
}

static ssize_t
time_sync_frequency_store(struct device *dev, struct device_attribute *attr,
			  const char *buf, size_t count)
{
	struct m10bmc_log *ddata = dev_get_drvdata(dev);
	unsigned int ret, old_freq = ddata->freq_s;

	ret = kstrtouint(buf, 0, &ddata->freq_s);
	if (ret)
		return ret;

	if (old_freq)
		cancel_delayed_work_sync(&ddata->dwork);

	if (ddata->freq_s)
		m10bmc_log_time_sync(&ddata->dwork.work);

	return count;
}

static ssize_t
time_sync_frequency_show(struct device *dev, struct device_attribute *attr,
			 char *buf)
{
	struct m10bmc_log *ddata = dev_get_drvdata(dev);

	return sysfs_emit(buf, "%u\n", ddata->freq_s);
}
static DEVICE_ATTR_RW(time_sync_frequency);

static struct attribute *m10bmc_log_attrs[] = {
	&dev_attr_time_sync_frequency.attr,
	NULL,
};
ATTRIBUTE_GROUPS(m10bmc_log);

static int bmc_nvmem_read(struct m10bmc_log *ddata, unsigned int addr,
			  unsigned int off, void *val, size_t count)
{
	int ret;

	if (!ddata->m10bmc->ops.flash_read)
		return -ENODEV;

	ret = ddata->m10bmc->ops.flash_read(ddata->m10bmc, val,
					    addr + off, count);
	if (ret) {
		dev_err(ddata->dev, "failed to read flash %x\n", addr);
		return -EIO;
	}

	return 0;
}

static int bmc_event_log_nvmem_read(void *priv, unsigned int off,
				    void *val, size_t count)
{
	struct m10bmc_log *ddata = priv;

	return bmc_nvmem_read(ddata, ddata->log_cfg->el_off, off, val, count);
}

static int fpga_image_dir_nvmem_read(void *priv, unsigned int off,
				     void *val, size_t count)
{
	struct m10bmc_log *ddata = priv;

	return bmc_nvmem_read(ddata, ddata->log_cfg->id_off, off, val, count);
}

static int bom_info_nvmem_read(void *priv, unsigned int off,
			       void *val, size_t count)
{
	struct m10bmc_log *ddata = priv;

	return bmc_nvmem_read(ddata, ddata->log_cfg->bi_off, off, val, count);
}

static struct nvmem_config bmc_event_log_nvmem_config = {
	.name = "bmc_event_log",
	.stride = 4,
	.word_size = 1,
	.reg_read = bmc_event_log_nvmem_read,
	.id = NVMEM_DEVID_AUTO,
};

static struct nvmem_config fpga_image_dir_nvmem_config = {
	.name = "fpga_image_directory",
	.stride = 4,
	.word_size = 1,
	.reg_read = fpga_image_dir_nvmem_read,
	.id = NVMEM_DEVID_AUTO,
};

static struct nvmem_config bom_info_nvmem_config = {
	.name = "bom_info",
	.stride = 4,
	.word_size = 1,
	.reg_read = bom_info_nvmem_read,
	.id = NVMEM_DEVID_AUTO,
};

static int m10bmc_log_probe(struct platform_device *pdev)
{
	const struct platform_device_id *id = platform_get_device_id(pdev);
	struct m10bmc_log *ddata;
	struct nvmem_config nvconfig;

	ddata = devm_kzalloc(&pdev->dev, sizeof(*ddata), GFP_KERNEL);
	if (!ddata)
		return -ENOMEM;

	ddata->dev = &pdev->dev;
	ddata->m10bmc = dev_get_drvdata(pdev->dev.parent);
	ddata->freq_s = M10BMC_TIMESTAMP_FREQ;
	INIT_DELAYED_WORK(&ddata->dwork, m10bmc_log_time_sync);
	ddata->log_cfg = (struct m10bmc_log_cfg *)id->driver_data;
	dev_set_drvdata(&pdev->dev, ddata);

	if (ddata->log_cfg->el_size > 0) {
		m10bmc_log_time_sync(&ddata->dwork.work);

		memcpy(&nvconfig, &bmc_event_log_nvmem_config, sizeof(bmc_event_log_nvmem_config));
		nvconfig.dev = ddata->dev;
		nvconfig.priv = ddata;
		nvconfig.size = ddata->log_cfg->el_size;

		ddata->bmc_event_log_nvmem = devm_nvmem_register(ddata->dev, &nvconfig);
		if (IS_ERR(ddata->bmc_event_log_nvmem))
			return PTR_ERR(ddata->bmc_event_log_nvmem);
	}

	if (ddata->log_cfg->id_size > 0) {
		memcpy(&nvconfig, &fpga_image_dir_nvmem_config, sizeof(fpga_image_dir_nvmem_config));
		nvconfig.dev = ddata->dev;
		nvconfig.priv = ddata;
		nvconfig.size = ddata->log_cfg->id_size;

		ddata->fpga_image_dir_nvmem = devm_nvmem_register(ddata->dev, &nvconfig);
		if (IS_ERR(ddata->fpga_image_dir_nvmem))
			return PTR_ERR(ddata->fpga_image_dir_nvmem);
	}

	if (ddata->log_cfg->bi_size > 0) {
		memcpy(&nvconfig, &bom_info_nvmem_config, sizeof(bom_info_nvmem_config));
		nvconfig.dev = ddata->dev;
		nvconfig.priv = ddata;
		nvconfig.size = ddata->log_cfg->bi_size;

		ddata->bom_info_nvmem = devm_nvmem_register(ddata->dev, &nvconfig);
		if (IS_ERR(ddata->bom_info_nvmem))
			return PTR_ERR(ddata->bom_info_nvmem);
	}

	return 0;
}

static int m10bmc_log_remove(struct platform_device *pdev)
{
	struct m10bmc_log *ddata = dev_get_drvdata(&pdev->dev);

	cancel_delayed_work_sync(&ddata->dwork);
	return 0;
}

static const struct m10bmc_log_cfg n6000_cfg = {
	.el_size = PMCI_ERROR_LOG_SIZE,
	.el_off = PMCI_ERROR_LOG_ADDR,

	.id_size = PMCI_FPGA_IMAGE_DIR_SIZE,
	.id_off = PMCI_FPGA_IMAGE_DIR_ADDR,

	.bi_size = PMCI_BOM_INFO_SIZE,
	.bi_off = PMCI_BOM_INFO_ADDR,
};

static const struct m10bmc_log_cfg c6100_cfg = {
	.el_size = PMCI_ERROR_LOG_SIZE,
	.el_off = 0x00a80000,

	.id_size = 0x00030000,
	.id_off = 0x00910000,
};

static const struct platform_device_id intel_m10bmc_log_ids[] = {
	{
		.name = "n6000bmc-log",
		.driver_data = (unsigned long)&n6000_cfg,
	},
	{
		.name = "c6100bmc-log",
		.driver_data = (unsigned long)&c6100_cfg,
	},
	{ }
};

static struct platform_driver intel_m10bmc_log_driver = {
	.probe = m10bmc_log_probe,
	.remove = m10bmc_log_remove,
	.driver = {
		.name = "intel-m10-bmc-log",
		.dev_groups = m10bmc_log_groups,
	},
	.id_table = intel_m10bmc_log_ids,
};
module_platform_driver(intel_m10bmc_log_driver);

MODULE_DEVICE_TABLE(platform, intel_m10bmc_log_ids);
MODULE_AUTHOR("Intel Corporation");
MODULE_DESCRIPTION("Intel MAX10 BMC Log");
MODULE_LICENSE("GPL v2");
