// Seed: 3663791409
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  tri id_5, id_6, id_7, id_8;
  always if (1) id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    begin : LABEL_0
      id_27 <= id_25;
    end
  end
  wire id_43, id_44, id_45, id_46;
  module_0 modCall_1 (
      id_40,
      id_24,
      id_21,
      id_31
  );
  assign id_24 = id_33;
  id_47(
      1, id_34, id_17, 1'h0, 1'b0, id_8, 1, id_16
  );
  wire id_48;
  wire id_49;
  wire id_50, id_51;
endmodule
