# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../rvTest.srcs/sources_1/new" --include "../../../../rvTest.srcs/sources_1/new" --include "../../../../rvTest.srcs/sources_1/ip/cpuclk" \
"../../../../rvTest.srcs/sources_1/new/ALU.v" \
"../../../../rvTest.srcs/sim_1/new/EX_stage_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
