{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620482311198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620482311206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:58:31 2021 " "Processing started: Sat May 08 21:58:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620482311206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482311206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482311206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620482312681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620482312681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/my/github/cw1997/sdram-controller/rtl/auto_refresh_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file c:/my/github/cw1997/sdram-controller/rtl/auto_refresh_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auto_refresh_counter " "Found entity 1: auto_refresh_counter" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/auto_refresh_counter.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/auto_refresh_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/my/github/cw1997/sdram-controller/rtl/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file c:/my/github/cw1997/sdram-controller/rtl/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/my/github/cw1997/sdram-controller/rtl/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/my/github/cw1997/sdram-controller/rtl/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/edge_detect.v" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/edge_detect.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/ip/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fail_pos_edge edge_detect.v(19) " "Verilog HDL Implicit Net warning at edge_detect.v(19): created implicit net for \"fail_pos_edge\"" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/edge_detect.v" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/edge_detect.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram " "Elaborating entity \"sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620482324682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdram.v(393) " "Verilog HDL assignment warning at sdram.v(393): truncated value with size 32 to match size of target (25)" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324684 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] sdram.v(202) " "Output port \"LEDG\[8..1\]\" at sdram.v(202) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324685 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] sdram.v(203) " "Output port \"LEDR\[17..1\]\" at sdram.v(203) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B sdram.v(251) " "Output port \"VGA_B\" at sdram.v(251) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G sdram.v(254) " "Output port \"VGA_G\" at sdram.v(254) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R sdram.v(256) " "Output port \"VGA_R\" at sdram.v(256) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA sdram.v(290) " "Output port \"ENET0_TX_DATA\" at sdram.v(290) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA sdram.v(309) " "Output port \"ENET1_TX_DATA\" at sdram.v(309) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR sdram.v(321) " "Output port \"OTG_ADDR\" at sdram.v(321) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR sdram.v(345) " "Output port \"SRAM_ADDR\" at sdram.v(345) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR sdram.v(354) " "Output port \"FL_ADDR\" at sdram.v(354) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT sdram.v(199) " "Output port \"SMA_CLKOUT\" at sdram.v(199) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON sdram.v(225) " "Output port \"LCD_BLON\" at sdram.v(225) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN sdram.v(227) " "Output port \"LCD_EN\" at sdram.v(227) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON sdram.v(228) " "Output port \"LCD_ON\" at sdram.v(228) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS sdram.v(229) " "Output port \"LCD_RS\" at sdram.v(229) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW sdram.v(230) " "Output port \"LCD_RW\" at sdram.v(230) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS sdram.v(234) " "Output port \"UART_RTS\" at sdram.v(234) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD sdram.v(236) " "Output port \"UART_TXD\" at sdram.v(236) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK sdram.v(245) " "Output port \"SD_CLK\" at sdram.v(245) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N sdram.v(252) " "Output port \"VGA_BLANK_N\" at sdram.v(252) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK sdram.v(253) " "Output port \"VGA_CLK\" at sdram.v(253) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS sdram.v(255) " "Output port \"VGA_HS\" at sdram.v(255) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N sdram.v(257) " "Output port \"VGA_SYNC_N\" at sdram.v(257) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS sdram.v(258) " "Output port \"VGA_VS\" at sdram.v(258) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT sdram.v(264) " "Output port \"AUD_DACDAT\" at sdram.v(264) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324686 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK sdram.v(266) " "Output port \"AUD_XCK\" at sdram.v(266) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK sdram.v(269) " "Output port \"EEP_I2C_SCLK\" at sdram.v(269) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK sdram.v(273) " "Output port \"I2C_SCLK\" at sdram.v(273) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK sdram.v(277) " "Output port \"ENET0_GTX_CLK\" at sdram.v(277) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC sdram.v(280) " "Output port \"ENET0_MDC\" at sdram.v(280) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N sdram.v(282) " "Output port \"ENET0_RST_N\" at sdram.v(282) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN sdram.v(291) " "Output port \"ENET0_TX_EN\" at sdram.v(291) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER sdram.v(292) " "Output port \"ENET0_TX_ER\" at sdram.v(292) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK sdram.v(296) " "Output port \"ENET1_GTX_CLK\" at sdram.v(296) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC sdram.v(299) " "Output port \"ENET1_MDC\" at sdram.v(299) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N sdram.v(301) " "Output port \"ENET1_RST_N\" at sdram.v(301) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN sdram.v(310) " "Output port \"ENET1_TX_EN\" at sdram.v(310) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER sdram.v(311) " "Output port \"ENET1_TX_ER\" at sdram.v(311) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N sdram.v(317) " "Output port \"TD_RESET_N\" at sdram.v(317) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N sdram.v(322) " "Output port \"OTG_CS_N\" at sdram.v(322) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N sdram.v(325) " "Output port \"OTG_RD_N\" at sdram.v(325) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N sdram.v(326) " "Output port \"OTG_RST_N\" at sdram.v(326) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N sdram.v(327) " "Output port \"OTG_WE_N\" at sdram.v(327) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N sdram.v(346) " "Output port \"SRAM_CE_N\" at sdram.v(346) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N sdram.v(348) " "Output port \"SRAM_LB_N\" at sdram.v(348) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N sdram.v(349) " "Output port \"SRAM_OE_N\" at sdram.v(349) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N sdram.v(350) " "Output port \"SRAM_UB_N\" at sdram.v(350) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N sdram.v(351) " "Output port \"SRAM_WE_N\" at sdram.v(351) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N sdram.v(355) " "Output port \"FL_CE_N\" at sdram.v(355) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N sdram.v(357) " "Output port \"FL_OE_N\" at sdram.v(357) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N sdram.v(358) " "Output port \"FL_RST_N\" at sdram.v(358) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N sdram.v(360) " "Output port \"FL_WE_N\" at sdram.v(360) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324687 "|sdram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N sdram.v(361) " "Output port \"FL_WP_N\" at sdram.v(361) has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324688 "|sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "sdram.v" "pll_inst" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll/pll.v" "altpll_component" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/ip/pll/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll/pll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/ip/pll/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620482324834 ""}  } { { "ip/pll/pll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/ip/pll/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620482324834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482324906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:SEG7_LUT_8_inst " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:SEG7_LUT_8_inst\"" {  } { { "sdram.v" "SEG7_LUT_8_inst" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:SEG7_LUT_8_inst\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:SEG7_LUT_8_inst\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_controller_inst " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_controller_inst\"" {  } { { "sdram.v" "sdram_controller_inst" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(144) " "Verilog HDL assignment warning at sdram_controller.sv(144): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324936 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_controller.sv(148) " "Verilog HDL assignment warning at sdram_controller.sv(148): truncated value with size 32 to match size of target (4)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324936 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(163) " "Verilog HDL assignment warning at sdram_controller.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324936 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(178) " "Verilog HDL assignment warning at sdram_controller.sv(178): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324937 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(208) " "Verilog HDL assignment warning at sdram_controller.sv(208): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324937 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(227) " "Verilog HDL assignment warning at sdram_controller.sv(227): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324938 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(238) " "Verilog HDL assignment warning at sdram_controller.sv(238): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324938 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(249) " "Verilog HDL assignment warning at sdram_controller.sv(249): truncated value with size 32 to match size of target (16)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620482324938 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DRAM_CKE sdram_controller.sv(122) " "Verilog HDL Always Construct warning at sdram_controller.sv(122): inferring latch(es) for variable \"DRAM_CKE\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620482324939 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM sdram_controller.sv(39) " "Output port \"DRAM_DQM\" at sdram_controller.sv(39) has no driver" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620482324941 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM_CKE sdram_controller.sv(122) " "Inferred latch for \"DRAM_CKE\" at sdram_controller.sv(122)" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482324943 "|sdram|sdram_controller:sdram_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect sdram_controller:sdram_controller_inst\|edge_detect:edge_detect_request " "Elaborating entity \"edge_detect\" for hierarchy \"sdram_controller:sdram_controller_inst\|edge_detect:edge_detect_request\"" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "edge_detect_request" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fail_pos_edge edge_detect.v(19) " "Verilog HDL or VHDL warning at edge_detect.v(19): object \"fail_pos_edge\" assigned a value but never read" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/edge_detect.v" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/edge_detect.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620482324964 "|sdram|sdram_controller:sdram_controller_inst|edge_detect:edge_detect_request"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auto_refresh_counter sdram_controller:sdram_controller_inst\|auto_refresh_counter:auto_refresh_counter_inst " "Elaborating entity \"auto_refresh_counter\" for hierarchy \"sdram_controller:sdram_controller_inst\|auto_refresh_counter:auto_refresh_counter_inst\"" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "auto_refresh_counter_inst" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482324973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_1jo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_1jo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_1jo " "Found entity 1: sld_ela_trigger_1jo" {  } { { "db/sld_ela_trigger_1jo.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/sld_ela_trigger_1jo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482326557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482326557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sdram_auto_signaltap_0_1_72fb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sdram_auto_signaltap_0_1_72fb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_sdram_auto_signaltap_0_1_72fb " "Found entity 1: sld_reserved_sdram_auto_signaltap_0_1_72fb" {  } { { "db/sld_reserved_sdram_auto_signaltap_0_1_72fb.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/sld_reserved_sdram_auto_signaltap_0_1_72fb.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkk " "Found entity 1: cmpr_pkk" {  } { { "db/cmpr_pkk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_pkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_amk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_amk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_amk " "Found entity 1: cmpr_amk" {  } { { "db/cmpr_amk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_amk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dmk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dmk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dmk " "Found entity 1: cmpr_dmk" {  } { { "db/cmpr_dmk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_dmk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9mk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9mk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9mk " "Found entity 1: cmpr_9mk" {  } { { "db/cmpr_9mk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_9mk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cmk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cmk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cmk " "Found entity 1: cmpr_cmk" {  } { { "db/cmpr_cmk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_cmk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mk " "Found entity 1: cmpr_6mk" {  } { { "db/cmpr_6mk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_6mk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482327910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482327910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkk " "Found entity 1: cmpr_nkk" {  } { { "db/cmpr_nkk.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_nkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482328024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482328024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ie24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ie24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ie24 " "Found entity 1: altsyncram_ie24" {  } { { "db/altsyncram_ie24.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/altsyncram_ie24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482338157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482338157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482338632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482338632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gvf " "Found entity 1: decode_gvf" {  } { { "db/decode_gvf.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/decode_gvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482338828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482338828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bii " "Found entity 1: cntr_bii" {  } { { "db/cntr_bii.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cntr_bii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482339139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482339139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482339218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482339218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482339345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482339345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482339519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482339519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482339595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482339595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_63j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_63j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_63j " "Found entity 1: cntr_63j" {  } { { "db/cntr_63j.tdf" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/cntr_63j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482339714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482339714 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482340503 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620482340658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.08.21:59:05 Progress: Loading sld8c825f5d/alt_sld_fab_wrapper_hw.tcl " "2021.05.08.21:59:05 Progress: Loading sld8c825f5d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482345552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482352858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482352964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482369565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482369658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482369749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482369856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482369861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482369862 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620482370540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c825f5d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8c825f5d/alt_sld_fab.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482370755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482370755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482370829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482370829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482370834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482370834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482370895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482370895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482370974 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482370974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482370974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620482371038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482371038 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620482373691 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 240 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 246 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 262 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 263 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 265 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 281 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 300 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620482373843 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620482373843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620482373938 "|sdram|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620482373938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482374059 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_0_ DRAM_DQ\[0\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_0_\" driven by bidirectional pin \"DRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_1_ DRAM_DQ\[1\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_1_\" driven by bidirectional pin \"DRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_2_ DRAM_DQ\[2\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_2_\" driven by bidirectional pin \"DRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_3_ DRAM_DQ\[3\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_3_\" driven by bidirectional pin \"DRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_4_ DRAM_DQ\[4\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_4_\" driven by bidirectional pin \"DRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_5_ DRAM_DQ\[5\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_5_\" driven by bidirectional pin \"DRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_6_ DRAM_DQ\[6\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_6_\" driven by bidirectional pin \"DRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_7_ DRAM_DQ\[7\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_7_\" driven by bidirectional pin \"DRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_8_ DRAM_DQ\[8\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_8_\" driven by bidirectional pin \"DRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_9_ DRAM_DQ\[9\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_9_\" driven by bidirectional pin \"DRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_10_ DRAM_DQ\[10\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_10_\" driven by bidirectional pin \"DRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_11_ DRAM_DQ\[11\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_11_\" driven by bidirectional pin \"DRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_12_ DRAM_DQ\[12\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_12_\" driven by bidirectional pin \"DRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_13_ DRAM_DQ\[13\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_13_\" driven by bidirectional pin \"DRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_14_ DRAM_DQ\[14\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_14_\" driven by bidirectional pin \"DRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_15_ DRAM_DQ\[15\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_15_\" driven by bidirectional pin \"DRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_16_ DRAM_DQ\[16\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_16_\" driven by bidirectional pin \"DRAM_DQ\[16\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_17_ DRAM_DQ\[17\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_17_\" driven by bidirectional pin \"DRAM_DQ\[17\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_18_ DRAM_DQ\[18\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_18_\" driven by bidirectional pin \"DRAM_DQ\[18\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_19_ DRAM_DQ\[19\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_19_\" driven by bidirectional pin \"DRAM_DQ\[19\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_20_ DRAM_DQ\[20\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_20_\" driven by bidirectional pin \"DRAM_DQ\[20\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_21_ DRAM_DQ\[21\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_21_\" driven by bidirectional pin \"DRAM_DQ\[21\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_22_ DRAM_DQ\[22\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_22_\" driven by bidirectional pin \"DRAM_DQ\[22\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_23_ DRAM_DQ\[23\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_23_\" driven by bidirectional pin \"DRAM_DQ\[23\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374226 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_24_ DRAM_DQ\[24\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_24_\" driven by bidirectional pin \"DRAM_DQ\[24\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_25_ DRAM_DQ\[25\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_25_\" driven by bidirectional pin \"DRAM_DQ\[25\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_26_ DRAM_DQ\[26\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_26_\" driven by bidirectional pin \"DRAM_DQ\[26\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_27_ DRAM_DQ\[27\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_27_\" driven by bidirectional pin \"DRAM_DQ\[27\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_28_ DRAM_DQ\[28\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_28_\" driven by bidirectional pin \"DRAM_DQ\[28\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_29_ DRAM_DQ\[29\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_29_\" driven by bidirectional pin \"DRAM_DQ\[29\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_30_ DRAM_DQ\[30\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_30_\" driven by bidirectional pin \"DRAM_DQ\[30\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.sdram_controller_inst_read_data_31_ DRAM_DQ\[31\] " "Output pin \"pre_syn.bp.sdram_controller_inst_read_data_31_\" driven by bidirectional pin \"DRAM_DQ\[31\]\" cannot be tri-stated" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1620482374227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620482374668 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 519 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 519 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1620482379902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620482381803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620482381803 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "49 " "Design contains 49 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 261 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 279 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 284 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 289 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 314 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 359 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620482383802 "|sdram|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620482383802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6196 " "Implemented 6196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620482383810 ""} { "Info" "ICUT_CUT_TM_OPINS" "229 " "Implemented 229 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620482383810 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "139 " "Implemented 139 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620482383810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5510 " "Implemented 5510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620482383810 ""} { "Info" "ICUT_CUT_TM_RAMS" "244 " "Implemented 244 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620482383810 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620482383810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620482383810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 415 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 415 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620482383895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 21:59:43 2021 " "Processing ended: Sat May 08 21:59:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620482383895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620482383895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620482383895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620482383895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620482387678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620482387689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:59:46 2021 " "Processing started: Sat May 08 21:59:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620482387689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620482387689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram -c sdram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620482387689 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620482388186 ""}
{ "Info" "0" "" "Project  = sdram" {  } {  } 0 0 "Project  = sdram" 0 0 "Fitter" 0 0 1620482388187 ""}
{ "Info" "0" "" "Revision = sdram" {  } {  } 0 0 "Revision = sdram" 0 0 "Fitter" 0 0 1620482388187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620482388417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620482388417 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"sdram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620482388509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620482388587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620482388587 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620482388722 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620482388722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620482389232 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620482390636 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620482390636 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 18265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620482390652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 18267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620482390652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 18269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620482390652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 18271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620482390652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 18273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620482390652 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620482390652 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620482390661 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620482391511 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620482393662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620482393662 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620482393662 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620482393662 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram.SDC " "Reading SDC File: 'sdram.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620482393701 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620482393706 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620482393706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620482393706 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1620482393781 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620482393783 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620482393784 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620482393784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620482394248 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620482394248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620482394248 ""}  } { { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 2534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620482394248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 9226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 3349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 3346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620482394248 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 5277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620482394248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_with_pll~0  " "Automatically promoted node reset_with_pll~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|response " "Destination node sdram_controller:sdram_controller_inst\|response" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 24 0 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_controller:sdram_controller_inst\|response" } } } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|DRAM_CAS_N " "Destination node sdram_controller:sdram_controller_inst\|DRAM_CAS_N" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|DRAM_RAS_N " "Destination node sdram_controller:sdram_controller_inst\|DRAM_RAS_N" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|DRAM_WE_N " "Destination node sdram_controller:sdram_controller_inst\|DRAM_WE_N" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|DRAM_DQ_r\[2\]~32 " "Destination node sdram_controller:sdram_controller_inst\|DRAM_DQ_r\[2\]~32" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 2195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|initiate_auto_refresh_count\[2\]~0 " "Destination node sdram_controller:sdram_controller_inst\|initiate_auto_refresh_count\[2\]~0" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 2305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|initiate_auto_refresh_count\[1\]~3 " "Destination node sdram_controller:sdram_controller_inst\|initiate_auto_refresh_count\[1\]~3" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller_inst\|initiate_auto_refresh_count\[0\]~4 " "Destination node sdram_controller:sdram_controller_inst\|initiate_auto_refresh_count\[0\]~4" {  } { { "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" "" { Text "C:/my/GitHub/cw1997/SDRAM-Controller/rtl/sdram_controller.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 2374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[164\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[164\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 5465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[164\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[164\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 5707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620482394248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620482394248 ""}  } { { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 2143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620482394248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620482395084 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620482395094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620482395095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620482395105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620482395127 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620482395143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620482395143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620482395150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620482395414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620482395423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620482395423 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620482396645 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620482396656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620482399454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620482400357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620482400448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620482404239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620482404239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620482405369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620482410983 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620482410983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620482412357 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1620482412357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620482412357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620482412359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.24 " "Total time spent on timing analysis during the Fitter is 2.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620482412594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620482412652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620482413286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620482413289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620482413952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620482415296 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "184 Cyclone IV E " "184 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 279 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 314 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 316 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 324 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620482417083 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1620482417083 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "107 " "Following 107 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "sdram.v" "" { Text "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620482417094 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620482417094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.fit.smsg " "Generated suppressed messages file D:/ee/fpga/de2/DE2-115/DE2_115_tools/DE2_115_system_builder/CodeGenerated/DE2_115/sdram/sdram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620482417576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5932 " "Peak virtual memory: 5932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620482419231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 22:00:19 2021 " "Processing ended: Sat May 08 22:00:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620482419231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620482419231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620482419231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620482419231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620482421192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620482421200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 22:00:21 2021 " "Processing started: Sat May 08 22:00:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620482421200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620482421200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram -c sdram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620482421200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620482421924 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620482425607 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620482425710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620482426198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 22:00:26 2021 " "Processing ended: Sat May 08 22:00:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620482426198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620482426198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620482426198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620482426198 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620482426858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620482428695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620482428704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 22:00:27 2021 " "Processing started: Sat May 08 22:00:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620482428704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620482428704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram -c sdram " "Command: quartus_sta sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620482428704 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620482429133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620482430270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620482430270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482430341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482430341 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620482431002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620482431002 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620482431002 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1620482431002 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram.SDC " "Reading SDC File: 'sdram.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620482431034 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620482431036 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482431036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1620482431036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482431073 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620482431075 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620482431095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.926 " "Worst-case setup slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.926               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.389               0.000 altera_reserved_tck  " "   40.389               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482431178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620482431191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620482431191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.344 " "Worst-case hold slack is -0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -0.688 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.344              -0.688 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 altera_reserved_tck  " "    0.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482431193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.432 " "Worst-case recovery slack is 94.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.432               0.000 altera_reserved_tck  " "   94.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482431199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.405 " "Worst-case removal slack is 1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 altera_reserved_tck  " "    1.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482431205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.705 " "Worst-case minimum pulse width slack is 4.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.705               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482431209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482431209 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1620482431311 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 85 synchronizer chains. " "Report Metastability: Found 85 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482431569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 85 " "Number of Synchronizer Chains Found: 85" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482431569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482431569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482431569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 40.896 ns " "Worst Case Available Settling Time: 40.896 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482431569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482431569 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482431569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620482431574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620482431602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620482432603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482432823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.599 " "Worst-case setup slack is 1.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.599               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.127               0.000 altera_reserved_tck  " "   41.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482432872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620482432884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620482432884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.306 " "Worst-case hold slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -0.611 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.306              -0.611 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482432888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.878 " "Worst-case recovery slack is 94.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.878               0.000 altera_reserved_tck  " "   94.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482432894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.292 " "Worst-case removal slack is 1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 altera_reserved_tck  " "    1.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482432900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.708 " "Worst-case minimum pulse width slack is 4.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.708               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.398               0.000 altera_reserved_tck  " "   49.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482432905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482432905 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1620482432996 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 85 synchronizer chains. " "Report Metastability: Found 85 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 85 " "Number of Synchronizer Chains Found: 85" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 41.716 ns " "Worst Case Available Settling Time: 41.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433029 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482433029 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620482433035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482433210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.858 " "Worst-case setup slack is 4.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.858               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.858               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.259               0.000 altera_reserved_tck  " "   45.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482433229 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620482433243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620482433243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.382 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.191              -0.382 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482433248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.027 " "Worst-case recovery slack is 97.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.027               0.000 altera_reserved_tck  " "   97.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482433256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.661 " "Worst-case removal slack is 0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 altera_reserved_tck  " "    0.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482433264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.750               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.283               0.000 altera_reserved_tck  " "   49.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620482433270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620482433270 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1620482433367 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 85 synchronizer chains. " "Report Metastability: Found 85 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 85 " "Number of Synchronizer Chains Found: 85" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 45.075 ns " "Worst Case Available Settling Time: 45.075 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620482433402 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620482433402 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620482434047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620482434050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620482434230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 22:00:34 2021 " "Processing ended: Sat May 08 22:00:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620482434230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620482434230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620482434230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620482434230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 427 s " "Quartus Prime Full Compilation was successful. 0 errors, 427 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620482435088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620482788694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620482788702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 22:06:28 2021 " "Processing started: Sat May 08 22:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620482788702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620482788702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sdram -c sdram --netlist_type=sgate " "Command: quartus_npp sdram -c sdram --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620482788702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1620482789130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620482789205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 22:06:29 2021 " "Processing ended: Sat May 08 22:06:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620482789205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620482789205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620482789205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620482789205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620482828183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620482828191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 22:07:08 2021 " "Processing started: Sat May 08 22:07:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620482828191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620482828191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sdram -c sdram --netlist_type=sm_process " "Command: quartus_npp sdram -c sdram --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620482828191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1620482828628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620482828659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 22:07:08 2021 " "Processing ended: Sat May 08 22:07:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620482828659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620482828659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620482828659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620482828659 ""}
