/**
 *
 * @file NVIC_RegisterDefines_Set2_ICER.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_ICER_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_ICER_H_

#include <xDriver_MCU/Core/NVIC/Peripheral/xHeader/NVIC_Enum.h>

/********************************************************************************************/
/************************************* ICER2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER4B_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_R_NVIC_TIMER4B_BIT    (0UL)
#define NVIC_ICER2_R_NVIC_TIMER4B_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_TIMER4B_ENA    ((UBase_t) 0x00000001UL)

#define NVIC_ICER2_NVIC_TIMER4B_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_TIMER4B_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_TIMER4B_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER5A_MASK    ((UBase_t) 0x00000002UL)
#define NVIC_ICER2_R_NVIC_TIMER5A_BIT    (1UL)
#define NVIC_ICER2_R_NVIC_TIMER5A_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_TIMER5A_ENA    ((UBase_t) 0x00000002UL)

#define NVIC_ICER2_NVIC_TIMER5A_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_TIMER5A_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_TIMER5A_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER5B_MASK    ((UBase_t) 0x00000004UL)
#define NVIC_ICER2_R_NVIC_TIMER5B_BIT    (2UL)
#define NVIC_ICER2_R_NVIC_TIMER5B_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_TIMER5B_ENA    ((UBase_t) 0x00000004UL)

#define NVIC_ICER2_NVIC_TIMER5B_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_TIMER5B_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_TIMER5B_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_SYSEXC_MASK    ((UBase_t) 0x00000008UL)
#define NVIC_ICER2_R_NVIC_SYSEXC_BIT    (3UL)
#define NVIC_ICER2_R_NVIC_SYSEXC_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_SYSEXC_ENA    ((UBase_t) 0x00000008UL)

#define NVIC_ICER2_NVIC_SYSEXC_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_SYSEXC_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_SYSEXC_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES84_MASK    ((UBase_t) 0x00000010UL)
#define NVIC_ICER2_R_NVIC_RES84_BIT    (4UL)
#define NVIC_ICER2_R_NVIC_RES84_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_RES84_ENA    ((UBase_t) 0x00000010UL)

#define NVIC_ICER2_NVIC_RES84_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_RES84_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_RES84_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES85_MASK    ((UBase_t) 0x00000020UL)
#define NVIC_ICER2_R_NVIC_RES85_BIT    (5UL)
#define NVIC_ICER2_R_NVIC_RES85_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_RES85_ENA    ((UBase_t) 0x00000020UL)

#define NVIC_ICER2_NVIC_RES85_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_RES85_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_RES85_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_I2C4_MASK    ((UBase_t) 0x00000040UL)
#define NVIC_ICER2_R_NVIC_I2C4_BIT    (6UL)
#define NVIC_ICER2_R_NVIC_I2C4_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_I2C4_ENA    ((UBase_t) 0x00000040UL)

#define NVIC_ICER2_NVIC_I2C4_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_I2C4_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_I2C4_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_I2C5_MASK    ((UBase_t) 0x00000080UL)
#define NVIC_ICER2_R_NVIC_I2C5_BIT    (7UL)
#define NVIC_ICER2_R_NVIC_I2C5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_I2C5_ENA    ((UBase_t) 0x00000080UL)

#define NVIC_ICER2_NVIC_I2C5_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_I2C5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_I2C5_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOM_MASK    ((UBase_t) 0x00000100UL)
#define NVIC_ICER2_R_NVIC_GPIOM_BIT    (8UL)
#define NVIC_ICER2_R_NVIC_GPIOM_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOM_ENA    ((UBase_t) 0x00000100UL)

#define NVIC_ICER2_NVIC_GPIOM_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOM_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOM_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPION_MASK    ((UBase_t) 0x00000200UL)
#define NVIC_ICER2_R_NVIC_GPION_BIT    (9UL)
#define NVIC_ICER2_R_NVIC_GPION_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPION_ENA    ((UBase_t) 0x00000200UL)

#define NVIC_ICER2_NVIC_GPION_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPION_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPION_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES90_MASK    ((UBase_t) 0x00000400UL)
#define NVIC_ICER2_R_NVIC_RES90_BIT    (10UL)
#define NVIC_ICER2_R_NVIC_RES90_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_RES90_ENA    ((UBase_t) 0x00000400UL)

#define NVIC_ICER2_NVIC_RES90_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_RES90_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_RES90_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TAMPER_MASK    ((UBase_t) 0x00000800UL)
#define NVIC_ICER2_R_NVIC_TAMPER_BIT    (11UL)
#define NVIC_ICER2_R_NVIC_TAMPER_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_TAMPER_ENA    ((UBase_t) 0x00000800UL)

#define NVIC_ICER2_NVIC_TAMPER_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_TAMPER_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_TAMPER_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP_MASK    ((UBase_t) 0x00001000UL)
#define NVIC_ICER2_R_NVIC_GPIOP_BIT    (12UL)
#define NVIC_ICER2_R_NVIC_GPIOP_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP_ENA    ((UBase_t) 0x00001000UL)

#define NVIC_ICER2_NVIC_GPIOP_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP1_MASK    ((UBase_t) 0x00002000UL)
#define NVIC_ICER2_R_NVIC_GPIOP1_BIT    (13UL)
#define NVIC_ICER2_R_NVIC_GPIOP1_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP1_ENA    ((UBase_t) 0x00002000UL)

#define NVIC_ICER2_NVIC_GPIOP1_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP1_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP1_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP2_MASK    ((UBase_t) 0x00004000UL)
#define NVIC_ICER2_R_NVIC_GPIOP2_BIT    (14UL)
#define NVIC_ICER2_R_NVIC_GPIOP2_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP2_ENA    ((UBase_t) 0x00004000UL)

#define NVIC_ICER2_NVIC_GPIOP2_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP2_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP2_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP3_MASK    ((UBase_t) 0x00008000UL)
#define NVIC_ICER2_R_NVIC_GPIOP3_BIT    (15UL)
#define NVIC_ICER2_R_NVIC_GPIOP3_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP3_ENA    ((UBase_t) 0x00008000UL)

#define NVIC_ICER2_NVIC_GPIOP3_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP3_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP3_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP4_MASK    ((UBase_t) 0x00010000UL)
#define NVIC_ICER2_R_NVIC_GPIOP4_BIT    (16UL)
#define NVIC_ICER2_R_NVIC_GPIOP4_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP4_ENA    ((UBase_t) 0x00010000UL)

#define NVIC_ICER2_NVIC_GPIOP4_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP4_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP4_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP5_MASK    ((UBase_t) 0x00020000UL)
#define NVIC_ICER2_R_NVIC_GPIOP5_BIT    (17UL)
#define NVIC_ICER2_R_NVIC_GPIOP5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP5_ENA    ((UBase_t) 0x00020000UL)

#define NVIC_ICER2_NVIC_GPIOP5_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP5_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP6_MASK    ((UBase_t) 0x00040000UL)
#define NVIC_ICER2_R_NVIC_GPIOP6_BIT    (18UL)
#define NVIC_ICER2_R_NVIC_GPIOP6_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP6_ENA    ((UBase_t) 0x00040000UL)

#define NVIC_ICER2_NVIC_GPIOP6_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP6_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP6_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOP7_MASK    ((UBase_t) 0x00080000UL)
#define NVIC_ICER2_R_NVIC_GPIOP7_BIT    (19UL)
#define NVIC_ICER2_R_NVIC_GPIOP7_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOP7_ENA    ((UBase_t) 0x00080000UL)

#define NVIC_ICER2_NVIC_GPIOP7_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOP7_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOP7_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ_MASK    ((UBase_t) 0x00100000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ_BIT    (20UL)
#define NVIC_ICER2_R_NVIC_GPIOQ_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ_ENA    ((UBase_t) 0x00100000UL)

#define NVIC_ICER2_NVIC_GPIOQ_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ1_MASK    ((UBase_t) 0x00200000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ1_BIT    (21UL)
#define NVIC_ICER2_R_NVIC_GPIOQ1_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ1_ENA    ((UBase_t) 0x00200000UL)

#define NVIC_ICER2_NVIC_GPIOQ1_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ1_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ1_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ2_MASK    ((UBase_t) 0x00400000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ2_BIT    (22UL)
#define NVIC_ICER2_R_NVIC_GPIOQ2_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ2_ENA    ((UBase_t) 0x00400000UL)

#define NVIC_ICER2_NVIC_GPIOQ2_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ2_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ2_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ3_MASK    ((UBase_t) 0x00800000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ3_BIT    (23UL)
#define NVIC_ICER2_R_NVIC_GPIOQ3_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ3_ENA    ((UBase_t) 0x00800000UL)

#define NVIC_ICER2_NVIC_GPIOQ3_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ3_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ3_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ4_MASK    ((UBase_t) 0x01000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ4_BIT    (24UL)
#define NVIC_ICER2_R_NVIC_GPIOQ4_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ4_ENA    ((UBase_t) 0x01000000UL)

#define NVIC_ICER2_NVIC_GPIOQ4_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ4_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ4_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ5_MASK    ((UBase_t) 0x02000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ5_BIT    (25UL)
#define NVIC_ICER2_R_NVIC_GPIOQ5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ5_ENA    ((UBase_t) 0x02000000UL)

#define NVIC_ICER2_NVIC_GPIOQ5_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ5_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ6_MASK    ((UBase_t) 0x04000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ6_BIT    (26UL)
#define NVIC_ICER2_R_NVIC_GPIOQ6_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ6_ENA    ((UBase_t) 0x04000000UL)

#define NVIC_ICER2_NVIC_GPIOQ6_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ6_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ6_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOQ7_MASK    ((UBase_t) 0x08000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ7_BIT    (27UL)
#define NVIC_ICER2_R_NVIC_GPIOQ7_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOQ7_ENA    ((UBase_t) 0x08000000UL)

#define NVIC_ICER2_NVIC_GPIOQ7_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOQ7_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOQ7_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOR_MASK    ((UBase_t) 0x10000000UL)
#define NVIC_ICER2_R_NVIC_GPIOR_BIT    (28UL)
#define NVIC_ICER2_R_NVIC_GPIOR_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOR_ENA    ((UBase_t) 0x10000000UL)

#define NVIC_ICER2_NVIC_GPIOR_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOR_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOR_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_GPIOS_MASK    ((UBase_t) 0x20000000UL)
#define NVIC_ICER2_R_NVIC_GPIOS_BIT    (29UL)
#define NVIC_ICER2_R_NVIC_GPIOS_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_GPIOS_ENA    ((UBase_t) 0x20000000UL)

#define NVIC_ICER2_NVIC_GPIOS_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_GPIOS_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_GPIOS_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_SHA_MD5_MASK    ((UBase_t) 0x40000000UL)
#define NVIC_ICER2_R_NVIC_SHA_MD5_BIT    (30UL)
#define NVIC_ICER2_R_NVIC_SHA_MD5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_SHA_MD5_ENA    ((UBase_t) 0x40000000UL)

#define NVIC_ICER2_NVIC_SHA_MD5_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_SHA_MD5_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_SHA_MD5_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_AES_MASK    ((UBase_t) 0x80000000UL)
#define NVIC_ICER2_R_NVIC_AES_BIT    (31UL)
#define NVIC_ICER2_R_NVIC_AES_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_R_NVIC_AES_ENA    ((UBase_t) 0x80000000UL)

#define NVIC_ICER2_NVIC_AES_MASK    ((UBase_t) 0x00000001UL)
#define NVIC_ICER2_NVIC_AES_DIS    ((UBase_t) 0x00000000UL)
#define NVIC_ICER2_NVIC_AES_ENA    ((UBase_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_ICER_H_ */
