[{"DBLP title": "Error detection and correction of single event upset (SEU) tolerant latch.", "DBLP authors": ["Norhuzaimin Julai", "Alexandre Yakovlev", "Alexandre V. Bystrov"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313832", "OA papers": [{"PaperId": "https://openalex.org/W2081303028", "PaperTitle": "Error detection and correction of single event upset (SEU) tolerant latch", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["Norhuzaimin Julai", "Alex Yakovlev", "Alex Bystrov"]}]}, {"DBLP title": "SETTOFF: A fault tolerant flip-flop for building Cost-efficient Reliable Systems.", "DBLP authors": ["Yang Lin", "Mark Zwolinski"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313833", "OA papers": [{"PaperId": "https://openalex.org/W1997082362", "PaperTitle": "SETTOFF: A fault tolerant flip-flop for building Cost-efficient Reliable Systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Yang-Wei Lin", "Mark Zwolinski"]}]}, {"DBLP title": "SEU tolerant robust memory cell design.", "DBLP authors": ["Mohammed Shayan", "Virendra Singh", "Adit D. Singh", "Masahiro Fujita"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313834", "OA papers": [{"PaperId": "https://openalex.org/W1985713288", "PaperTitle": "SEU tolerant robust memory cell design", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Science Bangalore": 1.0, "Indian Institute of Technology Bombay": 1.0, "Aubum University, USA": 1.0, "The University of Tokyo": 1.0}, "Authors": ["Shayan", "Virendra Singh", "Adit D. Singh", "Masahiro Fujita"]}]}, {"DBLP title": "Soft-errors resilient logic optimization for low power.", "DBLP authors": ["Sujan Pandey", "Klaas Brink"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313835", "OA papers": [{"PaperId": "https://openalex.org/W2034923999", "PaperTitle": "Soft-errors resilient logic optimization for low power", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["Sujan Pandey", "Klaas Brink"]}]}, {"DBLP title": "SEU-X: A SEu un-excitability prover for SRAM-FPGAs.", "DBLP authors": ["Cinzia Bernardeschi", "Luca Cassano", "Andrea Domenici"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313836", "OA papers": [{"PaperId": "https://openalex.org/W2031376232", "PaperTitle": "SEU-X: A SEu un-excitability prover for SRAM-FPGAs", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Pisa": 3.0}, "Authors": ["Cinzia Bernardeschi", "Luca Cassano", "Andrea Domenici"]}]}, {"DBLP title": "Analyzing and alleviating the impact of errors on an SRAM-based FPGA cluster.", "DBLP authors": ["Arwa Ben Dhia", "Lirida A. B. Naviner", "Philippe Matherat"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313837", "OA papers": [{"PaperId": "https://openalex.org/W2031459809", "PaperTitle": "Analyzing and alleviating the impact of errors on an SRAM-based FPGA cluster", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institut Mines-T\u00e9l\u00e9com": 1.5, "T\u00e9l\u00e9com Paris": 1.5}, "Authors": ["Arwa Ben Dhia", "Lirida Alves de Barros Naviner", "Philippe Matherat"]}]}, {"DBLP title": "Transparent structural online test for reconfigurable systems.", "DBLP authors": ["Mohamed Abdelfattah", "Lars Bauer", "Claus Braun", "Michael E. Imhof", "Michael A. Kochte", "Hongyan Zhang", "J\u00f6rg Henkel", "Hans-Joachim Wunderlich"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313838", "OA papers": [{"PaperId": "https://openalex.org/W2140584589", "PaperTitle": "Transparent structural online test for reconfigurable systems", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Stuttgart": 5.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Mohamed S. Abdelfattah", "Lars Bauer", "Claus Braun", "Michael A. Imhof", "Michael A. Kochte", "Hongyan Zhang", "Jorg Henkel", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "A real-case application of a synergetic design-flow-oriented SER analysis.", "DBLP authors": ["Miguel Vilchis", "Ramnath Venkatraman", "Enrico Costenaro", "Dan Alexandrescu"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313839", "OA papers": [{"PaperId": "https://openalex.org/W1999112511", "PaperTitle": "A real-case application of a synergetic design-flow-oriented SER analysis", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"LSI Corporation, Milpitas, CA, USA": 2.0, "Amplitude Technologies (France)": 2.0}, "Authors": ["Miguel A. Vilchis", "Ramnath Venkatraman", "Enrico Costenaro", "Dan Alexandrescu"]}]}, {"DBLP title": "Fault-based reliable design-on-upper-bound of electronic systems for terrestrial radiation including muons, electrons, protons and low energy neutrons.", "DBLP authors": ["Eishi Ibe", "Tadanobu Toba", "Ken-ichi Shimbo", "Hitoshi Taniguchi"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313840", "OA papers": [{"PaperId": "https://openalex.org/W2097962346", "PaperTitle": "Fault-based reliable design-on-upper-bound of electronic systems for terrestrial radiation including muons, electrons, protons and low energy neutrons", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Hitachi (Japan)": 4.0}, "Authors": ["Eishi Ibe", "Tadanobu Toba", "Kenichi Shimbo", "Hitoshi Taniguchi"]}]}, {"DBLP title": "Neutron radiation test of graphic processing units.", "DBLP authors": ["Paolo Rech", "Caroline Aguiar", "Ronaldo Rodrigues Ferreira", "Christopher Frost", "Luigi Carro"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313841", "OA papers": [{"PaperId": "https://openalex.org/W2015786233", "PaperTitle": "Neutron radiation test of graphic processing units", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Federal University of Rio Grande do Sul": 4.0, "Rutherford Appleton Laboratory": 1.0}, "Authors": ["Paolo Rech", "Carlos Aguiar", "Robson Ferreira", "Christopher D. Frost", "Luigi Carro"]}]}, {"DBLP title": "The influence of clock-gating on NBTI-induced delay degradation.", "DBLP authors": ["Jackson Pachito", "Celestino V. Martins", "Jorge Semi\u00e3o", "Marcelino Bicho Dos Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313842", "OA papers": [{"PaperId": "https://openalex.org/W2051928092", "PaperTitle": "The influence of clock-gating on NBTI-induced delay degradation", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Algarve": 1.5, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 4.5}, "Authors": ["J. Pachito", "Carlos Martins", "Jorge Semi\u00e3o", "Maria Jos\u00e9 Santos", "Isabel C. Teixeira", "Jos\u00e9 A. Teixeira"]}]}, {"DBLP title": "Relation between HCI-induced performance degradation and applications in a RISC processor.", "DBLP authors": ["Clement Bertolini", "Olivier H\u00e9ron", "Nicolas Ventroux", "Fran\u00e7ois Marc"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313843", "OA papers": [{"PaperId": "https://openalex.org/W1979503621", "PaperTitle": "Relation between HCI-induced performance degradation and applications in a RISC processor", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"CEA LIST": 3.0, "University of Bordeaux": 1.0}, "Authors": ["Cl\u00e9ment Bertolini", "Olivier Heron", "Nicolas Ventroux", "Fran\u00e7ois Marc"]}]}, {"DBLP title": "Do more camera pixels result in a better picture?", "DBLP authors": ["Glenn H. Chapman", "Israel Koren", "Zahava Koren"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313844", "OA papers": [{"PaperId": "https://openalex.org/W2047402912", "PaperTitle": "Do more camera pixels result in a better picture?", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Simon Fraser University": 1.0, "University of Massachusetts Amherst": 2.0}, "Authors": ["Glenn H. Chapman", "Israel Koren", "Zahava Koren"]}]}, {"DBLP title": "Low Power embedded DRAM caches using BCH code partitioning.", "DBLP authors": ["Pedro Reviriego", "Alfonso S\u00e1nchez-Maci\u00e1n", "Juan Antonio Maestro"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313845", "OA papers": [{"PaperId": "https://openalex.org/W2059435377", "PaperTitle": "Low Power embedded DRAM caches using BCH code partitioning", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nebrija University": 3.0}, "Authors": ["Pedro Reviriego", "Alfonso Sanchez-Macian", "Juan Antonio Maestro"]}]}, {"DBLP title": "On the functional test of L2 caches.", "DBLP authors": ["Michele Riga", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313846", "OA papers": [{"PaperId": "https://openalex.org/W2084929123", "PaperTitle": "On the functional test of L2 caches", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["M. Riga", "E. J. Sanchez", "M. Sonza Reorda"]}]}, {"DBLP title": "Through-silicon-via built-in self-repair for aggressive 3D integration.", "DBLP authors": ["Michael Nicolaidis", "Vladimir Pasca", "Lorena Anghel"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313847", "OA papers": [{"PaperId": "https://openalex.org/W2037677325", "PaperTitle": "Through-silicon-via built-in self-repair for aggressive 3D integration", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Grenoble Institute of Technology": 1.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.5}, "Authors": ["Michael Nicolaidis", "Vladimir Pasca", "Lorena Anghel"]}]}, {"DBLP title": "Test access mechanism for chips with spare identical cores.", "DBLP authors": ["Ozgur Sinanoglu"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313848", "OA papers": [{"PaperId": "https://openalex.org/W1982491362", "PaperTitle": "Test access mechanism for chips with spare identical cores", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New York University Abu Dhabi": 1.0}, "Authors": ["Ozgur Sinanoglu"]}]}, {"DBLP title": "RIIF - Reliability information interchange format.", "DBLP authors": ["Adrian Evans", "Michael Nicolaidis", "Shi-Jie Wen", "Dan Alexandrescu", "Enrico Costenaro"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313849", "OA papers": [{"PaperId": "https://openalex.org/W2088185239", "PaperTitle": "RIIF - Reliability information interchange format", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Adrian Evans", "Michael Nicolaidis", "Shi-Jie Wen", "Dan Alexandrescu", "Enrico Costenaro"]}]}, {"DBLP title": "On line monitoring of RF power amplifiers with embedded temperature sensors.", "DBLP authors": ["Josep Altet", "Diego Mateo", "Didac G\u00f3mez"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313850", "OA papers": [{"PaperId": "https://openalex.org/W2006181671", "PaperTitle": "On line monitoring of RF power amplifiers with embedded temperature sensors", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Josep Altet", "Diego Mateo", "Didac Gomez"]}]}, {"DBLP title": "A fault attack robust TRNG.", "DBLP authors": ["Eberhard B\u00f6hl", "Markus Ihle"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313851", "OA papers": [{"PaperId": "https://openalex.org/W1969844298", "PaperTitle": "A fault attack robust TRNG", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Robert Bosch (Germany)": 2.0}, "Authors": ["Eberhard B\u00f6hl", "Martin Ihle"]}]}, {"DBLP title": "Event-driven on-line co-simulation with fault diagnostic.", "DBLP authors": ["Mikhail Baklashov"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313854", "OA papers": [{"PaperId": "https://openalex.org/W2072216387", "PaperTitle": "Event-driven on-line co-simulation with fault diagnostic", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Mission College": 0.5, "Intel (United States)": 0.5}, "Authors": ["Mikhail Baklashov"]}]}, {"DBLP title": "Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design.", "DBLP authors": ["Zhen Gao", "Wenhui Yang", "Xiang Chen", "Ming Zhao", "Jing Wang"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313856", "OA papers": [{"PaperId": "https://openalex.org/W2080933453", "PaperTitle": "Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Tsinghua University": 3.0, "Xiamen University": 1.0, "University of Washington": 1.0}, "Authors": ["Zhen Gao", "Wenhui Yang", "Xiang Chen", "Ming Zhao", "Jing Wang"]}]}, {"DBLP title": "Neutron-induced soft error rate estimation for SRAM using PHITS.", "DBLP authors": ["Shusuke Yoshimoto", "Takuro Amashita", "Masayoshi Yoshimura", "Yusuke Matsunaga", "Hiroto Yasuura", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313859", "OA papers": [{"PaperId": "https://openalex.org/W2042259532", "PaperTitle": "Neutron-induced soft error rate estimation for SRAM using PHITS", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kobe University": 4.0, "Kyushu University": 2.0, "JST CREST Japan": 2.0}, "Authors": ["Shusuke Yoshimoto", "Takuro Amashita", "Masayoshi Yoshimura", "Yusuke Matsunaga", "Hiroto Yasuura", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"]}]}, {"DBLP title": "Pilot symbol driven monitoring of electrical degradation in RF transmitter systems using model anomaly diagnosis.", "DBLP authors": ["Sabyasachi Deyati", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313860", "OA papers": [{"PaperId": "https://openalex.org/W2026906564", "PaperTitle": "Pilot symbol driven monitoring of electrical degradation in RF transmitter systems using model anomaly diagnosis", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sabyasachi Deyati", "Aritra Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Reliable and secure memories based on algebraic manipulation correction codes.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313861", "OA papers": [{"PaperId": "https://openalex.org/W2022834412", "PaperTitle": "Reliable and secure memories based on algebraic manipulation correction codes", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Boston University": 2.0}, "Authors": ["Zhen Wang", "Mark G. Karpovsky"]}]}, {"DBLP title": "Cross-level protection of circuits against faults and malicious attacks.", "DBLP authors": ["Victor Tomashevich", "Sudarshan Srinivasan", "Fabian Foerg", "Ilia Polian"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313862", "OA papers": [{"PaperId": "https://openalex.org/W2061905484", "PaperTitle": "Cross-level protection of circuits against faults and malicious attacks", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Passau": 4.0}, "Authors": ["Victor Tomashevich", "Sudarshan K. Srinivasan", "Fabian Foerg", "Ilia Polian"]}]}, {"DBLP title": "Punctured Karpovsky-Taubin binary robust error detecting codes for cryptographic devices.", "DBLP authors": ["Yaara Neumeier", "Osnat Keren"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313863", "OA papers": [{"PaperId": "https://openalex.org/W2065428437", "PaperTitle": "Punctured Karpovsky-Taubin binary robust error detecting codes for cryptographic devices", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Bar-Ilan University": 2.0}, "Authors": ["Yaara Neumeier", "Osnat Keren"]}]}, {"DBLP title": "Stream cipher hash based execution monitoring (SCHEM) framework for intrusion detection on embedded processors.", "DBLP authors": ["Ameya Chaudhari", "Jacob A. Abraham"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313864", "OA papers": [{"PaperId": "https://openalex.org/W2087223915", "PaperTitle": "Stream cipher hash based execution monitoring (SCHEM) framework for intrusion detection on embedded processors", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Ameya Chaudhari", "Jacob A. Abraham"]}]}, {"DBLP title": "An efficient probability framework for error propagation and correlation estimation.", "DBLP authors": ["Liang Chen", "Mehdi Baradaran Tahoori"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313867", "OA papers": [{"PaperId": "https://openalex.org/W1991770589", "PaperTitle": "An efficient probability framework for error propagation and correlation estimation", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Liang Chen", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Logic masking for SET Mitigation Using Approximate Logic Circuits.", "DBLP authors": ["Antonio Sanchez-Clemente", "Luis Entrena", "Mario Garc\u00eda-Valderas", "Celia L\u00f3pez-Ongil"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313868", "OA papers": [{"PaperId": "https://openalex.org/W1987060010", "PaperTitle": "Logic masking for SET Mitigation Using Approximate Logic Circuits", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Carlos III University of Madrid": 4.0}, "Authors": ["Antonio Sanchez-Clemente", "Luis Entrena", "Mario Garcia-Valderas", "Celia Lopez-Ongil"]}]}, {"DBLP title": "Towards optimized functional evaluation of SEE-induced failures in complex designs.", "DBLP authors": ["Dan Alexandrescu", "Enrico Costenaro"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313869", "OA papers": [{"PaperId": "https://openalex.org/W2046716673", "PaperTitle": "Towards optimized functional evaluation of SEE-induced failures in complex designs", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Amplitude Technologies (France)": 2.0}, "Authors": ["Dan Alexandrescu", "Enrico Costenaro"]}]}, {"DBLP title": "SEU sensitivity of robust communication protocols.", "DBLP authors": ["Celia L\u00f3pez-Ongil", "Marta Portela-Garc\u00eda", "Mario Garc\u00eda-Valderas", "Anna Vaskova", "Luis Entrena", "Joaqu\u00edn Rivas-Abalo", "Alberto Mart\u00edn-Ortega", "Javier Martinez-Oter", "S. Rodriguez-Bustabad", "Ignacio Arruego"], "year": 2012, "doi": "https://doi.org/10.1109/IOLTS.2012.6313870", "OA papers": [{"PaperId": "https://openalex.org/W2013626124", "PaperTitle": "SEU sensitivity of robust communication protocols", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Carlos III University of Madrid": 5.0, "National Institute for Aerospace Technology": 5.0}, "Authors": ["Celia Lopez-Ongil", "Marta Portela-Garcia", "Mario Garcia-Valderas", "Anna Vaskova", "Luis Entrena", "J. Rivas-Abalo", "A. Martin-Ortega", "J. Martinez-Oter", "S. Rodriguez-Bustabad", "Ignacio Arruego"]}]}]