INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vivadouser/Projects/not_gate/not_gate.sim/sim_1/synth/func/xsim/not1_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not1
INFO: [VRFC 10-311] analyzing module glbl
