0.6
2016.4
Jan 23 2017
19:37:30
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/AESL_axi_s_in_stream.v,1611955188,systemVerilog,,,,AESL_axi_s_in_stream,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/AESL_axi_s_out_stream.v,1611955188,systemVerilog,,,,AESL_axi_s_out_stream,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/AESL_axi_slave_CTRL.v,1611955189,systemVerilog,,,,AESL_axi_slave_CTRL,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/AESL_axi_slave_KERNEL_BUS.v,1611955188,systemVerilog,,,,AESL_axi_slave_KERNEL_BUS,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/AESL_fifo.v,1611955188,systemVerilog,,,,fifo,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/my_filter_buffer.autotb.v,1611955189,systemVerilog,,,,apatb_my_filter_buffer_top,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/my_filter_buffer.v,1611954938,systemVerilog,,,,my_filter_buffer,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/my_filter_buffer_CTRL_s_axi.v,1611954941,systemVerilog,,,,my_filter_buffer_CTRL_s_axi,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/my_filter_buffer_KERNEL_BUS_s_axi.v,1611954941,systemVerilog,,,,my_filter_buffer_KERNEL_BUS_s_axi,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/my_filter_buffer_bkb.v,1611954941,systemVerilog,,,,my_filter_buffer_bkb;my_filter_buffer_bkb_ram,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/repo/HLS/sliding_window_2/solution1/sim/verilog/my_filter_buffer_dEe.v,1611954941,systemVerilog,,,,my_filter_buffer_dEe;my_filter_buffer_dEe_Mul3S_0,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
