vendor_name = ModelSim
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/tone_decoder.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/uart_top.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/top_level.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/tone_gen_pkg.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/sync_block.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/std_logic_textio.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/S2P.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/reg_table_pkg.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/read_midi.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/polyphone_out.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/pll.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/P2S.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/note_type_pkg.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/music_list.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/modulo_divider.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/midi_interface.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/midi_control.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/lied_fsm.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/infrastructure_block.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/i2s_master.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/i2c_master.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/FSM_BCLK_COUNT.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/fm_synth.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/fm_sel.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/fm_coder_7segment.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/edge_detector.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/dds.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/codeccontroller.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/bit_sampling_generator.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/audio_control.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/source/adder.vhd
source_file = 1, /home/katrin/Documents/a_PA_synthesizer/Synthesizer_Original_2/db/synthesizer.cbx.xml
source_file = 1, /opt/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = top_level
instance = comp, \I2C_SDAT~output\, I2C_SDAT~output, top_level, 1
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, top_level, 1
instance = comp, \AUD_BCLK~output\, AUD_BCLK~output, top_level, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, top_level, 1
instance = comp, \AUD_DACLRCK~output\, AUD_DACLRCK~output, top_level, 1
instance = comp, \AUD_ADCLRCK~output\, AUD_ADCLRCK~output, top_level, 1
instance = comp, \I2C_SCLK~output\, I2C_SCLK~output, top_level, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, top_level, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, top_level, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, top_level, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, top_level, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, top_level, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, top_level, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, top_level, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, top_level, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, top_level, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, top_level, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, top_level, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, top_level, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, top_level, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, top_level, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, top_level, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, top_level, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, top_level, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, top_level, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, top_level, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, top_level, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, top_level, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, top_level, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, top_level, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, top_level, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, top_level, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, top_level, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, top_level, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, top_level, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, top_level, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, top_level, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, top_level, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, top_level, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, top_level, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, top_level, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, top_level, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, top_level, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, top_level, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, top_level, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, top_level, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, top_level, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, top_level, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, top_level, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, top_level, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, top_level, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, top_level, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, top_level, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, top_level, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, top_level, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, top_level, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, top_level, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, top_level, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[0]~3\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[0]~3, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[0]\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[0], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[1]~2\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[1]~2, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[1]\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[2]~1\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[2]~1, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[2]\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[2], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]~0\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]~0, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]~feeder\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]~clkctrl\, INFRASTRUCTURE_BLOCK_INST|divider_inst|count[3]~clkctrl, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|s_bclk~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|s_bclk~0, top_level, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, top_level, 1
instance = comp, \KEY[0]~inputclkctrl\, KEY[0]~inputclkctrl, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|s_bclk\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|s_bclk, top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[1]~4\, I2C_MASTER_INST|clk_divider[1]~4, top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[1]\, I2C_MASTER_INST|clk_divider[1], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[2]~6\, I2C_MASTER_INST|clk_divider[2]~6, top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[2]\, I2C_MASTER_INST|clk_divider[2], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[3]~8\, I2C_MASTER_INST|clk_divider[3]~8, top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[3]\, I2C_MASTER_INST|clk_divider[3], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_mask[0]\, I2C_MASTER_INST|clk_mask[0], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_edge_mask[0]\, I2C_MASTER_INST|clk_edge_mask[0], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[4]~10\, I2C_MASTER_INST|clk_divider[4]~10, top_level, 1
instance = comp, \I2C_MASTER_INST|clk_divider[4]\, I2C_MASTER_INST|clk_divider[4], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_mask[1]\, I2C_MASTER_INST|clk_mask[1], top_level, 1
instance = comp, \I2C_MASTER_INST|Equal3~0\, I2C_MASTER_INST|Equal3~0, top_level, 1
instance = comp, \I2C_MASTER_INST|clk_edge_mask[2]\, I2C_MASTER_INST|clk_edge_mask[2], top_level, 1
instance = comp, \I2C_MASTER_INST|clk_edge_mask[1]\, I2C_MASTER_INST|clk_edge_mask[1], top_level, 1
instance = comp, \I2C_MASTER_INST|Equal2~0\, I2C_MASTER_INST|Equal2~0, top_level, 1
instance = comp, \I2C_SDAT~input\, I2C_SDAT~input, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector30~3\, I2C_MASTER_INST|Selector30~3, top_level, 1
instance = comp, \I2C_MASTER_INST|next_ack_error~0\, I2C_MASTER_INST|next_ack_error~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector28~0\, I2C_MASTER_INST|Selector28~0, top_level, 1
instance = comp, \SW[17]~input\, SW[17]~input, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst17|qreg[1]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst17|qreg[1]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst17|qreg[1]\, INFRASTRUCTURE_BLOCK_INST|sync_inst17|qreg[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst17|qreg[0]\, INFRASTRUCTURE_BLOCK_INST|sync_inst17|qreg[0], top_level, 1
instance = comp, \I2C_MASTER_INST|next_ack_error~1\, I2C_MASTER_INST|next_ack_error~1, top_level, 1
instance = comp, \I2C_MASTER_INST|ack_error\, I2C_MASTER_INST|ack_error, top_level, 1
instance = comp, \I2C_MASTER_INST|next_write_done~0\, I2C_MASTER_INST|next_write_done~0, top_level, 1
instance = comp, \I2C_MASTER_INST|write_done\, I2C_MASTER_INST|write_done, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Selector2~0\, CODECCONTROLLER_INST|Selector2~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|zustand.send\, CODECCONTROLLER_INST|zustand.send, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~0\, CODECCONTROLLER_INST|Add0~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[0]\, CODECCONTROLLER_INST|reg_idx[0], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~2\, CODECCONTROLLER_INST|Add0~2, top_level, 1
instance = comp, \CODECCONTROLLER_INST|next_reg_idx~1\, CODECCONTROLLER_INST|next_reg_idx~1, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[1]\, CODECCONTROLLER_INST|reg_idx[1], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~4\, CODECCONTROLLER_INST|Add0~4, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[2]\, CODECCONTROLLER_INST|reg_idx[2], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~6\, CODECCONTROLLER_INST|Add0~6, top_level, 1
instance = comp, \CODECCONTROLLER_INST|next_reg_idx~0\, CODECCONTROLLER_INST|next_reg_idx~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[3]\, CODECCONTROLLER_INST|reg_idx[3], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~8\, CODECCONTROLLER_INST|Add0~8, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[4]\, CODECCONTROLLER_INST|reg_idx[4], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~10\, CODECCONTROLLER_INST|Add0~10, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[5]\, CODECCONTROLLER_INST|reg_idx[5], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~12\, CODECCONTROLLER_INST|Add0~12, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[6]\, CODECCONTROLLER_INST|reg_idx[6], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~14\, CODECCONTROLLER_INST|Add0~14, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[7]\, CODECCONTROLLER_INST|reg_idx[7], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~16\, CODECCONTROLLER_INST|Add0~16, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[8]\, CODECCONTROLLER_INST|reg_idx[8], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~18\, CODECCONTROLLER_INST|Add0~18, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[9]\, CODECCONTROLLER_INST|reg_idx[9], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~20\, CODECCONTROLLER_INST|Add0~20, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[10]\, CODECCONTROLLER_INST|reg_idx[10], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~22\, CODECCONTROLLER_INST|Add0~22, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[11]\, CODECCONTROLLER_INST|reg_idx[11], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~24\, CODECCONTROLLER_INST|Add0~24, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[12]\, CODECCONTROLLER_INST|reg_idx[12], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~6\, CODECCONTROLLER_INST|Equal0~6, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~26\, CODECCONTROLLER_INST|Add0~26, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[13]\, CODECCONTROLLER_INST|reg_idx[13], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~28\, CODECCONTROLLER_INST|Add0~28, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[14]\, CODECCONTROLLER_INST|reg_idx[14], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~30\, CODECCONTROLLER_INST|Add0~30, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[15]\, CODECCONTROLLER_INST|reg_idx[15], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~32\, CODECCONTROLLER_INST|Add0~32, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[16]\, CODECCONTROLLER_INST|reg_idx[16], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~5\, CODECCONTROLLER_INST|Equal0~5, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~7\, CODECCONTROLLER_INST|Equal0~7, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~8\, CODECCONTROLLER_INST|Equal0~8, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~34\, CODECCONTROLLER_INST|Add0~34, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[17]\, CODECCONTROLLER_INST|reg_idx[17], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~36\, CODECCONTROLLER_INST|Add0~36, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[18]\, CODECCONTROLLER_INST|reg_idx[18], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~38\, CODECCONTROLLER_INST|Add0~38, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[19]\, CODECCONTROLLER_INST|reg_idx[19], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~40\, CODECCONTROLLER_INST|Add0~40, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[20]\, CODECCONTROLLER_INST|reg_idx[20], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~3\, CODECCONTROLLER_INST|Equal0~3, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~42\, CODECCONTROLLER_INST|Add0~42, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[21]\, CODECCONTROLLER_INST|reg_idx[21], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~44\, CODECCONTROLLER_INST|Add0~44, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[22]\, CODECCONTROLLER_INST|reg_idx[22], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~46\, CODECCONTROLLER_INST|Add0~46, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[23]\, CODECCONTROLLER_INST|reg_idx[23], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~48\, CODECCONTROLLER_INST|Add0~48, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[24]\, CODECCONTROLLER_INST|reg_idx[24], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~50\, CODECCONTROLLER_INST|Add0~50, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[25]\, CODECCONTROLLER_INST|reg_idx[25], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~52\, CODECCONTROLLER_INST|Add0~52, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[26]\, CODECCONTROLLER_INST|reg_idx[26], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~54\, CODECCONTROLLER_INST|Add0~54, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[27]\, CODECCONTROLLER_INST|reg_idx[27], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~56\, CODECCONTROLLER_INST|Add0~56, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[28]\, CODECCONTROLLER_INST|reg_idx[28], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~1\, CODECCONTROLLER_INST|Equal0~1, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~2\, CODECCONTROLLER_INST|Equal0~2, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~58\, CODECCONTROLLER_INST|Add0~58, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[29]\, CODECCONTROLLER_INST|reg_idx[29], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Add0~60\, CODECCONTROLLER_INST|Add0~60, top_level, 1
instance = comp, \CODECCONTROLLER_INST|reg_idx[30]\, CODECCONTROLLER_INST|reg_idx[30], top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~0\, CODECCONTROLLER_INST|Equal0~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~4\, CODECCONTROLLER_INST|Equal0~4, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~9\, CODECCONTROLLER_INST|Equal0~9, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Selector0~0\, CODECCONTROLLER_INST|Selector0~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Selector0~1\, CODECCONTROLLER_INST|Selector0~1, top_level, 1
instance = comp, \CODECCONTROLLER_INST|zustand.idle\, CODECCONTROLLER_INST|zustand.idle, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Selector1~0\, CODECCONTROLLER_INST|Selector1~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Selector1~1\, CODECCONTROLLER_INST|Selector1~1, top_level, 1
instance = comp, \CODECCONTROLLER_INST|zustand.start_write\, CODECCONTROLLER_INST|zustand.start_write, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector30~1\, I2C_MASTER_INST|Selector30~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector28~1\, I2C_MASTER_INST|Selector28~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector31~0\, I2C_MASTER_INST|Selector31~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector28~2\, I2C_MASTER_INST|Selector28~2, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_WAIT_FOR_NEXT_BYTE\, I2C_MASTER_INST|fsm_state.S_WAIT_FOR_NEXT_BYTE, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_START~feeder\, I2C_MASTER_INST|fsm_state.S_START~feeder, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_START\, I2C_MASTER_INST|fsm_state.S_START, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~2\, I2C_MASTER_INST|Selector0~2, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector29~0\, I2C_MASTER_INST|Selector29~0, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_SEND_BYTE\, I2C_MASTER_INST|fsm_state.S_SEND_BYTE, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector37~0\, I2C_MASTER_INST|Selector37~0, top_level, 1
instance = comp, \I2C_MASTER_INST|bit_count[2]~0\, I2C_MASTER_INST|bit_count[2]~0, top_level, 1
instance = comp, \I2C_MASTER_INST|bit_count[0]\, I2C_MASTER_INST|bit_count[0], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector36~0\, I2C_MASTER_INST|Selector36~0, top_level, 1
instance = comp, \I2C_MASTER_INST|bit_count[1]\, I2C_MASTER_INST|bit_count[1], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector35~0\, I2C_MASTER_INST|Selector35~0, top_level, 1
instance = comp, \I2C_MASTER_INST|bit_count[2]\, I2C_MASTER_INST|bit_count[2], top_level, 1
instance = comp, \I2C_MASTER_INST|Equal0~0\, I2C_MASTER_INST|Equal0~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector30~4\, I2C_MASTER_INST|Selector30~4, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_ACK_BYTE\, I2C_MASTER_INST|fsm_state.S_ACK_BYTE, top_level, 1
instance = comp, \I2C_MASTER_INST|next_scl~0\, I2C_MASTER_INST|next_scl~0, top_level, 1
instance = comp, \I2C_MASTER_INST|ack~0\, I2C_MASTER_INST|ack~0, top_level, 1
instance = comp, \I2C_MASTER_INST|ack\, I2C_MASTER_INST|ack, top_level, 1
instance = comp, \I2C_MASTER_INST|byte_count[0]~0\, I2C_MASTER_INST|byte_count[0]~0, top_level, 1
instance = comp, \I2C_MASTER_INST|byte_count[0]~1\, I2C_MASTER_INST|byte_count[0]~1, top_level, 1
instance = comp, \I2C_MASTER_INST|byte_count[0]\, I2C_MASTER_INST|byte_count[0], top_level, 1
instance = comp, \I2C_MASTER_INST|Add0~0\, I2C_MASTER_INST|Add0~0, top_level, 1
instance = comp, \I2C_MASTER_INST|byte_count[1]\, I2C_MASTER_INST|byte_count[1], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector31~1\, I2C_MASTER_INST|Selector31~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector31~2\, I2C_MASTER_INST|Selector31~2, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_WAIT_FOR_STOP\, I2C_MASTER_INST|fsm_state.S_WAIT_FOR_STOP, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_STOP~feeder\, I2C_MASTER_INST|fsm_state.S_STOP~feeder, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_STOP\, I2C_MASTER_INST|fsm_state.S_STOP, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector25~0\, I2C_MASTER_INST|Selector25~0, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_IDLE\, I2C_MASTER_INST|fsm_state.S_IDLE, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector30~2\, I2C_MASTER_INST|Selector30~2, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector26~2\, I2C_MASTER_INST|Selector26~2, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector26~3\, I2C_MASTER_INST|Selector26~3, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector26~4\, I2C_MASTER_INST|Selector26~4, top_level, 1
instance = comp, \I2C_MASTER_INST|fsm_state.S_WAIT_FOR_START\, I2C_MASTER_INST|fsm_state.S_WAIT_FOR_START, top_level, 1
instance = comp, \SW[16]~input\, SW[16]~input, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst16|qreg[1]\, INFRASTRUCTURE_BLOCK_INST|sync_inst16|qreg[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst16|qreg[0]\, INFRASTRUCTURE_BLOCK_INST|sync_inst16|qreg[0], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector20~3\, I2C_MASTER_INST|Selector20~3, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Mux3~0\, CODECCONTROLLER_INST|Mux3~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Equal0~10\, CODECCONTROLLER_INST|Equal0~10, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector21~2\, I2C_MASTER_INST|Selector21~2, top_level, 1
instance = comp, \CODECCONTROLLER_INST|Mux4~0\, CODECCONTROLLER_INST|Mux4~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector24~1\, I2C_MASTER_INST|Selector24~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~6\, I2C_MASTER_INST|Selector0~6, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector20~0\, I2C_MASTER_INST|Selector20~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector23~1\, I2C_MASTER_INST|Selector23~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector24~0\, I2C_MASTER_INST|Selector24~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector24~2\, I2C_MASTER_INST|Selector24~2, top_level, 1
instance = comp, \I2C_MASTER_INST|data[0]\, I2C_MASTER_INST|data[0], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector23~2\, I2C_MASTER_INST|Selector23~2, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector23~0\, I2C_MASTER_INST|Selector23~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector23~3\, I2C_MASTER_INST|Selector23~3, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector23~4\, I2C_MASTER_INST|Selector23~4, top_level, 1
instance = comp, \I2C_MASTER_INST|data[1]\, I2C_MASTER_INST|data[1], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector22~0\, I2C_MASTER_INST|Selector22~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[23]~0\, I2C_MASTER_INST|data[23]~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[23]~1\, I2C_MASTER_INST|data[23]~1, top_level, 1
instance = comp, \I2C_MASTER_INST|data[2]\, I2C_MASTER_INST|data[2], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector21~1\, I2C_MASTER_INST|Selector21~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector21~0\, I2C_MASTER_INST|Selector21~0, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector21~3\, I2C_MASTER_INST|Selector21~3, top_level, 1
instance = comp, \I2C_MASTER_INST|data[3]\, I2C_MASTER_INST|data[3], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector20~2\, I2C_MASTER_INST|Selector20~2, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector20~1\, I2C_MASTER_INST|Selector20~1, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector20~4\, I2C_MASTER_INST|Selector20~4, top_level, 1
instance = comp, \I2C_MASTER_INST|data[4]\, I2C_MASTER_INST|data[4], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector19~0\, I2C_MASTER_INST|Selector19~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[5]\, I2C_MASTER_INST|data[5], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector18~0\, I2C_MASTER_INST|Selector18~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[6]\, I2C_MASTER_INST|data[6], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector17~0\, I2C_MASTER_INST|Selector17~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[7]\, I2C_MASTER_INST|data[7], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector16~0\, I2C_MASTER_INST|Selector16~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[8]\, I2C_MASTER_INST|data[8], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector15~0\, I2C_MASTER_INST|Selector15~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[9]\, I2C_MASTER_INST|data[9], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector14~0\, I2C_MASTER_INST|Selector14~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[10]\, I2C_MASTER_INST|data[10], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector13~0\, I2C_MASTER_INST|Selector13~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[11]\, I2C_MASTER_INST|data[11], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector12~0\, I2C_MASTER_INST|Selector12~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[12]\, I2C_MASTER_INST|data[12], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector11~0\, I2C_MASTER_INST|Selector11~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[13]\, I2C_MASTER_INST|data[13], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector10~0\, I2C_MASTER_INST|Selector10~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[14]\, I2C_MASTER_INST|data[14], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector9~0\, I2C_MASTER_INST|Selector9~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[15]\, I2C_MASTER_INST|data[15], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector8~0\, I2C_MASTER_INST|Selector8~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[16]\, I2C_MASTER_INST|data[16], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector7~0\, I2C_MASTER_INST|Selector7~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[17]\, I2C_MASTER_INST|data[17], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector6~0\, I2C_MASTER_INST|Selector6~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[18]\, I2C_MASTER_INST|data[18], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector5~0\, I2C_MASTER_INST|Selector5~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[19]\, I2C_MASTER_INST|data[19], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector4~0\, I2C_MASTER_INST|Selector4~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[20]\, I2C_MASTER_INST|data[20], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector3~0\, I2C_MASTER_INST|Selector3~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[21]\, I2C_MASTER_INST|data[21], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector2~0\, I2C_MASTER_INST|Selector2~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[22]\, I2C_MASTER_INST|data[22], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector1~0\, I2C_MASTER_INST|Selector1~0, top_level, 1
instance = comp, \I2C_MASTER_INST|data[23]\, I2C_MASTER_INST|data[23], top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~4\, I2C_MASTER_INST|Selector0~4, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~3\, I2C_MASTER_INST|Selector0~3, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~5\, I2C_MASTER_INST|Selector0~5, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~8\, I2C_MASTER_INST|Selector0~8, top_level, 1
instance = comp, \I2C_MASTER_INST|Selector0~7\, I2C_MASTER_INST|Selector0~7, top_level, 1
instance = comp, \I2C_MASTER_INST|sda\, I2C_MASTER_INST|sda, top_level, 1
instance = comp, \SW[15]~input\, SW[15]~input, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[1]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[1]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[1]\, INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[0]\, INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[0], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[0]~31\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[0]~31, top_level, 1
instance = comp, \~GND\, ~GND, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[1]~33\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[1]~33, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[0]~_wirecell\, INFRASTRUCTURE_BLOCK_INST|sync_inst15|qreg[0]~_wirecell, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|folge_zustand~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|folge_zustand~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[1]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[1], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[2]~37\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[2]~37, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[2]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[2], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[3]~39\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[3]~39, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[3]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[3], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[4]~41\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[4]~41, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[4]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[4], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]~43\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]~43, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[6]~45\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[6]~45, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[6]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[6], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[7]~47\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[7]~47, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[7]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[7], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[8]~49\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[8]~49, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[8]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[8], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[9]~51\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[9]~51, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[9]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[9], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[10]~53\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[10]~53, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[10]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[10], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[11]~55\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[11]~55, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[11]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[11], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[12]~57\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[12]~57, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[12]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[12], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[13]~59\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[13]~59, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[13]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[13], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[14]~61\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[14]~61, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[14]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[14], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[15]~63\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[15]~63, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[15]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[15], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[16]~65\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[16]~65, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[16]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[16], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[17]~67\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[17]~67, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[17]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[17], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[18]~69\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[18]~69, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[18]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[18], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[19]~71\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[19]~71, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[19]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[19], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[20]~73\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[20]~73, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[20]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[20], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~3\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~3, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~2\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~2, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~1\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~1, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~4\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~4, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[21]~75\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[21]~75, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[21]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[21], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[22]~77\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[22]~77, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[22]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[22], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[23]~79\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[23]~79, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[23]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[23], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[24]~81\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[24]~81, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[24]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[24], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~5\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~5, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[25]~83\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[25]~83, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[25]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[25], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[26]~85\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[26]~85, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[26]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[26], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[27]~87\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[27]~87, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[27]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[27], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[28]~89\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[28]~89, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[28]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[28], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[29]~91\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[29]~91, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[29]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[29], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[30]~93\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[30]~93, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[30]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[30], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~6\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~6, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~7\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~7, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|ws_logik~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|ws_logik~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]~35\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]~35, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]~36\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[5]~36, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[0]\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|reg_idx[0], top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~11\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~11, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|ws_logik~1\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|ws_logik~1, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~3\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~3, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|next_s_WS~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|next_s_WS~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|s_WS\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|s_WS, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~1\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~1, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~2\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~2, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~9\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~9, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~8\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~8, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~10\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|logic~10, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~4\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector4~4, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.shift_adc_R\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.shift_adc_R, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector0~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector0~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector0~1\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector0~1, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector0~2\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector0~2, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.hold_R\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.hold_R, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector1~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector1~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.load_dac\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.load_dac, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector2~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector2~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector2~1\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector2~1, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.shift_adc_L\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.shift_adc_L, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector3~0\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector3~0, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector3~1\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|Selector3~1, top_level, 1
instance = comp, \I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.hold_L\, I2S_MASTER_INST|FSM_BCLK_COUNT_INST|zustand.hold_L, top_level, 1
instance = comp, \AUD_ADCDAT~input\, AUD_ADCDAT~input, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[0]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[0]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|einganglog_l~0\, I2S_MASTER_INST|S2P_INST|einganglog_l~0, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[0]\, I2S_MASTER_INST|S2P_INST|l_zustand[0], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[1]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[1]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[1]\, I2S_MASTER_INST|S2P_INST|l_zustand[1], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[2]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[2]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[2]\, I2S_MASTER_INST|S2P_INST|l_zustand[2], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[3]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[3]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[3]\, I2S_MASTER_INST|S2P_INST|l_zustand[3], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[4]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[4]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[4]\, I2S_MASTER_INST|S2P_INST|l_zustand[4], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[5]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[5]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[5]\, I2S_MASTER_INST|S2P_INST|l_zustand[5], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[6]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[6]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[6]\, I2S_MASTER_INST|S2P_INST|l_zustand[6], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[7]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[7]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[7]\, I2S_MASTER_INST|S2P_INST|l_zustand[7], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[8]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[8]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[8]\, I2S_MASTER_INST|S2P_INST|l_zustand[8], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[9]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[9]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[9]\, I2S_MASTER_INST|S2P_INST|l_zustand[9], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[10]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[10]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[10]\, I2S_MASTER_INST|S2P_INST|l_zustand[10], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[11]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[11]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[11]\, I2S_MASTER_INST|S2P_INST|l_zustand[11], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[12]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[12]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[12]\, I2S_MASTER_INST|S2P_INST|l_zustand[12], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[13]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[13]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[13]\, I2S_MASTER_INST|S2P_INST|l_zustand[13], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[14]\, I2S_MASTER_INST|S2P_INST|l_zustand[14], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[15]~feeder\, I2S_MASTER_INST|S2P_INST|l_zustand[15]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|l_zustand[15]\, I2S_MASTER_INST|S2P_INST|l_zustand[15], top_level, 1
instance = comp, \SW[14]~input\, SW[14]~input, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[1]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[1]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[1]\, INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[0]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[0]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[0]\, INFRASTRUCTURE_BLOCK_INST|sync_inst14|qreg[0], top_level, 1
instance = comp, \AUDIO_CONTROL_INST|DACDAT_pl_o[15]~0\, AUDIO_CONTROL_INST|DACDAT_pl_o[15]~0, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[14]~1\, I2S_MASTER_INST|P2S_INST|l_folgezustand[14]~1, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[13]~2\, I2S_MASTER_INST|P2S_INST|l_folgezustand[13]~2, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[12]~3\, I2S_MASTER_INST|P2S_INST|l_folgezustand[12]~3, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[11]~4\, I2S_MASTER_INST|P2S_INST|l_folgezustand[11]~4, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[10]~5\, I2S_MASTER_INST|P2S_INST|l_folgezustand[10]~5, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[9]~6\, I2S_MASTER_INST|P2S_INST|l_folgezustand[9]~6, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[8]~7\, I2S_MASTER_INST|P2S_INST|l_folgezustand[8]~7, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[7]~8\, I2S_MASTER_INST|P2S_INST|l_folgezustand[7]~8, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[6]~9\, I2S_MASTER_INST|P2S_INST|l_folgezustand[6]~9, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[5]~10\, I2S_MASTER_INST|P2S_INST|l_folgezustand[5]~10, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[4]~11\, I2S_MASTER_INST|P2S_INST|l_folgezustand[4]~11, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[3]~12\, I2S_MASTER_INST|P2S_INST|l_folgezustand[3]~12, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[2]~13\, I2S_MASTER_INST|P2S_INST|l_folgezustand[2]~13, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[1]~14\, I2S_MASTER_INST|P2S_INST|l_folgezustand[1]~14, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[0]~15\, I2S_MASTER_INST|P2S_INST|l_folgezustand[0]~15, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_folgezustand[15]~0\, I2S_MASTER_INST|P2S_INST|l_folgezustand[15]~0, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[0]\, I2S_MASTER_INST|P2S_INST|l_zustand[0], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[1]\, I2S_MASTER_INST|P2S_INST|l_zustand[1], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[2]\, I2S_MASTER_INST|P2S_INST|l_zustand[2], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[3]\, I2S_MASTER_INST|P2S_INST|l_zustand[3], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[4]\, I2S_MASTER_INST|P2S_INST|l_zustand[4], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[5]\, I2S_MASTER_INST|P2S_INST|l_zustand[5], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[6]\, I2S_MASTER_INST|P2S_INST|l_zustand[6], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[7]\, I2S_MASTER_INST|P2S_INST|l_zustand[7], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[8]\, I2S_MASTER_INST|P2S_INST|l_zustand[8], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[9]\, I2S_MASTER_INST|P2S_INST|l_zustand[9], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[10]\, I2S_MASTER_INST|P2S_INST|l_zustand[10], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[11]\, I2S_MASTER_INST|P2S_INST|l_zustand[11], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[12]\, I2S_MASTER_INST|P2S_INST|l_zustand[12], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[13]\, I2S_MASTER_INST|P2S_INST|l_zustand[13], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[14]\, I2S_MASTER_INST|P2S_INST|l_zustand[14], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|l_zustand[15]\, I2S_MASTER_INST|P2S_INST|l_zustand[15], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[0]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[0]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|einganglog_r~0\, I2S_MASTER_INST|S2P_INST|einganglog_r~0, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[0]\, I2S_MASTER_INST|S2P_INST|r_zustand[0], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[1]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[1]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[1]\, I2S_MASTER_INST|S2P_INST|r_zustand[1], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[2]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[2]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[2]\, I2S_MASTER_INST|S2P_INST|r_zustand[2], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[3]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[3]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[3]\, I2S_MASTER_INST|S2P_INST|r_zustand[3], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[4]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[4]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[4]\, I2S_MASTER_INST|S2P_INST|r_zustand[4], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[5]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[5]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[5]\, I2S_MASTER_INST|S2P_INST|r_zustand[5], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[6]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[6]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[6]\, I2S_MASTER_INST|S2P_INST|r_zustand[6], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[7]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[7]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[7]\, I2S_MASTER_INST|S2P_INST|r_zustand[7], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[8]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[8]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[8]\, I2S_MASTER_INST|S2P_INST|r_zustand[8], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[9]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[9]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[9]\, I2S_MASTER_INST|S2P_INST|r_zustand[9], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[10]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[10]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[10]\, I2S_MASTER_INST|S2P_INST|r_zustand[10], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[11]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[11]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[11]\, I2S_MASTER_INST|S2P_INST|r_zustand[11], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[12]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[12]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[12]\, I2S_MASTER_INST|S2P_INST|r_zustand[12], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[13]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[13]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[13]\, I2S_MASTER_INST|S2P_INST|r_zustand[13], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[14]~feeder\, I2S_MASTER_INST|S2P_INST|r_zustand[14]~feeder, top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[14]\, I2S_MASTER_INST|S2P_INST|r_zustand[14], top_level, 1
instance = comp, \I2S_MASTER_INST|S2P_INST|r_zustand[15]\, I2S_MASTER_INST|S2P_INST|r_zustand[15], top_level, 1
instance = comp, \AUDIO_CONTROL_INST|DACDAT_pr_o[15]~0\, AUDIO_CONTROL_INST|DACDAT_pr_o[15]~0, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[14]~1\, I2S_MASTER_INST|P2S_INST|r_folgezustand[14]~1, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[13]~2\, I2S_MASTER_INST|P2S_INST|r_folgezustand[13]~2, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[12]~3\, I2S_MASTER_INST|P2S_INST|r_folgezustand[12]~3, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[11]~4\, I2S_MASTER_INST|P2S_INST|r_folgezustand[11]~4, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[10]~5\, I2S_MASTER_INST|P2S_INST|r_folgezustand[10]~5, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[9]~6\, I2S_MASTER_INST|P2S_INST|r_folgezustand[9]~6, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[8]~7\, I2S_MASTER_INST|P2S_INST|r_folgezustand[8]~7, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[7]~8\, I2S_MASTER_INST|P2S_INST|r_folgezustand[7]~8, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[6]~9\, I2S_MASTER_INST|P2S_INST|r_folgezustand[6]~9, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[5]~10\, I2S_MASTER_INST|P2S_INST|r_folgezustand[5]~10, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[4]~11\, I2S_MASTER_INST|P2S_INST|r_folgezustand[4]~11, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[3]~12\, I2S_MASTER_INST|P2S_INST|r_folgezustand[3]~12, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[2]~13\, I2S_MASTER_INST|P2S_INST|r_folgezustand[2]~13, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[1]~14\, I2S_MASTER_INST|P2S_INST|r_folgezustand[1]~14, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[0]~15\, I2S_MASTER_INST|P2S_INST|r_folgezustand[0]~15, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_folgezustand[15]~0\, I2S_MASTER_INST|P2S_INST|r_folgezustand[15]~0, top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[0]\, I2S_MASTER_INST|P2S_INST|r_zustand[0], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[1]\, I2S_MASTER_INST|P2S_INST|r_zustand[1], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[2]\, I2S_MASTER_INST|P2S_INST|r_zustand[2], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[3]\, I2S_MASTER_INST|P2S_INST|r_zustand[3], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[4]\, I2S_MASTER_INST|P2S_INST|r_zustand[4], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[5]\, I2S_MASTER_INST|P2S_INST|r_zustand[5], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[6]\, I2S_MASTER_INST|P2S_INST|r_zustand[6], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[7]\, I2S_MASTER_INST|P2S_INST|r_zustand[7], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[8]\, I2S_MASTER_INST|P2S_INST|r_zustand[8], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[9]\, I2S_MASTER_INST|P2S_INST|r_zustand[9], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[10]\, I2S_MASTER_INST|P2S_INST|r_zustand[10], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[11]\, I2S_MASTER_INST|P2S_INST|r_zustand[11], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[12]\, I2S_MASTER_INST|P2S_INST|r_zustand[12], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[13]\, I2S_MASTER_INST|P2S_INST|r_zustand[13], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[14]\, I2S_MASTER_INST|P2S_INST|r_zustand[14], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|r_zustand[15]\, I2S_MASTER_INST|P2S_INST|r_zustand[15], top_level, 1
instance = comp, \I2S_MASTER_INST|P2S_INST|DACDAT_s_o~0\, I2S_MASTER_INST|P2S_INST|DACDAT_s_o~0, top_level, 1
instance = comp, \I2C_MASTER_INST|next_scl~1\, I2C_MASTER_INST|next_scl~1, top_level, 1
instance = comp, \I2C_MASTER_INST|next_scl~2\, I2C_MASTER_INST|next_scl~2, top_level, 1
instance = comp, \I2C_MASTER_INST|scl\, I2C_MASTER_INST|scl, top_level, 1
instance = comp, \CODECCONTROLLER_INST|LED_out~0\, CODECCONTROLLER_INST|LED_out~0, top_level, 1
instance = comp, \CODECCONTROLLER_INST|LED_out\, CODECCONTROLLER_INST|LED_out, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|next_reg_idx_ratio~0\, FM_CODER_7SEGMENT_INST|next_reg_idx_ratio~0, top_level, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[1]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[1]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[1]\, INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[0]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[0]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[0]\, INFRASTRUCTURE_BLOCK_INST|sync_inst19|qreg[0], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|delay_count[1]~feeder\, FM_CODER_7SEGMENT_INST|delay_count[1]~feeder, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|delay_count[1]\, FM_CODER_7SEGMENT_INST|delay_count[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[1]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[1]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[1]\, INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[1], top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[0]~feeder\, INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[0]~feeder, top_level, 1
instance = comp, \INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[0]\, INFRASTRUCTURE_BLOCK_INST|sync_inst18|qreg[0], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|delay_count[0]\, FM_CODER_7SEGMENT_INST|delay_count[0], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_ratio[2]~0\, FM_CODER_7SEGMENT_INST|reg_idx_ratio[2]~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_ratio[0]\, FM_CODER_7SEGMENT_INST|reg_idx_ratio[0], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|next_reg_idx_ratio~1\, FM_CODER_7SEGMENT_INST|next_reg_idx_ratio~1, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_ratio[2]\, FM_CODER_7SEGMENT_INST|reg_idx_ratio[2], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|next_reg_idx_ratio~2\, FM_CODER_7SEGMENT_INST|next_reg_idx_ratio~2, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_ratio[1]\, FM_CODER_7SEGMENT_INST|reg_idx_ratio[1], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux11~0\, FM_CODER_7SEGMENT_INST|Mux11~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux7~0\, FM_CODER_7SEGMENT_INST|Mux7~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux6~0\, FM_CODER_7SEGMENT_INST|Mux6~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux5~0\, FM_CODER_7SEGMENT_INST|Mux5~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux1~0\, FM_CODER_7SEGMENT_INST|Mux1~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux5~1\, FM_CODER_7SEGMENT_INST|Mux5~1, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_depth[0]~1\, FM_CODER_7SEGMENT_INST|reg_idx_depth[0]~1, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|counter_on[1]\, FM_CODER_7SEGMENT_INST|counter_on[1], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_depth[0]\, FM_CODER_7SEGMENT_INST|reg_idx_depth[0], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux17~1\, FM_CODER_7SEGMENT_INST|Mux17~1, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_depth[1]\, FM_CODER_7SEGMENT_INST|reg_idx_depth[1], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_depth[2]~0\, FM_CODER_7SEGMENT_INST|reg_idx_depth[2]~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|reg_idx_depth[2]\, FM_CODER_7SEGMENT_INST|reg_idx_depth[2], top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux18~0\, FM_CODER_7SEGMENT_INST|Mux18~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux17~0\, FM_CODER_7SEGMENT_INST|Mux17~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux16~0\, FM_CODER_7SEGMENT_INST|Mux16~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux15~0\, FM_CODER_7SEGMENT_INST|Mux15~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux14~0\, FM_CODER_7SEGMENT_INST|Mux14~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux13~0\, FM_CODER_7SEGMENT_INST|Mux13~0, top_level, 1
instance = comp, \FM_CODER_7SEGMENT_INST|Mux12~0\, FM_CODER_7SEGMENT_INST|Mux12~0, top_level, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, top_level, 1
instance = comp, \SW[0]~input\, SW[0]~input, top_level, 1
instance = comp, \SW[1]~input\, SW[1]~input, top_level, 1
instance = comp, \SW[2]~input\, SW[2]~input, top_level, 1
instance = comp, \SW[3]~input\, SW[3]~input, top_level, 1
instance = comp, \SW[4]~input\, SW[4]~input, top_level, 1
instance = comp, \SW[5]~input\, SW[5]~input, top_level, 1
instance = comp, \SW[6]~input\, SW[6]~input, top_level, 1
instance = comp, \SW[7]~input\, SW[7]~input, top_level, 1
instance = comp, \SW[8]~input\, SW[8]~input, top_level, 1
instance = comp, \SW[9]~input\, SW[9]~input, top_level, 1
instance = comp, \SW[10]~input\, SW[10]~input, top_level, 1
instance = comp, \SW[11]~input\, SW[11]~input, top_level, 1
instance = comp, \SW[12]~input\, SW[12]~input, top_level, 1
instance = comp, \SW[13]~input\, SW[13]~input, top_level, 1
instance = comp, \GPIO_10~input\, GPIO_10~input, top_level, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, top_level, 1
