Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 19:04:06 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.357     -167.000                    194                 1089        0.147        0.000                      0                 1089        4.500        0.000                       0                   412  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.357     -167.000                    194                 1089        0.147        0.000                      0                 1089        4.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          194  Failing Endpoints,  Worst Slack       -1.357ns,  Total Violation     -167.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line5_r5_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 1.820ns (16.245%)  route 9.384ns (83.755%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.620    16.406    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X63Y84         FDSE                                         r  cu_test/beta/players/M_line5_r5_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.503    14.907    cu_test/beta/players/CLK
    SLICE_X63Y84         FDSE                                         r  cu_test/beta/players/M_line5_r5_q_reg[1]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X63Y84         FDSE (Setup_fdse_C_D)       -0.081    15.049    cu_test/beta/players/M_line5_r5_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -16.406    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line3_r3_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.208ns  (logic 1.820ns (16.239%)  route 9.388ns (83.761%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.624    16.410    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X61Y86         FDSE                                         r  cu_test/beta/players/M_line3_r3_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.503    14.907    cu_test/beta/players/CLK
    SLICE_X61Y86         FDSE                                         r  cu_test/beta/players/M_line3_r3_q_reg[1]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X61Y86         FDSE (Setup_fdse_C_D)       -0.081    15.063    cu_test/beta/players/M_line3_r3_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line4_r4_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.218ns  (logic 1.820ns (16.224%)  route 9.398ns (83.776%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.635    16.420    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X64Y86         FDSE                                         r  cu_test/beta/players/M_line4_r4_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504    14.908    cu_test/beta/players/CLK
    SLICE_X64Y86         FDSE                                         r  cu_test/beta/players/M_line4_r4_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y86         FDSE (Setup_fdse_C_D)       -0.031    15.100    cu_test/beta/players/M_line4_r4_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line6_r6_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 1.820ns (16.275%)  route 9.363ns (83.725%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.600    16.385    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X62Y86         FDSE                                         r  cu_test/beta/players/M_line6_r6_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504    14.908    cu_test/beta/players/CLK
    SLICE_X62Y86         FDSE                                         r  cu_test/beta/players/M_line6_r6_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y86         FDSE (Setup_fdse_C_D)       -0.058    15.073    cu_test/beta/players/M_line6_r6_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -16.385    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_current_line_r11_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.128ns  (logic 1.820ns (16.355%)  route 9.308ns (83.645%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.545    16.330    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X65Y86         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504    14.908    cu_test/beta/players/CLK
    SLICE_X65Y86         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)       -0.043    15.088    cu_test/beta/players/M_current_line_r11_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -16.330    
  -------------------------------------------------------------------
                         slack                                 -1.243    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_gamestate_r0_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 1.820ns (16.317%)  route 9.334ns (83.683%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.571    16.356    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X60Y84         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.502    14.906    cu_test/beta/players/CLK
    SLICE_X60Y84         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[1]/C
                         clock pessimism              0.274    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)       -0.028    15.117    cu_test/beta/players/M_gamestate_r0_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.216ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line8_r8_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 2.212ns (19.928%)  route 8.888ns (80.072%))
  Logic Levels:           12  (LUT3=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.414    12.038    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X59Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.162 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry__1_i_41/O
                         net (fo=1, routed)           0.000    12.162    cu_test/beta/game_controlunit/frame_rate2/out1_carry__1_i_41_n_0
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    12.379 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry__1_i_19/O
                         net (fo=7, routed)           0.840    13.219    cu_test/beta/game_controlunit/frame_rate2/out1_carry__1_i_19_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I1_O)        0.299    13.518 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[15]_i_49/O
                         net (fo=5, routed)           0.601    14.119    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[15]_i_49_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.243 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[13]_i_9/O
                         net (fo=1, routed)           0.567    14.810    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[13]_i_9_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.934 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[13]_i_5/O
                         net (fo=1, routed)           0.409    15.343    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[13]_i_5_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124    15.467 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[13]_i_1/O
                         net (fo=12, routed)          0.835    16.302    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[13]
    SLICE_X59Y90         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.506    14.910    cu_test/beta/players/CLK
    SLICE_X59Y90         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[13]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)       -0.061    15.086    cu_test/beta/players/M_line8_r8_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -16.302    
  -------------------------------------------------------------------
                         slack                                 -1.216    

Slack (VIOLATED) :        -1.207ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line3_r3_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.028ns  (logic 2.212ns (20.058%)  route 8.816ns (79.942%))
  Logic Levels:           12  (LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 r  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 r  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.727     9.783    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.907 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[15]_i_45/O
                         net (fo=3, routed)           0.749    10.657    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[15]_i_45_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124    10.781 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_7/O
                         net (fo=27, routed)          1.042    11.823    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_8
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.947 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_21/O
                         net (fo=1, routed)           0.000    11.947    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_21_n_0
    SLICE_X59Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    12.164 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_10/O
                         net (fo=9, routed)           1.197    13.361    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_10_n_0
    SLICE_X56Y89         LUT5 (Prop_lut5_I2_O)        0.299    13.660 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_10/O
                         net (fo=4, routed)           0.494    14.153    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.277 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_6/O
                         net (fo=1, routed)           0.433    14.711    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_6_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.835 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_3_comp/O
                         net (fo=1, routed)           0.667    15.502    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.626 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[11]_i_1_comp/O
                         net (fo=12, routed)          0.604    16.230    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[11]
    SLICE_X48Y89         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.439    14.843    cu_test/beta/players/CLK
    SLICE_X48Y89         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[11]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)       -0.043    15.023    cu_test/beta/players/M_line3_r3_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -16.230    
  -------------------------------------------------------------------
                         slack                                 -1.207    

Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_and_result_r9_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.052ns  (logic 1.820ns (16.468%)  route 9.232ns (83.532%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 r  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.539    12.163    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.287 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11/O
                         net (fo=2, routed)           0.959    13.246    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_11_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.370 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9/O
                         net (fo=2, routed)           1.026    14.396    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.520 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5/O
                         net (fo=1, routed)           0.443    14.963    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_5_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.087 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3/O
                         net (fo=2, routed)           0.575    15.661    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.785 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.469    16.254    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[1]
    SLICE_X62Y85         FDRE                                         r  cu_test/beta/players/M_and_result_r9_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504    14.908    cu_test/beta/players/CLK
    SLICE_X62Y85         FDRE                                         r  cu_test/beta/players/M_and_result_r9_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)       -0.067    15.064    cu_test/beta/players/M_and_result_r9_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -16.254    
  -------------------------------------------------------------------
                         slack                                 -1.190    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line1_r1_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.971ns  (logic 2.207ns (20.116%)  route 8.764ns (79.884%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.618     5.202    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y84         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=11, routed)          0.999     6.657    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.781 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40/O
                         net (fo=9, routed)           0.659     7.440    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_40_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_29/O
                         net (fo=50, routed)          0.733     8.297    cu_test/beta/players/out1_carry__2_i_13
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.421 r  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=2, routed)           0.511     8.932    cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.056 r  cu_test/beta/players/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=24, routed)          0.711     9.767    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q_reg[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.891 f  cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3/O
                         net (fo=3, routed)           0.609    10.500    cu_test/beta/game_controlunit/frame_rate2/M_state_counter_q[5]_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.624 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry__0_i_10/O
                         net (fo=50, routed)          1.069    11.693    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_5
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.817 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_28/O
                         net (fo=1, routed)           0.000    11.817    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_28_n_0
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    12.029 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_18/O
                         net (fo=12, routed)          1.007    13.036    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_18_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I0_O)        0.299    13.335 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_8/O
                         net (fo=4, routed)           0.803    14.138    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_8_n_0
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.124    14.262 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_4/O
                         net (fo=1, routed)           0.794    15.056    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_4_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.180 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_3/O
                         net (fo=1, routed)           0.171    15.351    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_3_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[4]_i_1/O
                         net (fo=12, routed)          0.698    16.173    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[4]
    SLICE_X53Y83         FDSE                                         r  cu_test/beta/players/M_line1_r1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.435    14.839    cu_test/beta/players/CLK
    SLICE_X53Y83         FDSE                                         r  cu_test/beta/players/M_line1_r1_q_reg[4]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X53Y83         FDSE (Setup_fdse_C_D)       -0.067    14.995    cu_test/beta/players/M_line1_r1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -16.173    
  -------------------------------------------------------------------
                         slack                                 -1.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.554     1.498    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X57Y76         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.741    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.048     1.789 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    cu_test/matrix_writer/slowClock_n_1
    SLICE_X56Y76         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    cu_test/matrix_writer/CLK
    SLICE_X56Y76         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.131     1.642    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.554     1.498    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X57Y76         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.098     1.737    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X56Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    cu_test/matrix_writer/slowClock_n_3
    SLICE_X56Y76         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    cu_test/matrix_writer/CLK
    SLICE_X56Y76         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.120     1.631    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.554     1.498    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X57Y76         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.741    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.786 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    cu_test/matrix_writer/slowClock_n_2
    SLICE_X56Y76         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    cu_test/matrix_writer/CLK
    SLICE_X56Y76         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.121     1.632    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.343%)  route 0.117ns (38.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.589     1.533    cu_test/beta/game_controlunit/CLK
    SLICE_X65Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=12, routed)          0.117     1.791    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.836    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[16]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120     1.666    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.083%)  route 0.139ns (39.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y87         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[31]/Q
                         net (fo=11, routed)          0.139     1.837    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[31]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[32]_i_1/O
                         net (fo=1, routed)           0.000     1.882    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[32]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.669    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.553     1.497    cu_test/matrix_writer/slowClock/CLK
    SLICE_X56Y75         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.149     1.810    cu_test/matrix_writer/slowClock/M_ctr_q_reg_n_0_[5]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  cu_test/matrix_writer/slowClock/M_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    cu_test/matrix_writer/slowClock/M_ctr_d[5]
    SLICE_X56Y75         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.818     2.008    cu_test/matrix_writer/slowClock/CLK
    SLICE_X56Y75         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.121     1.618    cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.584     1.528    cu_test/beta/game_controlunit/CLK
    SLICE_X63Y79         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/Q
                         net (fo=4, routed)           0.116     1.772    cu_test/beta/game_controlunit/M_line_counter_q[1]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.104     1.876 r  cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.876    cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2_n_0
    SLICE_X63Y79         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.852     2.042    cu_test/beta/game_controlunit/CLK
    SLICE_X63Y79         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.107     1.635    cu_test/beta/game_controlunit/M_line_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/M_line_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.584     1.528    cu_test/beta/game_controlunit/CLK
    SLICE_X63Y79         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/Q
                         net (fo=4, routed)           0.116     1.772    cu_test/beta/game_controlunit/M_line_counter_q[1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.098     1.870 r  cu_test/beta/game_controlunit/M_line_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    cu_test/beta/game_controlunit/M_line_counter_q[2]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.852     2.042    cu_test/beta/game_controlunit/CLK
    SLICE_X63Y79         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[2]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.092     1.620    cu_test/beta/game_controlunit/M_line_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.580     1.524    cu_test/beta/game_controlunit/frame_rate4/CLK
    SLICE_X59Y73         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg_n_0_[11]
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X59Y73         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.846     2.036    cu_test/beta/game_controlunit/frame_rate4/CLK
    SLICE_X59Y73         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.105     1.629    cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.582     1.526    cu_test/beta/game_controlunit/frame_rate4/CLK
    SLICE_X59Y72         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.775    cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg_n_0_[7]
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.883    cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X59Y72         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.849     2.038    cu_test/beta/game_controlunit/frame_rate4/CLK
    SLICE_X59Y72         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   M_gamestate_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y87   M_gamestate_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y90   M_gamestate_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y91   M_gamestate_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   M_gamestate_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y91   M_gamestate_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y93   M_gamestate_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   M_gamestate_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   M_gamestate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   M_gamestate_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_gamestate_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y84   M_gamestate_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y86   M_gamestate_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   M_gamestate_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   buttondetect/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   M_gamestate_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   M_gamestate_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_gamestate_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y86   M_gamestate_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   M_gamestate_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88   M_gamestate_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   M_gamestate_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   M_gamestate_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   btn_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90   btn_cond/sync/M_pipe_q_reg[0]/C



