<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/stm32/include/fdcandev_stm32.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('fdcandev__stm32_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">fdcandev_stm32.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a><a class="el" href="group__drivers.html">Drivers</a> &raquo; <a class="el" href="group__drivers__netdev.html">Network Device Drivers</a> &raquo;  &#124; <a class="el" href="group__drivers__can.html">CAN Drivers</a> &raquo; <a class="el" href="group__fdcandev__stm32.html">STM32 FDCAN controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>FDCAN specific definitions.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>FDCAN specific definitions. </p>
<dl class="section author"><dt>Author</dt><dd>Gilles DOFFE <a href="#" onclick="location.href='mai'+'lto:'+'g.d'+'of'+'fe@'+'gm'+'ail'+'.c'+'om'; return false;">g.dof<span style="display: none;">.nosp@m.</span>fe@g<span style="display: none;">.nosp@m.</span>mail.<span style="display: none;">.nosp@m.</span>com</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="fdcandev__stm32_8h_source.html">fdcandev_stm32.h</a>.</p>
</div><div class="textblock"><code>#include &quot;<a class="el" href="candev_8h_source.html">can/candev.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for fdcandev_stm32.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="fdcandev__stm32_8h__incl.svg" width="1759" height="724"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="fdcandev__stm32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__conf__t.html">can_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP CAN device configuration.  <a href="structcan__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcandev__stm32__rx__mailbox.html">candev_stm32_rx_mailbox</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure holds anything related to the receive part.  <a href="structcandev__stm32__rx__mailbox.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcandev__stm32__isr.html">candev_stm32_isr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal interrupt flags.  <a href="structcandev__stm32__isr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan.html">can</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level device structure for ESP32 CAN (extension of candev_t)  <a href="structcan.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a434ab6986daa99d119e6a67f3543eafe"><td class="memItemLeft" align="right" valign="top"><a id="a434ab6986daa99d119e6a67f3543eafe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a434ab6986daa99d119e6a67f3543eafe">FDCANDEV_STM32_CHAN_NUMOF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a434ab6986daa99d119e6a67f3543eafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels in the device (up to 3) <br /></td></tr>
<tr class="separator:a434ab6986daa99d119e6a67f3543eafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782ca4b97a4c215fc98f745ae4d82d4a"><td class="memItemLeft" align="right" valign="top"><a id="a782ca4b97a4c215fc98f745ae4d82d4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a782ca4b97a4c215fc98f745ae4d82d4a">FDCANDEV_STM32_DEFAULT_SPT</a>&#160;&#160;&#160;875</td></tr>
<tr class="memdesc:a782ca4b97a4c215fc98f745ae4d82d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default sampling-point. <br /></td></tr>
<tr class="separator:a782ca4b97a4c215fc98f745ae4d82d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f144ca1575a4ebb59b99cd6273b5389"><td class="memItemLeft" align="right" valign="top"><a id="a1f144ca1575a4ebb59b99cd6273b5389"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a1f144ca1575a4ebb59b99cd6273b5389">HAVE_CAN_CONF_T</a></td></tr>
<tr class="memdesc:a1f144ca1575a4ebb59b99cd6273b5389"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structcan__conf__t.html" title="ESP CAN device configuration. ">can_conf_t</a> is re-defined <br /></td></tr>
<tr class="separator:a1f144ca1575a4ebb59b99cd6273b5389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af157b88f267810575b5f71a48691e548"><td class="memItemLeft" align="right" valign="top"><a id="af157b88f267810575b5f71a48691e548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#af157b88f267810575b5f71a48691e548">HAVE_CAN_T</a></td></tr>
<tr class="memdesc:af157b88f267810575b5f71a48691e548"><td class="mdescLeft">&#160;</td><td class="mdescRight">can_t is re-defined <br /></td></tr>
<tr class="separator:af157b88f267810575b5f71a48691e548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9d7aeaf92e7ae359231f4928df3612"><td class="memItemLeft" align="right" valign="top"><a id="afa9d7aeaf92e7ae359231f4928df3612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#afa9d7aeaf92e7ae359231f4928df3612">FDCAN_SRAM_MESSAGE_RAM_SIZE</a>&#160;&#160;&#160;0x350</td></tr>
<tr class="memdesc:afa9d7aeaf92e7ae359231f4928df3612"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDCAN SRAM message size. <br /></td></tr>
<tr class="separator:afa9d7aeaf92e7ae359231f4928df3612"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a61345f5fff169e11c88d5166bb7632a1"><td class="memItemLeft" align="right" valign="top"><a id="a61345f5fff169e11c88d5166bb7632a1"></a>
typedef struct <a class="el" href="structcan.html">can</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a61345f5fff169e11c88d5166bb7632a1">can_t</a></td></tr>
<tr class="memdesc:a61345f5fff169e11c88d5166bb7632a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDCAN candev descriptor. <br /></td></tr>
<tr class="separator:a61345f5fff169e11c88d5166bb7632a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb91a55a6089dc338362e22cda8501b7"><td class="memItemLeft" align="right" valign="top"><a id="acb91a55a6089dc338362e22cda8501b7"></a>
typedef struct <a class="el" href="structcandev__stm32__rx__mailbox.html">candev_stm32_rx_mailbox</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#acb91a55a6089dc338362e22cda8501b7">candev_stm32_rx_mailbox_t</a></td></tr>
<tr class="memdesc:acb91a55a6089dc338362e22cda8501b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure holds anything related to the receive part. <br /></td></tr>
<tr class="separator:acb91a55a6089dc338362e22cda8501b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99eb63017ffccb062dec606133c2f026"><td class="memItemLeft" align="right" valign="top"><a id="a99eb63017ffccb062dec606133c2f026"></a>
typedef struct <a class="el" href="structcandev__stm32__isr.html">candev_stm32_isr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a99eb63017ffccb062dec606133c2f026">candev_stm32_isr_t</a></td></tr>
<tr class="memdesc:a99eb63017ffccb062dec606133c2f026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal interrupt flags. <br /></td></tr>
<tr class="separator:a99eb63017ffccb062dec606133c2f026"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a849a6ced7cb0b22ca736735e3d1335fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a849a6ced7cb0b22ca736735e3d1335fd">candev_stm32_set_pins</a> (<a class="el" href="group__cpu__esp32__esp__can.html#ga5b90cc3f6782c1a6164ccfb212035bda">can_t</a> *dev, <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> tx_pin, <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> rx_pin, <a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> af)</td></tr>
<tr class="memdesc:a849a6ced7cb0b22ca736735e3d1335fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the pins of an stm32 CAN device.  <a href="#a849a6ced7cb0b22ca736735e3d1335fd">More...</a><br /></td></tr>
<tr class="separator:a849a6ced7cb0b22ca736735e3d1335fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ISR functions</h2></td></tr>
<tr class="memitem:abf0759f7acee71adebbca7614f3cb464"><td class="memItemLeft" align="right" valign="top"><a id="abf0759f7acee71adebbca7614f3cb464"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#abf0759f7acee71adebbca7614f3cb464">ISR_FDCAN1_IT0</a>&#160;&#160;&#160;isr_fdcan1_it0</td></tr>
<tr class="memdesc:abf0759f7acee71adebbca7614f3cb464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt line 0. <br /></td></tr>
<tr class="separator:abf0759f7acee71adebbca7614f3cb464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2550c0942bf7bcb7b9f865db6d54316"><td class="memItemLeft" align="right" valign="top"><a id="ac2550c0942bf7bcb7b9f865db6d54316"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ac2550c0942bf7bcb7b9f865db6d54316">ISR_FDCAN1_IT1</a>&#160;&#160;&#160;isr_fdcan1_it1</td></tr>
<tr class="memdesc:ac2550c0942bf7bcb7b9f865db6d54316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt line 1. <br /></td></tr>
<tr class="separator:ac2550c0942bf7bcb7b9f865db6d54316"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Filters</h2></td></tr>
<tr class="memitem:a0e25b4abefc3fb5baaa573ffd6c5b5e4"><td class="memItemLeft" align="right" valign="top"><a id="a0e25b4abefc3fb5baaa573ffd6c5b5e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a0e25b4abefc3fb5baaa573ffd6c5b5e4">FDCAN_STM32_NB_STD_FILTER</a>&#160;&#160;&#160;28U</td></tr>
<tr class="memdesc:a0e25b4abefc3fb5baaa573ffd6c5b5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of standard filters. <br /></td></tr>
<tr class="separator:a0e25b4abefc3fb5baaa573ffd6c5b5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acbc689fcabb998f6e26ab401fdd5d6"><td class="memItemLeft" align="right" valign="top"><a id="a3acbc689fcabb998f6e26ab401fdd5d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a3acbc689fcabb998f6e26ab401fdd5d6">FDCAN_STM32_NB_EXT_FILTER</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:a3acbc689fcabb998f6e26ab401fdd5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of extended filters. <br /></td></tr>
<tr class="separator:a3acbc689fcabb998f6e26ab401fdd5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea9a9e21a1afaac3d8ef9c7ca4ab3c5"><td class="memItemLeft" align="right" valign="top"><a id="abea9a9e21a1afaac3d8ef9c7ca4ab3c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#abea9a9e21a1afaac3d8ef9c7ca4ab3c5">FDCAN_STM32_NB_FILTER</a>&#160;&#160;&#160;(<a class="el" href="fdcandev__stm32_8h.html#a0e25b4abefc3fb5baaa573ffd6c5b5e4">FDCAN_STM32_NB_STD_FILTER</a> + <a class="el" href="fdcandev__stm32_8h.html#a3acbc689fcabb998f6e26ab401fdd5d6">FDCAN_STM32_NB_EXT_FILTER</a>)</td></tr>
<tr class="memdesc:abea9a9e21a1afaac3d8ef9c7ca4ab3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of filters. <br /></td></tr>
<tr class="separator:abea9a9e21a1afaac3d8ef9c7ca4ab3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Birates</h2></td></tr>
<tr class="memitem:a336421f6b2cc93a9e4b057e076408baf"><td class="memItemLeft" align="right" valign="top"><a id="a336421f6b2cc93a9e4b057e076408baf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a336421f6b2cc93a9e4b057e076408baf">FDCANDEV_STM32_DEFAULT_BITRATE</a>&#160;&#160;&#160;500000U</td></tr>
<tr class="memdesc:a336421f6b2cc93a9e4b057e076408baf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default bitrate for headers and non-FDCAN messages. <br /></td></tr>
<tr class="separator:a336421f6b2cc93a9e4b057e076408baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec4c18c4a76fcde75ac39c3a1eba633"><td class="memItemLeft" align="right" valign="top"><a id="afec4c18c4a76fcde75ac39c3a1eba633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#afec4c18c4a76fcde75ac39c3a1eba633">FDCANDEV_STM32_DEFAULT_FD_DATA_BITRATE</a>&#160;&#160;&#160;1000000U</td></tr>
<tr class="memdesc:afec4c18c4a76fcde75ac39c3a1eba633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default FDCAN data bitrate. <br /></td></tr>
<tr class="separator:afec4c18c4a76fcde75ac39c3a1eba633"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32 mailboxes</h2></td></tr>
<tr class="memitem:a33b0b7f58f41e2165f8c913b54769e84"><td class="memItemLeft" align="right" valign="top"><a id="a33b0b7f58f41e2165f8c913b54769e84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a33b0b7f58f41e2165f8c913b54769e84">FDCAN_STM32_TX_MAILBOXES</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a33b0b7f58f41e2165f8c913b54769e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of frame the driver can transmit simultaneously. <br /></td></tr>
<tr class="separator:a33b0b7f58f41e2165f8c913b54769e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c32c6a85bdefca9e25868946fbae9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a05c32c6a85bdefca9e25868946fbae9d">FDCAN_STM32_RX_MAILBOXES</a>&#160;&#160;&#160;(<a class="el" href="fdcandev__stm32_8h.html#a434ab6986daa99d119e6a67f3543eafe">FDCANDEV_STM32_CHAN_NUMOF</a> * 6)</td></tr>
<tr class="memdesc:a05c32c6a85bdefca9e25868946fbae9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of frame the driver can receive simultaneously.  <a href="#a05c32c6a85bdefca9e25868946fbae9d">More...</a><br /></td></tr>
<tr class="separator:a05c32c6a85bdefca9e25868946fbae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Message RAM addresses - 32 bits aligned</h2></td></tr>
<tr class="memitem:aeff4c21481d35e4681890fae00b63776"><td class="memItemLeft" align="right" valign="top"><a id="aeff4c21481d35e4681890fae00b63776"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aeff4c21481d35e4681890fae00b63776">FDCAN_SRAM_FLESA</a>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="memdesc:aeff4c21481d35e4681890fae00b63776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter List Extended Start Address. <br /></td></tr>
<tr class="separator:aeff4c21481d35e4681890fae00b63776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a5729ac2caa6ad0a14744d869c7bec"><td class="memItemLeft" align="right" valign="top"><a id="a43a5729ac2caa6ad0a14744d869c7bec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a43a5729ac2caa6ad0a14744d869c7bec">FDCAN_SRAM_F0SA</a>&#160;&#160;&#160;0x2CU</td></tr>
<tr class="memdesc:a43a5729ac2caa6ad0a14744d869c7bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO0 Start Address. <br /></td></tr>
<tr class="separator:a43a5729ac2caa6ad0a14744d869c7bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177c7532e08f9409aef73542d8de44a6"><td class="memItemLeft" align="right" valign="top"><a id="a177c7532e08f9409aef73542d8de44a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a177c7532e08f9409aef73542d8de44a6">FDCAN_SRAM_F1SA</a>&#160;&#160;&#160;0x62U</td></tr>
<tr class="memdesc:a177c7532e08f9409aef73542d8de44a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO1 Start Address. <br /></td></tr>
<tr class="separator:a177c7532e08f9409aef73542d8de44a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533a276662b2d8a5f259afb6cdd1cf49"><td class="memItemLeft" align="right" valign="top"><a id="a533a276662b2d8a5f259afb6cdd1cf49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a533a276662b2d8a5f259afb6cdd1cf49">FDCAN_SRAM_EFSA</a>&#160;&#160;&#160;0x98U</td></tr>
<tr class="memdesc:a533a276662b2d8a5f259afb6cdd1cf49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Start Address. <br /></td></tr>
<tr class="separator:a533a276662b2d8a5f259afb6cdd1cf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1fea9c16af186777916887b39bb738"><td class="memItemLeft" align="right" valign="top"><a id="aff1fea9c16af186777916887b39bb738"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aff1fea9c16af186777916887b39bb738">FDCAN_SRAM_TBSA</a>&#160;&#160;&#160;0x9EU</td></tr>
<tr class="memdesc:aff1fea9c16af186777916887b39bb738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Buffer Start Address. <br /></td></tr>
<tr class="separator:aff1fea9c16af186777916887b39bb738"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Standard filter bit definition</h2></td></tr>
<tr class="memitem:a31a8ada8465cecff8f35ab61059b4175"><td class="memItemLeft" align="right" valign="top"><a id="a31a8ada8465cecff8f35ab61059b4175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a31a8ada8465cecff8f35ab61059b4175">FDCAN_SRAM_FLS_SFID1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:a31a8ada8465cecff8f35ab61059b4175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter ID 1 position. <br /></td></tr>
<tr class="separator:a31a8ada8465cecff8f35ab61059b4175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e3bdb768e40ac32f5ff114951b445d"><td class="memItemLeft" align="right" valign="top"><a id="aa2e3bdb768e40ac32f5ff114951b445d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aa2e3bdb768e40ac32f5ff114951b445d">FDCAN_SRAM_FLS_SFID1_Msk</a>&#160;&#160;&#160;(0x7FFU &lt;&lt; FDCAN_SRAM_FLS_SFID1_Pos)</td></tr>
<tr class="memdesc:aa2e3bdb768e40ac32f5ff114951b445d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter ID 1 mask. <br /></td></tr>
<tr class="separator:aa2e3bdb768e40ac32f5ff114951b445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9369f256d44cdf4fc08ee551a2b12"><td class="memItemLeft" align="right" valign="top"><a id="a61f9369f256d44cdf4fc08ee551a2b12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a61f9369f256d44cdf4fc08ee551a2b12">FDCAN_SRAM_FLS_SFID1</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#aa2e3bdb768e40ac32f5ff114951b445d">FDCAN_SRAM_FLS_SFID1_Msk</a></td></tr>
<tr class="memdesc:a61f9369f256d44cdf4fc08ee551a2b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter ID 1. <br /></td></tr>
<tr class="separator:a61f9369f256d44cdf4fc08ee551a2b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2bb13aa08f29602fdd6781325a854f"><td class="memItemLeft" align="right" valign="top"><a id="a1e2bb13aa08f29602fdd6781325a854f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a1e2bb13aa08f29602fdd6781325a854f">FDCAN_SRAM_FLS_SFID2_Msk</a>&#160;&#160;&#160;(0x7FFU)</td></tr>
<tr class="memdesc:a1e2bb13aa08f29602fdd6781325a854f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter ID 2 mask. <br /></td></tr>
<tr class="separator:a1e2bb13aa08f29602fdd6781325a854f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2e65490f9d06ddabfb18b7dcedd2fa"><td class="memItemLeft" align="right" valign="top"><a id="aff2e65490f9d06ddabfb18b7dcedd2fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aff2e65490f9d06ddabfb18b7dcedd2fa">FDCAN_SRAM_FLS_SFID2</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a1e2bb13aa08f29602fdd6781325a854f">FDCAN_SRAM_FLS_SFID2_Msk</a></td></tr>
<tr class="memdesc:aff2e65490f9d06ddabfb18b7dcedd2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter ID 2. <br /></td></tr>
<tr class="separator:aff2e65490f9d06ddabfb18b7dcedd2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9339e6c203b3525fca61f74ef33b185f"><td class="memItemLeft" align="right" valign="top"><a id="a9339e6c203b3525fca61f74ef33b185f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a9339e6c203b3525fca61f74ef33b185f">FDCAN_SRAM_FLS_SFT_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memdesc:a9339e6c203b3525fca61f74ef33b185f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter type position. <br /></td></tr>
<tr class="separator:a9339e6c203b3525fca61f74ef33b185f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe2f01aad678dbe8e6eebf09e6487f9"><td class="memItemLeft" align="right" valign="top"><a id="a0fe2f01aad678dbe8e6eebf09e6487f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a0fe2f01aad678dbe8e6eebf09e6487f9">FDCAN_SRAM_FLS_SFT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; FDCAN_SRAM_FLS_SFT_Pos)</td></tr>
<tr class="memdesc:a0fe2f01aad678dbe8e6eebf09e6487f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter type mask. <br /></td></tr>
<tr class="separator:a0fe2f01aad678dbe8e6eebf09e6487f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35158149215132d39c60f207da45495"><td class="memItemLeft" align="right" valign="top"><a id="ac35158149215132d39c60f207da45495"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ac35158149215132d39c60f207da45495">FDCAN_SRAM_FLS_SFT</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a0fe2f01aad678dbe8e6eebf09e6487f9">FDCAN_SRAM_FLS_SFT_Msk</a></td></tr>
<tr class="memdesc:ac35158149215132d39c60f207da45495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter type. <br /></td></tr>
<tr class="separator:ac35158149215132d39c60f207da45495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07bc0827b6871c0a00299ec95de2dc6d"><td class="memItemLeft" align="right" valign="top"><a id="a07bc0827b6871c0a00299ec95de2dc6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a07bc0827b6871c0a00299ec95de2dc6d">FDCAN_SRAM_FLS_SFEC_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memdesc:a07bc0827b6871c0a00299ec95de2dc6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter element configuration position. <br /></td></tr>
<tr class="separator:a07bc0827b6871c0a00299ec95de2dc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01605ee2257d1f147e4ace1fa103574"><td class="memItemLeft" align="right" valign="top"><a id="aa01605ee2257d1f147e4ace1fa103574"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aa01605ee2257d1f147e4ace1fa103574">FDCAN_SRAM_FLS_SFEC_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</td></tr>
<tr class="memdesc:aa01605ee2257d1f147e4ace1fa103574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter element configuration mask. <br /></td></tr>
<tr class="separator:aa01605ee2257d1f147e4ace1fa103574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01266b146d58f3c047eea15e63c26f3a"><td class="memItemLeft" align="right" valign="top"><a id="a01266b146d58f3c047eea15e63c26f3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a01266b146d58f3c047eea15e63c26f3a">FDCAN_SRAM_FLS_SFEC</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#aa01605ee2257d1f147e4ace1fa103574">FDCAN_SRAM_FLS_SFEC_Msk</a></td></tr>
<tr class="memdesc:a01266b146d58f3c047eea15e63c26f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter element configuration. <br /></td></tr>
<tr class="separator:a01266b146d58f3c047eea15e63c26f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Standard filter configuration</h2></td></tr>
<tr class="memitem:aa1bccc39cc725f18cfc9b0c4b2059ddb"><td class="memItemLeft" align="right" valign="top"><a id="aa1bccc39cc725f18cfc9b0c4b2059ddb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aa1bccc39cc725f18cfc9b0c4b2059ddb">FDCAN_SRAM_FLS_FILTER_SIZE</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:aa1bccc39cc725f18cfc9b0c4b2059ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard filter size. <br /></td></tr>
<tr class="separator:aa1bccc39cc725f18cfc9b0c4b2059ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51561c34e2380cdfcddcf625487be82"><td class="memItemLeft" align="right" valign="top"><a id="ae51561c34e2380cdfcddcf625487be82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae51561c34e2380cdfcddcf625487be82">FDCAN_SRAM_FLS_SFT_DISABLED</a>&#160;&#160;&#160;(0x3U &lt;&lt; FDCAN_SRAM_FLS_SFT_Pos)</td></tr>
<tr class="memdesc:ae51561c34e2380cdfcddcf625487be82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter element disabled. <br /></td></tr>
<tr class="separator:ae51561c34e2380cdfcddcf625487be82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9586e6dc7cefdbbc3687a79f50411b59"><td class="memItemLeft" align="right" valign="top"><a id="a9586e6dc7cefdbbc3687a79f50411b59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a9586e6dc7cefdbbc3687a79f50411b59">FDCAN_SRAM_FLS_SFT_CLASSIC</a>&#160;&#160;&#160;(0x2U &lt;&lt; FDCAN_SRAM_FLS_SFT_Pos)</td></tr>
<tr class="memdesc:a9586e6dc7cefdbbc3687a79f50411b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Classic filter. <br /></td></tr>
<tr class="separator:a9586e6dc7cefdbbc3687a79f50411b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e0211d168fc38febd78a59ab44f237"><td class="memItemLeft" align="right" valign="top"><a id="af4e0211d168fc38febd78a59ab44f237"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#af4e0211d168fc38febd78a59ab44f237">FDCAN_SRAM_FLS_SFEC_DISABLED</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</td></tr>
<tr class="memdesc:af4e0211d168fc38febd78a59ab44f237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter element disabled. <br /></td></tr>
<tr class="separator:af4e0211d168fc38febd78a59ab44f237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5928b06ce19261ebc787ddee8f4033ea"><td class="memItemLeft" align="right" valign="top"><a id="a5928b06ce19261ebc787ddee8f4033ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a5928b06ce19261ebc787ddee8f4033ea">FDCAN_SRAM_FLS_SFEC_FIFO0</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</td></tr>
<tr class="memdesc:a5928b06ce19261ebc787ddee8f4033ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use FIFO0 if filter matches. <br /></td></tr>
<tr class="separator:a5928b06ce19261ebc787ddee8f4033ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69866eb7444d9488671d0efaa1b9cd23"><td class="memItemLeft" align="right" valign="top"><a id="a69866eb7444d9488671d0efaa1b9cd23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a69866eb7444d9488671d0efaa1b9cd23">FDCAN_SRAM_FLS_SFEC_FIFO1</a>&#160;&#160;&#160;(0x2U &lt;&lt; FDCAN_SRAM_FLS_SFEC_Pos)</td></tr>
<tr class="memdesc:a69866eb7444d9488671d0efaa1b9cd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use FIFO1 if filter matches. <br /></td></tr>
<tr class="separator:a69866eb7444d9488671d0efaa1b9cd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Extended filter bit definition</h2></td></tr>
<tr class="memitem:a9a22ff5d458129ae85e0ffec2b959450"><td class="memItemLeft" align="right" valign="top"><a id="a9a22ff5d458129ae85e0ffec2b959450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a9a22ff5d458129ae85e0ffec2b959450">FDCAN_SRAM_FLE_F0_EFID1_Msk</a>&#160;&#160;&#160;0x1FFFFFFFU</td></tr>
<tr class="memdesc:a9a22ff5d458129ae85e0ffec2b959450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter ID 1 mask. <br /></td></tr>
<tr class="separator:a9a22ff5d458129ae85e0ffec2b959450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8032b01ba5d81c9ecb92984ef616e99"><td class="memItemLeft" align="right" valign="top"><a id="ad8032b01ba5d81c9ecb92984ef616e99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ad8032b01ba5d81c9ecb92984ef616e99">FDCAN_SRAM_FLE_F0_EFID1</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a9a22ff5d458129ae85e0ffec2b959450">FDCAN_SRAM_FLE_F0_EFID1_Msk</a></td></tr>
<tr class="memdesc:ad8032b01ba5d81c9ecb92984ef616e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter ID 1. <br /></td></tr>
<tr class="separator:ad8032b01ba5d81c9ecb92984ef616e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400c1f37d14ab3db9fcacd4a6e3bbefb"><td class="memItemLeft" align="right" valign="top"><a id="a400c1f37d14ab3db9fcacd4a6e3bbefb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a400c1f37d14ab3db9fcacd4a6e3bbefb">FDCAN_SRAM_FLE_F1_EFID2_Msk</a>&#160;&#160;&#160;0x1FFFFFFFU</td></tr>
<tr class="memdesc:a400c1f37d14ab3db9fcacd4a6e3bbefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter ID 2 mask. <br /></td></tr>
<tr class="separator:a400c1f37d14ab3db9fcacd4a6e3bbefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eedc14824387e8cf1658ce3306e762c"><td class="memItemLeft" align="right" valign="top"><a id="a5eedc14824387e8cf1658ce3306e762c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a5eedc14824387e8cf1658ce3306e762c">FDCAN_SRAM_FLE_F1_EFID2</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a400c1f37d14ab3db9fcacd4a6e3bbefb">FDCAN_SRAM_FLE_F1_EFID2_Msk</a></td></tr>
<tr class="memdesc:a5eedc14824387e8cf1658ce3306e762c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter ID 2. <br /></td></tr>
<tr class="separator:a5eedc14824387e8cf1658ce3306e762c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c06085838869f5484bb97f0dde9817"><td class="memItemLeft" align="right" valign="top"><a id="ab6c06085838869f5484bb97f0dde9817"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ab6c06085838869f5484bb97f0dde9817">FDCAN_SRAM_FLE_F1_EFT_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:ab6c06085838869f5484bb97f0dde9817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter type position. <br /></td></tr>
<tr class="separator:ab6c06085838869f5484bb97f0dde9817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d6377c8d89e6d7bfc96e8743644b59"><td class="memItemLeft" align="right" valign="top"><a id="a75d6377c8d89e6d7bfc96e8743644b59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a75d6377c8d89e6d7bfc96e8743644b59">FDCAN_SRAM_FLE_F1_EFT_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; FDCAN_SRAM_FLE_F1_EFT_Pos)</td></tr>
<tr class="memdesc:a75d6377c8d89e6d7bfc96e8743644b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter type mask. <br /></td></tr>
<tr class="separator:a75d6377c8d89e6d7bfc96e8743644b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf4dd74ce5c118c13459cdb377d22fb"><td class="memItemLeft" align="right" valign="top"><a id="a8cf4dd74ce5c118c13459cdb377d22fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a8cf4dd74ce5c118c13459cdb377d22fb">FDCAN_SRAM_FLE_F1_EFT</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a75d6377c8d89e6d7bfc96e8743644b59">FDCAN_SRAM_FLE_F1_EFT_Msk</a></td></tr>
<tr class="memdesc:a8cf4dd74ce5c118c13459cdb377d22fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter type. <br /></td></tr>
<tr class="separator:a8cf4dd74ce5c118c13459cdb377d22fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd1016adb8112dffc7342d516ad1e1b"><td class="memItemLeft" align="right" valign="top"><a id="a2fd1016adb8112dffc7342d516ad1e1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a2fd1016adb8112dffc7342d516ad1e1b">FDCAN_SRAM_FLE_F0_EFEC_Pos</a>&#160;&#160;&#160;29U</td></tr>
<tr class="memdesc:a2fd1016adb8112dffc7342d516ad1e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter element configuration position. <br /></td></tr>
<tr class="separator:a2fd1016adb8112dffc7342d516ad1e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8619f5399a06e1cfae0224b7eafe287c"><td class="memItemLeft" align="right" valign="top"><a id="a8619f5399a06e1cfae0224b7eafe287c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a8619f5399a06e1cfae0224b7eafe287c">FDCAN_SRAM_FLE_F0_EFEC_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; FDCAN_SRAM_FLE_F0_EFEC_Pos)</td></tr>
<tr class="memdesc:a8619f5399a06e1cfae0224b7eafe287c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter element configuration mask. <br /></td></tr>
<tr class="separator:a8619f5399a06e1cfae0224b7eafe287c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827d3b1e74d1cf8720f8ceafd6cc833"><td class="memItemLeft" align="right" valign="top"><a id="a4827d3b1e74d1cf8720f8ceafd6cc833"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a4827d3b1e74d1cf8720f8ceafd6cc833">FDCAN_SRAM_FLE_F0_EFEC</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a8619f5399a06e1cfae0224b7eafe287c">FDCAN_SRAM_FLE_F0_EFEC_Msk</a></td></tr>
<tr class="memdesc:a4827d3b1e74d1cf8720f8ceafd6cc833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter element configuration. <br /></td></tr>
<tr class="separator:a4827d3b1e74d1cf8720f8ceafd6cc833"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Extended filter configuration</h2></td></tr>
<tr class="memitem:aa6da85cf760c54b04a34eae709ed0b61"><td class="memItemLeft" align="right" valign="top"><a id="aa6da85cf760c54b04a34eae709ed0b61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aa6da85cf760c54b04a34eae709ed0b61">FDCAN_SRAM_FLE_FILTER_SIZE</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:aa6da85cf760c54b04a34eae709ed0b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended filter size. <br /></td></tr>
<tr class="separator:aa6da85cf760c54b04a34eae709ed0b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69d55da243c98b11f2e5ba1e1a9c0e8"><td class="memItemLeft" align="right" valign="top"><a id="ad69d55da243c98b11f2e5ba1e1a9c0e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ad69d55da243c98b11f2e5ba1e1a9c0e8">FDCAN_SRAM_FLE_F1_EFT_CLASSIC</a>&#160;&#160;&#160;(0x2U &lt;&lt; FDCAN_SRAM_FLE_F1_EFT_Pos)</td></tr>
<tr class="memdesc:ad69d55da243c98b11f2e5ba1e1a9c0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Classic filter. <br /></td></tr>
<tr class="separator:ad69d55da243c98b11f2e5ba1e1a9c0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5186364103b74487cecca2254b9a3bd8"><td class="memItemLeft" align="right" valign="top"><a id="a5186364103b74487cecca2254b9a3bd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a5186364103b74487cecca2254b9a3bd8">FDCAN_SRAM_FLE_F0_EFEC_DISABLED</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a5186364103b74487cecca2254b9a3bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabled filter. <br /></td></tr>
<tr class="separator:a5186364103b74487cecca2254b9a3bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d00393d61f3a2061a3bc2377a5f410f"><td class="memItemLeft" align="right" valign="top"><a id="a1d00393d61f3a2061a3bc2377a5f410f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a1d00393d61f3a2061a3bc2377a5f410f">FDCAN_SRAM_FLE_F0_EFEC_FIFO0</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_FLE_F0_EFEC_Pos)</td></tr>
<tr class="memdesc:a1d00393d61f3a2061a3bc2377a5f410f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use FIFO0 if filter matches. <br /></td></tr>
<tr class="separator:a1d00393d61f3a2061a3bc2377a5f410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a7c4eed176b9c1bd25477c27ee4d66"><td class="memItemLeft" align="right" valign="top"><a id="a65a7c4eed176b9c1bd25477c27ee4d66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a65a7c4eed176b9c1bd25477c27ee4d66">FDCAN_SRAM_FLE_F0_EFEC_FIFO1</a>&#160;&#160;&#160;(0x2U &lt;&lt; FDCAN_SRAM_FLE_F0_EFEC_Pos)</td></tr>
<tr class="memdesc:a65a7c4eed176b9c1bd25477c27ee4d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use FIFI1 if filter matches. <br /></td></tr>
<tr class="separator:a65a7c4eed176b9c1bd25477c27ee4d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx Buffer bits definition</h2></td></tr>
<tr class="memitem:a7a59b560bf337597ea056fe4be7b417a"><td class="memItemLeft" align="right" valign="top"><a id="a7a59b560bf337597ea056fe4be7b417a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a7a59b560bf337597ea056fe4be7b417a">FDCAN_SRAM_TXBUFFER_T0_ESI_Pos</a>&#160;&#160;&#160;31U</td></tr>
<tr class="memdesc:a7a59b560bf337597ea056fe4be7b417a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error State Indicator position. <br /></td></tr>
<tr class="separator:a7a59b560bf337597ea056fe4be7b417a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65aa1a382bdc473ba8ac39cdc02c7141"><td class="memItemLeft" align="right" valign="top"><a id="a65aa1a382bdc473ba8ac39cdc02c7141"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a65aa1a382bdc473ba8ac39cdc02c7141">FDCAN_SRAM_TXBUFFER_T0_ESI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_ESI_Pos)</td></tr>
<tr class="memdesc:a65aa1a382bdc473ba8ac39cdc02c7141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error State Indicator mask. <br /></td></tr>
<tr class="separator:a65aa1a382bdc473ba8ac39cdc02c7141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0d5186dbbabb44c27ac7d54895b745"><td class="memItemLeft" align="right" valign="top"><a id="adc0d5186dbbabb44c27ac7d54895b745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#adc0d5186dbbabb44c27ac7d54895b745">FDCAN_SRAM_TXBUFFER_T0_ESI</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a65aa1a382bdc473ba8ac39cdc02c7141">FDCAN_SRAM_TXBUFFER_T0_ESI_Msk</a></td></tr>
<tr class="memdesc:adc0d5186dbbabb44c27ac7d54895b745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error State Indicator. <br /></td></tr>
<tr class="separator:adc0d5186dbbabb44c27ac7d54895b745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a3fe99e7a2d679fbdcb14170719d13"><td class="memItemLeft" align="right" valign="top"><a id="a57a3fe99e7a2d679fbdcb14170719d13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a57a3fe99e7a2d679fbdcb14170719d13">FDCAN_SRAM_TXBUFFER_T0_XTD_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:a57a3fe99e7a2d679fbdcb14170719d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Identifier position. <br /></td></tr>
<tr class="separator:a57a3fe99e7a2d679fbdcb14170719d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae127a07e7ee8122a55fbb187f68320e0"><td class="memItemLeft" align="right" valign="top"><a id="ae127a07e7ee8122a55fbb187f68320e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae127a07e7ee8122a55fbb187f68320e0">FDCAN_SRAM_TXBUFFER_T0_XTD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_XTD_Pos)</td></tr>
<tr class="memdesc:ae127a07e7ee8122a55fbb187f68320e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Identifier mask. <br /></td></tr>
<tr class="separator:ae127a07e7ee8122a55fbb187f68320e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c703f0a024ead552433c49df19fe711"><td class="memItemLeft" align="right" valign="top"><a id="a0c703f0a024ead552433c49df19fe711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a0c703f0a024ead552433c49df19fe711">FDCAN_SRAM_TXBUFFER_T0_XTD</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#ae127a07e7ee8122a55fbb187f68320e0">FDCAN_SRAM_TXBUFFER_T0_XTD_Msk</a></td></tr>
<tr class="memdesc:a0c703f0a024ead552433c49df19fe711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Identifier. <br /></td></tr>
<tr class="separator:a0c703f0a024ead552433c49df19fe711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a395c0ce761df594d735839a19e50a"><td class="memItemLeft" align="right" valign="top"><a id="ac4a395c0ce761df594d735839a19e50a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ac4a395c0ce761df594d735839a19e50a">FDCAN_SRAM_TXBUFFER_T0_RTR_Pos</a>&#160;&#160;&#160;29U</td></tr>
<tr class="memdesc:ac4a395c0ce761df594d735839a19e50a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote transmission request position. <br /></td></tr>
<tr class="separator:ac4a395c0ce761df594d735839a19e50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1695ee242ccffec0d31012b05f03e9f5"><td class="memItemLeft" align="right" valign="top"><a id="a1695ee242ccffec0d31012b05f03e9f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a1695ee242ccffec0d31012b05f03e9f5">FDCAN_SRAM_TXBUFFER_T0_RTR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_RTR_Pos)</td></tr>
<tr class="memdesc:a1695ee242ccffec0d31012b05f03e9f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote transmission request mask. <br /></td></tr>
<tr class="separator:a1695ee242ccffec0d31012b05f03e9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf810e3fb7631949e85b1f9e82806632"><td class="memItemLeft" align="right" valign="top"><a id="aaf810e3fb7631949e85b1f9e82806632"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aaf810e3fb7631949e85b1f9e82806632">FDCAN_SRAM_TXBUFFER_T0_RTR</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a1695ee242ccffec0d31012b05f03e9f5">FDCAN_SRAM_TXBUFFER_T0_RTR_Msk</a></td></tr>
<tr class="memdesc:aaf810e3fb7631949e85b1f9e82806632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote transmission request. <br /></td></tr>
<tr class="separator:aaf810e3fb7631949e85b1f9e82806632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75826461a604d07e87084903c76ec4a"><td class="memItemLeft" align="right" valign="top"><a id="ab75826461a604d07e87084903c76ec4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ab75826461a604d07e87084903c76ec4a">FDCAN_SRAM_TXBUFFER_T0_ID_Pos</a>&#160;&#160;&#160;18U</td></tr>
<tr class="memdesc:ab75826461a604d07e87084903c76ec4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Identifier position. <br /></td></tr>
<tr class="separator:ab75826461a604d07e87084903c76ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa522bd5640a78fb7935ab020ddeb01c1"><td class="memItemLeft" align="right" valign="top"><a id="aa522bd5640a78fb7935ab020ddeb01c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aa522bd5640a78fb7935ab020ddeb01c1">FDCAN_SRAM_TXBUFFER_T1_EFC_Pos</a>&#160;&#160;&#160;23U</td></tr>
<tr class="memdesc:aa522bd5640a78fb7935ab020ddeb01c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Control position. <br /></td></tr>
<tr class="separator:aa522bd5640a78fb7935ab020ddeb01c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4cf17cc50e946bb5dbf9741f4f3e9b"><td class="memItemLeft" align="right" valign="top"><a id="a7e4cf17cc50e946bb5dbf9741f4f3e9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a7e4cf17cc50e946bb5dbf9741f4f3e9b">FDCAN_SRAM_TXBUFFER_T1_EFC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_EFC_Pos)</td></tr>
<tr class="memdesc:a7e4cf17cc50e946bb5dbf9741f4f3e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Control mask. <br /></td></tr>
<tr class="separator:a7e4cf17cc50e946bb5dbf9741f4f3e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a9e98da7fa8c0af45dd642ef0e56fc"><td class="memItemLeft" align="right" valign="top"><a id="ae4a9e98da7fa8c0af45dd642ef0e56fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae4a9e98da7fa8c0af45dd642ef0e56fc">FDCAN_SRAM_TXBUFFER_T1_EFC</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a7e4cf17cc50e946bb5dbf9741f4f3e9b">FDCAN_SRAM_TXBUFFER_T1_EFC_Msk</a></td></tr>
<tr class="memdesc:ae4a9e98da7fa8c0af45dd642ef0e56fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Control. <br /></td></tr>
<tr class="separator:ae4a9e98da7fa8c0af45dd642ef0e56fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49630e7288fa69e34eaace19e1b6d47f"><td class="memItemLeft" align="right" valign="top"><a id="a49630e7288fa69e34eaace19e1b6d47f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a49630e7288fa69e34eaace19e1b6d47f">FDCAN_SRAM_TXBUFFER_T1_FDF_Pos</a>&#160;&#160;&#160;21U</td></tr>
<tr class="memdesc:a49630e7288fa69e34eaace19e1b6d47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FD Format position. <br /></td></tr>
<tr class="separator:a49630e7288fa69e34eaace19e1b6d47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b32dea27a8a57b5d5054e6ab0d06b0"><td class="memItemLeft" align="right" valign="top"><a id="a22b32dea27a8a57b5d5054e6ab0d06b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a22b32dea27a8a57b5d5054e6ab0d06b0">FDCAN_SRAM_TXBUFFER_T1_FDF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_FDF_Pos)</td></tr>
<tr class="memdesc:a22b32dea27a8a57b5d5054e6ab0d06b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FD Format mask. <br /></td></tr>
<tr class="separator:a22b32dea27a8a57b5d5054e6ab0d06b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5edc0ec0a41ceafca8b23074ecd8940"><td class="memItemLeft" align="right" valign="top"><a id="ae5edc0ec0a41ceafca8b23074ecd8940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae5edc0ec0a41ceafca8b23074ecd8940">FDCAN_SRAM_TXBUFFER_T1_FDF</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a22b32dea27a8a57b5d5054e6ab0d06b0">FDCAN_SRAM_TXBUFFER_T1_FDF_Msk</a></td></tr>
<tr class="memdesc:ae5edc0ec0a41ceafca8b23074ecd8940"><td class="mdescLeft">&#160;</td><td class="mdescRight">FD Format. <br /></td></tr>
<tr class="separator:ae5edc0ec0a41ceafca8b23074ecd8940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776d289b5d30f0ab8bdec767aba67e10"><td class="memItemLeft" align="right" valign="top"><a id="a776d289b5d30f0ab8bdec767aba67e10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a776d289b5d30f0ab8bdec767aba67e10">FDCAN_SRAM_TXBUFFER_T1_BRS_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:a776d289b5d30f0ab8bdec767aba67e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate Switching position. <br /></td></tr>
<tr class="separator:a776d289b5d30f0ab8bdec767aba67e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7d8fe8ae28e57807c5ae7e91a1043a"><td class="memItemLeft" align="right" valign="top"><a id="a4d7d8fe8ae28e57807c5ae7e91a1043a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a4d7d8fe8ae28e57807c5ae7e91a1043a">FDCAN_SRAM_TXBUFFER_T1_BRS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_BRS_Pos)</td></tr>
<tr class="memdesc:a4d7d8fe8ae28e57807c5ae7e91a1043a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate Switching mask. <br /></td></tr>
<tr class="separator:a4d7d8fe8ae28e57807c5ae7e91a1043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd4e789ee358b879c4917ce8797c9eb"><td class="memItemLeft" align="right" valign="top"><a id="afdd4e789ee358b879c4917ce8797c9eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#afdd4e789ee358b879c4917ce8797c9eb">FDCAN_SRAM_TXBUFFER_T1_BRS</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a4d7d8fe8ae28e57807c5ae7e91a1043a">FDCAN_SRAM_TXBUFFER_T1_BRS_Msk</a></td></tr>
<tr class="memdesc:afdd4e789ee358b879c4917ce8797c9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate Switching. <br /></td></tr>
<tr class="separator:afdd4e789ee358b879c4917ce8797c9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a5f41b45139941452206d852f961b4"><td class="memItemLeft" align="right" valign="top"><a id="a65a5f41b45139941452206d852f961b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a65a5f41b45139941452206d852f961b4">FDCAN_SRAM_TXBUFFER_T1_DLC_Pos</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:a65a5f41b45139941452206d852f961b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code position. <br /></td></tr>
<tr class="separator:a65a5f41b45139941452206d852f961b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde0230cd928604a6eac667054c56b77"><td class="memItemLeft" align="right" valign="top"><a id="acde0230cd928604a6eac667054c56b77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#acde0230cd928604a6eac667054c56b77">FDCAN_SRAM_TXBUFFER_T1_DLC_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_DLC_Pos)</td></tr>
<tr class="memdesc:acde0230cd928604a6eac667054c56b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code mask. <br /></td></tr>
<tr class="separator:acde0230cd928604a6eac667054c56b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a9106268b87062a7e59fe3a87c12ab"><td class="memItemLeft" align="right" valign="top"><a id="ae4a9106268b87062a7e59fe3a87c12ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae4a9106268b87062a7e59fe3a87c12ab">FDCAN_SRAM_TXBUFFER_T1_DLC</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#acde0230cd928604a6eac667054c56b77">FDCAN_SRAM_TXBUFFER_T1_DLC_Msk</a></td></tr>
<tr class="memdesc:ae4a9106268b87062a7e59fe3a87c12ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code. <br /></td></tr>
<tr class="separator:ae4a9106268b87062a7e59fe3a87c12ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx buffers configuration</h2></td></tr>
<tr class="memitem:aafc4107c2f5137d8c16e044ed7766359"><td class="memItemLeft" align="right" valign="top"><a id="aafc4107c2f5137d8c16e044ed7766359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aafc4107c2f5137d8c16e044ed7766359">FDCAN_SRAM_TXBUFFER_SIZE</a>&#160;&#160;&#160;18U</td></tr>
<tr class="memdesc:aafc4107c2f5137d8c16e044ed7766359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx buffer size. <br /></td></tr>
<tr class="separator:aafc4107c2f5137d8c16e044ed7766359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03018653ac7a6ba8f5ad07bd6c866021"><td class="memItemLeft" align="right" valign="top"><a id="a03018653ac7a6ba8f5ad07bd6c866021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a03018653ac7a6ba8f5ad07bd6c866021">FDCAN_SRAM_TXBUFFER_T0_ESI_PASSIVE_FLAG</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_ESI_Pos)</td></tr>
<tr class="memdesc:a03018653ac7a6ba8f5ad07bd6c866021"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESI bit in CAN FD format depends only on error passive flag. <br /></td></tr>
<tr class="separator:a03018653ac7a6ba8f5ad07bd6c866021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276d308b4cbbf54a97feeb512c5b191f"><td class="memItemLeft" align="right" valign="top"><a id="a276d308b4cbbf54a97feeb512c5b191f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a276d308b4cbbf54a97feeb512c5b191f">FDCAN_SRAM_TXBUFFER_T0_ESI_RECESSIVE</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T0_ESI_Pos)</td></tr>
<tr class="memdesc:a276d308b4cbbf54a97feeb512c5b191f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESI bit in CAN FD format transmitted recessive. <br /></td></tr>
<tr class="separator:a276d308b4cbbf54a97feeb512c5b191f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f843ef3fc51a46c78ba816019d98349"><td class="memItemLeft" align="right" valign="top"><a id="a1f843ef3fc51a46c78ba816019d98349"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a1f843ef3fc51a46c78ba816019d98349">FDCAN_SRAM_TXBUFFER_T1_EFC_DISABLE</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_EFC_Pos)</td></tr>
<tr class="memdesc:a1f843ef3fc51a46c78ba816019d98349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do not store Tx events. <br /></td></tr>
<tr class="separator:a1f843ef3fc51a46c78ba816019d98349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099dbbbbac7d4f6307894bb7edd93d00"><td class="memItemLeft" align="right" valign="top"><a id="a099dbbbbac7d4f6307894bb7edd93d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a099dbbbbac7d4f6307894bb7edd93d00">FDCAN_SRAM_TXBUFFER_T1_EFC_STORE_EVENTS</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_EFC_Pos)</td></tr>
<tr class="memdesc:a099dbbbbac7d4f6307894bb7edd93d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store Tx events. <br /></td></tr>
<tr class="separator:a099dbbbbac7d4f6307894bb7edd93d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8340563d28e583d8c221db01b5162b0d"><td class="memItemLeft" align="right" valign="top"><a id="a8340563d28e583d8c221db01b5162b0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a8340563d28e583d8c221db01b5162b0d">FDCAN_SRAM_TXBUFFER_T1_FDF_CLASSIC</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_FDF_Pos)</td></tr>
<tr class="memdesc:a8340563d28e583d8c221db01b5162b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Classic CAN format. <br /></td></tr>
<tr class="separator:a8340563d28e583d8c221db01b5162b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ddc764b8e1e66cfb572b20037643de"><td class="memItemLeft" align="right" valign="top"><a id="ad8ddc764b8e1e66cfb572b20037643de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ad8ddc764b8e1e66cfb572b20037643de">FDCAN_SRAM_TXBUFFER_T1_FDF_FD</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_FDF_Pos)</td></tr>
<tr class="memdesc:ad8ddc764b8e1e66cfb572b20037643de"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD format. <br /></td></tr>
<tr class="separator:ad8ddc764b8e1e66cfb572b20037643de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239b002063a13a779453a29e78843953"><td class="memItemLeft" align="right" valign="top"><a id="a239b002063a13a779453a29e78843953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a239b002063a13a779453a29e78843953">FDCAN_SRAM_TXBUFFER_T1_BRS_OFF</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_BRS_Pos)</td></tr>
<tr class="memdesc:a239b002063a13a779453a29e78843953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CAN FD bit rate switching. <br /></td></tr>
<tr class="separator:a239b002063a13a779453a29e78843953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f7d3e9c3bab67979a90dedf30adea0"><td class="memItemLeft" align="right" valign="top"><a id="a72f7d3e9c3bab67979a90dedf30adea0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a72f7d3e9c3bab67979a90dedf30adea0">FDCAN_SRAM_TXBUFFER_T1_BRS_ON</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_TXBUFFER_T1_BRS_Pos)</td></tr>
<tr class="memdesc:a72f7d3e9c3bab67979a90dedf30adea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CAN FD bit rate switching. <br /></td></tr>
<tr class="separator:a72f7d3e9c3bab67979a90dedf30adea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx Buffer bits definition</h2></td></tr>
<tr class="memitem:a8ccb2f900f8402c7e40bc1036b5f435a"><td class="memItemLeft" align="right" valign="top"><a id="a8ccb2f900f8402c7e40bc1036b5f435a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a8ccb2f900f8402c7e40bc1036b5f435a">FDCAN_SRAM_RXFIFO_R0_ESI_Pos</a>&#160;&#160;&#160;31U</td></tr>
<tr class="memdesc:a8ccb2f900f8402c7e40bc1036b5f435a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error State Indicator position. <br /></td></tr>
<tr class="separator:a8ccb2f900f8402c7e40bc1036b5f435a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a22aefb8eedfc4de8340da0c42ff26"><td class="memItemLeft" align="right" valign="top"><a id="a03a22aefb8eedfc4de8340da0c42ff26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a03a22aefb8eedfc4de8340da0c42ff26">FDCAN_SRAM_RXFIFO_R0_ESI_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_ESI_Pos)</td></tr>
<tr class="memdesc:a03a22aefb8eedfc4de8340da0c42ff26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error State Indicator mask. <br /></td></tr>
<tr class="separator:a03a22aefb8eedfc4de8340da0c42ff26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f79633b8a4616c0179eb3deeb4d1774"><td class="memItemLeft" align="right" valign="top"><a id="a3f79633b8a4616c0179eb3deeb4d1774"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a3f79633b8a4616c0179eb3deeb4d1774">FDCAN_SRAM_RXFIFO_R0_ESI</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a03a22aefb8eedfc4de8340da0c42ff26">FDCAN_SRAM_RXFIFO_R0_ESI_Msk</a></td></tr>
<tr class="memdesc:a3f79633b8a4616c0179eb3deeb4d1774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error State Indicator. <br /></td></tr>
<tr class="separator:a3f79633b8a4616c0179eb3deeb4d1774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe7763963eb6d25afd4c2c8f6788e15"><td class="memItemLeft" align="right" valign="top"><a id="a9fe7763963eb6d25afd4c2c8f6788e15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a9fe7763963eb6d25afd4c2c8f6788e15">FDCAN_SRAM_RXFIFO_R0_XTD_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="memdesc:a9fe7763963eb6d25afd4c2c8f6788e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Identifier position. <br /></td></tr>
<tr class="separator:a9fe7763963eb6d25afd4c2c8f6788e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5b5ff35afea5b0c8b65c739f12b3ba"><td class="memItemLeft" align="right" valign="top"><a id="a4d5b5ff35afea5b0c8b65c739f12b3ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a4d5b5ff35afea5b0c8b65c739f12b3ba">FDCAN_SRAM_RXFIFO_R0_XTD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_XTD_Pos)</td></tr>
<tr class="memdesc:a4d5b5ff35afea5b0c8b65c739f12b3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Identifier mask. <br /></td></tr>
<tr class="separator:a4d5b5ff35afea5b0c8b65c739f12b3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0564bf40f888eb45e29b77d3ed47828b"><td class="memItemLeft" align="right" valign="top"><a id="a0564bf40f888eb45e29b77d3ed47828b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a0564bf40f888eb45e29b77d3ed47828b">FDCAN_SRAM_RXFIFO_R0_XTD</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a4d5b5ff35afea5b0c8b65c739f12b3ba">FDCAN_SRAM_RXFIFO_R0_XTD_Msk</a></td></tr>
<tr class="memdesc:a0564bf40f888eb45e29b77d3ed47828b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Identifier. <br /></td></tr>
<tr class="separator:a0564bf40f888eb45e29b77d3ed47828b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6077edce3705cbf84c1b5959a653f5b2"><td class="memItemLeft" align="right" valign="top"><a id="a6077edce3705cbf84c1b5959a653f5b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a6077edce3705cbf84c1b5959a653f5b2">FDCAN_SRAM_RXFIFO_R0_RTR_Pos</a>&#160;&#160;&#160;29U</td></tr>
<tr class="memdesc:a6077edce3705cbf84c1b5959a653f5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote transmission request position. <br /></td></tr>
<tr class="separator:a6077edce3705cbf84c1b5959a653f5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f252a552be09ec53b4e273fdbe6083"><td class="memItemLeft" align="right" valign="top"><a id="af7f252a552be09ec53b4e273fdbe6083"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#af7f252a552be09ec53b4e273fdbe6083">FDCAN_SRAM_RXFIFO_R0_RTR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_RTR_Pos)</td></tr>
<tr class="memdesc:af7f252a552be09ec53b4e273fdbe6083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote transmission request mask. <br /></td></tr>
<tr class="separator:af7f252a552be09ec53b4e273fdbe6083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2bb9387aab056f0f4c52e484c32b7d1"><td class="memItemLeft" align="right" valign="top"><a id="af2bb9387aab056f0f4c52e484c32b7d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#af2bb9387aab056f0f4c52e484c32b7d1">FDCAN_SRAM_RXFIFO_R0_RTR</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#af7f252a552be09ec53b4e273fdbe6083">FDCAN_SRAM_RXFIFO_R0_RTR_Msk</a></td></tr>
<tr class="memdesc:af2bb9387aab056f0f4c52e484c32b7d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote transmission request. <br /></td></tr>
<tr class="separator:af2bb9387aab056f0f4c52e484c32b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510b8ecc5bdd6305b938cc9efc12b355"><td class="memItemLeft" align="right" valign="top"><a id="a510b8ecc5bdd6305b938cc9efc12b355"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a510b8ecc5bdd6305b938cc9efc12b355">FDCAN_SRAM_RXFIFO_R0_ID_Pos</a>&#160;&#160;&#160;18U</td></tr>
<tr class="memdesc:a510b8ecc5bdd6305b938cc9efc12b355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Identifier position. <br /></td></tr>
<tr class="separator:a510b8ecc5bdd6305b938cc9efc12b355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af324899a9652d7382e00e512f41779"><td class="memItemLeft" align="right" valign="top"><a id="a4af324899a9652d7382e00e512f41779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a4af324899a9652d7382e00e512f41779">FDCAN_SRAM_RXFIFO_R0_ID_Msk</a>&#160;&#160;&#160;0x1FFFFFFFU</td></tr>
<tr class="memdesc:a4af324899a9652d7382e00e512f41779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier mask. <br /></td></tr>
<tr class="separator:a4af324899a9652d7382e00e512f41779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958cf5417206f5b8eaf8d6482de3bc27"><td class="memItemLeft" align="right" valign="top"><a id="a958cf5417206f5b8eaf8d6482de3bc27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a958cf5417206f5b8eaf8d6482de3bc27">FDCAN_SRAM_RXFIFO_R0_ID</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a4af324899a9652d7382e00e512f41779">FDCAN_SRAM_RXFIFO_R0_ID_Msk</a></td></tr>
<tr class="memdesc:a958cf5417206f5b8eaf8d6482de3bc27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier. <br /></td></tr>
<tr class="separator:a958cf5417206f5b8eaf8d6482de3bc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c7206d3b866c126d28a5f68ef3167c"><td class="memItemLeft" align="right" valign="top"><a id="ae9c7206d3b866c126d28a5f68ef3167c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae9c7206d3b866c126d28a5f68ef3167c">FDCAN_SRAM_RXFIFO_R1_EFC_Pos</a>&#160;&#160;&#160;23U</td></tr>
<tr class="memdesc:ae9c7206d3b866c126d28a5f68ef3167c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Control position. <br /></td></tr>
<tr class="separator:ae9c7206d3b866c126d28a5f68ef3167c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a89b3dbef7e25d94ea3d073b01591d5"><td class="memItemLeft" align="right" valign="top"><a id="a7a89b3dbef7e25d94ea3d073b01591d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a7a89b3dbef7e25d94ea3d073b01591d5">FDCAN_SRAM_RXFIFO_R1_EFC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_EFC_Pos)</td></tr>
<tr class="memdesc:a7a89b3dbef7e25d94ea3d073b01591d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Control mask. <br /></td></tr>
<tr class="separator:a7a89b3dbef7e25d94ea3d073b01591d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7dee844ed8ab5c067ac427775f03547"><td class="memItemLeft" align="right" valign="top"><a id="ad7dee844ed8ab5c067ac427775f03547"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ad7dee844ed8ab5c067ac427775f03547">FDCAN_SRAM_RXFIFO_R1_EFC</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a7a89b3dbef7e25d94ea3d073b01591d5">FDCAN_SRAM_RXFIFO_R1_EFC_Msk</a></td></tr>
<tr class="memdesc:ad7dee844ed8ab5c067ac427775f03547"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event FIFO Control. <br /></td></tr>
<tr class="separator:ad7dee844ed8ab5c067ac427775f03547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb10ea38682561340f12f57c917da00"><td class="memItemLeft" align="right" valign="top"><a id="a4eb10ea38682561340f12f57c917da00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a4eb10ea38682561340f12f57c917da00">FDCAN_SRAM_RXFIFO_R1_FDF_Pos</a>&#160;&#160;&#160;21U</td></tr>
<tr class="memdesc:a4eb10ea38682561340f12f57c917da00"><td class="mdescLeft">&#160;</td><td class="mdescRight">FD Format position. <br /></td></tr>
<tr class="separator:a4eb10ea38682561340f12f57c917da00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dae1a4a6b943bb4cbc9f7216a4e5002"><td class="memItemLeft" align="right" valign="top"><a id="a6dae1a4a6b943bb4cbc9f7216a4e5002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a6dae1a4a6b943bb4cbc9f7216a4e5002">FDCAN_SRAM_RXFIFO_R1_FDF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_FDF_Pos)</td></tr>
<tr class="memdesc:a6dae1a4a6b943bb4cbc9f7216a4e5002"><td class="mdescLeft">&#160;</td><td class="mdescRight">FD Format mask. <br /></td></tr>
<tr class="separator:a6dae1a4a6b943bb4cbc9f7216a4e5002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c3560a38ec84313800de41bcc5a7bc"><td class="memItemLeft" align="right" valign="top"><a id="ac9c3560a38ec84313800de41bcc5a7bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ac9c3560a38ec84313800de41bcc5a7bc">FDCAN_SRAM_RXFIFO_R1_FDF</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a6dae1a4a6b943bb4cbc9f7216a4e5002">FDCAN_SRAM_RXFIFO_R1_FDF_Msk</a></td></tr>
<tr class="memdesc:ac9c3560a38ec84313800de41bcc5a7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FD Format. <br /></td></tr>
<tr class="separator:ac9c3560a38ec84313800de41bcc5a7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae407d2bac3237f89db7f235ab57bf7d0"><td class="memItemLeft" align="right" valign="top"><a id="ae407d2bac3237f89db7f235ab57bf7d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ae407d2bac3237f89db7f235ab57bf7d0">FDCAN_SRAM_RXFIFO_R1_BRS_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="memdesc:ae407d2bac3237f89db7f235ab57bf7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate Switching position. <br /></td></tr>
<tr class="separator:ae407d2bac3237f89db7f235ab57bf7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f88c62ad9116bef9161ed07417abad"><td class="memItemLeft" align="right" valign="top"><a id="a24f88c62ad9116bef9161ed07417abad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a24f88c62ad9116bef9161ed07417abad">FDCAN_SRAM_RXFIFO_R1_BRS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_BRS_Pos)</td></tr>
<tr class="memdesc:a24f88c62ad9116bef9161ed07417abad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate Switching mask. <br /></td></tr>
<tr class="separator:a24f88c62ad9116bef9161ed07417abad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5972c296723765aa068d3e56a6a2a5a"><td class="memItemLeft" align="right" valign="top"><a id="ac5972c296723765aa068d3e56a6a2a5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ac5972c296723765aa068d3e56a6a2a5a">FDCAN_SRAM_RXFIFO_R1_BRS</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#a24f88c62ad9116bef9161ed07417abad">FDCAN_SRAM_RXFIFO_R1_BRS_Msk</a></td></tr>
<tr class="memdesc:ac5972c296723765aa068d3e56a6a2a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate Switching. <br /></td></tr>
<tr class="separator:ac5972c296723765aa068d3e56a6a2a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67937dbf0b6f754c11b232c4d20a33ae"><td class="memItemLeft" align="right" valign="top"><a id="a67937dbf0b6f754c11b232c4d20a33ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a67937dbf0b6f754c11b232c4d20a33ae">FDCAN_SRAM_RXFIFO_R1_DLC_Pos</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:a67937dbf0b6f754c11b232c4d20a33ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code position. <br /></td></tr>
<tr class="separator:a67937dbf0b6f754c11b232c4d20a33ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab975ff00823cf8ff91c9fc6588b88be3"><td class="memItemLeft" align="right" valign="top"><a id="ab975ff00823cf8ff91c9fc6588b88be3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ab975ff00823cf8ff91c9fc6588b88be3">FDCAN_SRAM_RXFIFO_R1_DLC_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; FDCAN_SRAM_RXFIFO_R1_DLC_Pos)</td></tr>
<tr class="memdesc:ab975ff00823cf8ff91c9fc6588b88be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code mask. <br /></td></tr>
<tr class="separator:ab975ff00823cf8ff91c9fc6588b88be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe328d5131364a1ed34b86404528768a"><td class="memItemLeft" align="right" valign="top"><a id="abe328d5131364a1ed34b86404528768a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#abe328d5131364a1ed34b86404528768a">FDCAN_SRAM_RXFIFO_R1_DLC</a>&#160;&#160;&#160;<a class="el" href="fdcandev__stm32_8h.html#ab975ff00823cf8ff91c9fc6588b88be3">FDCAN_SRAM_RXFIFO_R1_DLC_Msk</a></td></tr>
<tr class="memdesc:abe328d5131364a1ed34b86404528768a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code. <br /></td></tr>
<tr class="separator:abe328d5131364a1ed34b86404528768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx buffers configuration</h2></td></tr>
<tr class="memitem:ac6dd9d482e7d7be9ee3261f9549ad429"><td class="memItemLeft" align="right" valign="top"><a id="ac6dd9d482e7d7be9ee3261f9549ad429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ac6dd9d482e7d7be9ee3261f9549ad429">FDCAN_SRAM_RXFIFO_SIZE</a>&#160;&#160;&#160;54U</td></tr>
<tr class="memdesc:ac6dd9d482e7d7be9ee3261f9549ad429"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO size. <br /></td></tr>
<tr class="separator:ac6dd9d482e7d7be9ee3261f9549ad429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62da9a6b381963c1c369edcc8b12a2ad"><td class="memItemLeft" align="right" valign="top"><a id="a62da9a6b381963c1c369edcc8b12a2ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a62da9a6b381963c1c369edcc8b12a2ad">FDCAN_SRAM_RXFIFO_ELEMENT_SIZE</a>&#160;&#160;&#160;18U</td></tr>
<tr class="memdesc:a62da9a6b381963c1c369edcc8b12a2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO element size. <br /></td></tr>
<tr class="separator:a62da9a6b381963c1c369edcc8b12a2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c25c85df1046705fbe503c6c58cff2"><td class="memItemLeft" align="right" valign="top"><a id="ab9c25c85df1046705fbe503c6c58cff2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#ab9c25c85df1046705fbe503c6c58cff2">FDCAN_SRAM_RXFIFO_R0_ESI_PASSIVE_FLAG</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_ESI_Pos)</td></tr>
<tr class="memdesc:ab9c25c85df1046705fbe503c6c58cff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESI bit in CAN FD format depends only on error passive flag. <br /></td></tr>
<tr class="separator:ab9c25c85df1046705fbe503c6c58cff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a532cbedb4e473e405f19c76d7d2f4"><td class="memItemLeft" align="right" valign="top"><a id="a27a532cbedb4e473e405f19c76d7d2f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a27a532cbedb4e473e405f19c76d7d2f4">FDCAN_SRAM_RXFIFO_R0_ESI_RECESSIVE</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R0_ESI_Pos)</td></tr>
<tr class="memdesc:a27a532cbedb4e473e405f19c76d7d2f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESI bit in CAN FD format transmitted recessive. <br /></td></tr>
<tr class="separator:a27a532cbedb4e473e405f19c76d7d2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad997dcaf4d1390d037a3d9ea18811e"><td class="memItemLeft" align="right" valign="top"><a id="acad997dcaf4d1390d037a3d9ea18811e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#acad997dcaf4d1390d037a3d9ea18811e">FDCAN_SRAM_RXFIFO_R1_EFC_DISABLE</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_EFC_Pos)</td></tr>
<tr class="memdesc:acad997dcaf4d1390d037a3d9ea18811e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do not store Rx events. <br /></td></tr>
<tr class="separator:acad997dcaf4d1390d037a3d9ea18811e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa897818e11ff6d2bfea38ae21b7098c8"><td class="memItemLeft" align="right" valign="top"><a id="aa897818e11ff6d2bfea38ae21b7098c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#aa897818e11ff6d2bfea38ae21b7098c8">FDCAN_SRAM_RXFIFO_R1_EFC_STORE_EVENTS</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_EFC_Pos)</td></tr>
<tr class="memdesc:aa897818e11ff6d2bfea38ae21b7098c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store Rx events. <br /></td></tr>
<tr class="separator:aa897818e11ff6d2bfea38ae21b7098c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c90e7b45c4e4d17cc362df708b999d"><td class="memItemLeft" align="right" valign="top"><a id="a41c90e7b45c4e4d17cc362df708b999d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a41c90e7b45c4e4d17cc362df708b999d">FDCAN_SRAM_RXFIFO_R1_FDF_CLASSIC</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_FDF_Pos)</td></tr>
<tr class="memdesc:a41c90e7b45c4e4d17cc362df708b999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Classic CAN format. <br /></td></tr>
<tr class="separator:a41c90e7b45c4e4d17cc362df708b999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c23080d3e9d0f74a5361062f95be2f"><td class="memItemLeft" align="right" valign="top"><a id="a12c23080d3e9d0f74a5361062f95be2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a12c23080d3e9d0f74a5361062f95be2f">FDCAN_SRAM_RXFIFO_R1_FDF_FD</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_FDF_Pos)</td></tr>
<tr class="memdesc:a12c23080d3e9d0f74a5361062f95be2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD format. <br /></td></tr>
<tr class="separator:a12c23080d3e9d0f74a5361062f95be2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978bab7256e0863625b1f97c1da6c144"><td class="memItemLeft" align="right" valign="top"><a id="a978bab7256e0863625b1f97c1da6c144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a978bab7256e0863625b1f97c1da6c144">FDCAN_SRAM_RXFIFO_R1_BRS_OFF</a>&#160;&#160;&#160;(0x0U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_BRS_Pos)</td></tr>
<tr class="memdesc:a978bab7256e0863625b1f97c1da6c144"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD bit rate switching enabled. <br /></td></tr>
<tr class="separator:a978bab7256e0863625b1f97c1da6c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ceaad35bf98d8e478ff2ec8596cd236"><td class="memItemLeft" align="right" valign="top"><a id="a8ceaad35bf98d8e478ff2ec8596cd236"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fdcandev__stm32_8h.html#a8ceaad35bf98d8e478ff2ec8596cd236">FDCAN_SRAM_RXFIFO_R1_BRS_ON</a>&#160;&#160;&#160;(0x1U &lt;&lt; FDCAN_SRAM_RXFIFO_R1_BRS_Pos)</td></tr>
<tr class="memdesc:a8ceaad35bf98d8e478ff2ec8596cd236"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD bit rate switching disabled. <br /></td></tr>
<tr class="separator:a8ceaad35bf98d8e478ff2ec8596cd236"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a05c32c6a85bdefca9e25868946fbae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c32c6a85bdefca9e25868946fbae9d">&#9670;&nbsp;</a></span>FDCAN_STM32_RX_MAILBOXES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDCAN_STM32_RX_MAILBOXES&#160;&#160;&#160;(<a class="el" href="fdcandev__stm32_8h.html#a434ab6986daa99d119e6a67f3543eafe">FDCANDEV_STM32_CHAN_NUMOF</a> * 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of frame the driver can receive simultaneously. </p>
<p>There are 3 buffers per FIFO and 2 FIFO per channel. </p>

<p class="definition">Definition at line <a class="el" href="fdcandev__stm32_8h_source.html#l00116">116</a> of file <a class="el" href="fdcandev__stm32_8h_source.html">fdcandev_stm32.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a849a6ced7cb0b22ca736735e3d1335fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a849a6ced7cb0b22ca736735e3d1335fd">&#9670;&nbsp;</a></span>candev_stm32_set_pins()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void candev_stm32_set_pins </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__cpu__esp32__esp__can.html#ga5b90cc3f6782c1a6164ccfb212035bda">can_t</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>tx_pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>rx_pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td>
          <td class="paramname"><em>af</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the pins of an stm32 CAN device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in,out]</td><td class="paramname">dev</td><td>the device to set pins </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_pin</td><td>tx pin </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_pin</td><td>rx pin </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">af</td><td>alternate function </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:26 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
