Generating HDL for page 35.10.01.1 CHARACTER SELECTION FEAT-ACC at 10/16/2020 5:51:23 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_35_10_01_1_CHARACTER_SELECTION_FEAT_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 3A has input level(s) of Y, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3C has input level(s) of Y, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1G to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_C
	and inputs of MY_MEM_AR_THP2B,MY_MEM_AR_NOT_THP4B
	and logic function of NOR
Generating Statement for block at 3A with output pin(s) of OUT_3A_G
	and inputs of MY_MEM_AR_TTHP2B,MY_MEM_AR_TTHP8B
	and logic function of NOR
Generating Statement for block at 1A with output pin(s) of OUT_1A_A
	and inputs of OUT_DOT_3A
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_C
	and inputs of MY_MEM_AR_THP0B,MY_MEM_AR_NOT_THP8B
	and logic function of NOR
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of MY_MEM_AR_NOT_THP0B,MY_MEM_AR_THP4B
	and logic function of NOR
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of MY_MEM_AR_TTHP0B,MY_MEM_AR_TTHP1B
	and logic function of NOR
Generating Statement for block at 1C with output pin(s) of OUT_1C_P
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_G
	and inputs of MY_MEM_AR_NOT_THP2B,MY_MEM_AR_THP8B
	and logic function of NOR
Generating Statement for block at 3E with output pin(s) of OUT_3E_F
	and inputs of MY_MEM_AR_TTHP0B,MY_MEM_AR_TTHP2B
	and logic function of NOR
Generating Statement for block at 1E with output pin(s) of OUT_1E_D
	and inputs of OUT_3E_F
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_R
	and inputs of MY_MEM_AR_TTHP1B,MY_MEM_AR_TTHP2B
	and logic function of NOR
Generating Statement for block at 1G with output pin(s) of OUT_1G_A
	and inputs of OUT_3G_R
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_DOT_3A
	and inputs of OUT_5A_C,OUT_3A_G,OUT_5B_C
	and logic function of OR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C
	and inputs of OUT_5C_G,OUT_3C_C,OUT_5D_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MY_RO_CHR_0
	from gate output OUT_1A_A
Generating output sheet edge signal assignment to 
	signal MY_RO_CHR_1
	from gate output OUT_1C_P
Generating output sheet edge signal assignment to 
	signal MY_RO_CHR_2
	from gate output OUT_1E_D
Generating output sheet edge signal assignment to 
	signal MY_RO_CHR_3
	from gate output OUT_1G_A
