// Seed: 1741778426
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply0 id_6
    , id_10,
    input tri0 id_7,
    output tri1 id_8
);
  assign id_10[1] = id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd83,
    parameter id_4 = 32'd7
) (
    input wand _id_0,
    output tri1 id_1,
    input wor id_2,
    output wand id_3,
    input tri1 _id_4,
    input supply1 id_5
);
  logic [1 : id_0] id_7;
  ;
  parameter id_8 = 1;
  wire id_9;
  wire [id_0 : (  -1  )  &  id_4] id_10;
  assign id_3 = id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_2,
      id_5,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
