v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44700 49200 1 270 0 input-1.sym
{
T 45000 49200 5 10 0 0 270 0 1
device=INPUT
T 44700 49500 5 10 1 1 270 0 1
refdes=IN1
}
C 47200 47000 1 0 0 output-1.sym
{
T 47300 47300 5 10 0 0 0 0 1
device=OUTPUT
T 48000 47000 5 10 1 1 0 0 1
refdes=OUT1
}
C 44700 47800 1 270 0 resistor-variable-2.sym
{
T 45600 47000 5 10 0 1 270 0 1
device=VARIABLE_RESISTOR
T 45100 47250 5 10 1 1 270 0 1
refdes=R26
T 45300 47500 5 10 1 1 180 0 1
value=100k
T 44500 47700 5 10 1 0 270 0 1
var=level
}
C 45000 46800 1 180 0 vdd-1.sym
{
T 45000 46800 5 10 0 0 180 0 1
device=POWER
T 45000 46800 5 10 0 0 180 0 1
refdes=Vdd9
T 44700 46800 5 10 1 1 180 0 1
value=4.5V
}
N 44800 46900 44800 46800 4
C 45800 47600 1 0 0 vcc-1.sym
{
T 45800 47600 5 10 0 0 0 0 1
device=POWER
T 45800 47600 5 10 0 0 0 0 1
refdes=Vcc7
T 46100 47600 5 10 1 1 0 0 1
value=9V
}
C 45800 46100 1 0 0 ground.sym
N 45500 46500 46500 46500 4
N 45500 46900 45500 46500 4
N 46000 46700 46000 46400 4
N 46500 46500 46500 47100 4
N 45300 47300 45500 47300 4
N 46000 47600 46000 47500 4
C 45500 46700 1 0 0 opamp-1.sym
{
T 46200 47500 5 10 0 0 0 0 1
device=OPAMP
T 46200 48100 5 10 0 0 0 0 1
symversion=0.1
T 45500 46700 5 10 0 1 0 0 1
value=Vcc=10,Vee=-10,A=1e5
T 46200 47300 5 10 1 1 0 0 1
refdes=U2C
}
N 46500 47100 47200 47100 4
N 44800 48400 44800 47800 4
