==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a200tfbg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'Desktop/explo/Square3.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<168, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<116, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i64' into 'Square3' (Desktop/explo/Square3.c:24) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, double>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i64' into 'Square3' (Desktop/explo/Square3.c:24) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (Desktop/explo/Square3.c:16:2) to (Desktop/explo/Square3.c:18:2) in function 'duplex'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (Desktop/explo/Square3.c:27:2) in function 'Square3'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 3.15 seconds; current memory usage: 0.193 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Square3' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Square3_duplex' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Square3_duplex' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Square3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Square3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.29 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Square3_duplex' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Square3_mul_32s_32s_32_6': 2 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_66ns_64s_129_18': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_64ns_5ns_32_68_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Square3_duplex'.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Square3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Square3/c' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Square3/ans' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'Square3' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'Square3_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_32s_34ns_65_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_34ns_32s_65_6': 2 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_47s_64s_64_14': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_48ns_46s_93_11': 2 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_64s_5s_64_4': 2 instance(s).
@I [RTGEN-100] Generating core module 'Square3_mul_66ns_64s_129_18': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_sdiv_64ns_32s_64_68_seq': 2 instance(s).
@I [RTGEN-100] Generating core module 'Square3_sitodp_64ns_64_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_32ns_5ns_29_36_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_32ns_5ns_32_36_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_47ns_5ns_47_51_seq': 2 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_64ns_5ns_32_68_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_64ns_64ns_64_68_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square3_srem_64ns_64s_64_68_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Square3'.
@I [HLS-111] Elapsed time: 0.33 seconds; current memory usage: 0.193 MB.
@I [RTMG-282] Generating pipelined core: 'Square3_srem_64ns_5ns_32_68_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_66ns_64s_129_18_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_32s_32s_32_6_MulnS_1'
@I [RTMG-278] Implementing memory 'Square3_duplex_arr_ram' using distributed RAMs.
@I [RTMG-282] Generating pipelined core: 'Square3_srem_32ns_5ns_29_36_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_srem_32ns_5ns_32_36_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_srem_64ns_64s_64_68_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_srem_64ns_64ns_64_68_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_34ns_32s_65_6_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'Square3_srem_47ns_5ns_47_51_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_48ns_46s_93_11_MulnS_3'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_64s_5s_64_4_Mul4S_0'
@I [RTMG-282] Generating pipelined core: 'Square3_sdiv_64ns_32s_64_68_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_32s_34ns_65_6_MulnS_4'
@I [RTMG-282] Generating pipelined core: 'Square3_mul_47s_64s_64_14_MulnS_5'
@I [RTMG-278] Implementing memory 'Square3_arr_ram' using distributed RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for Square3.
@I [VHDL-304] Generating VHDL RTL for Square3.
@I [VLOG-307] Generating Verilog RTL for Square3.
@I [HLS-112] Total elapsed time: 8.4 seconds; peak memory usage: 0.193 MB.
