#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 18 12:03:05 2021
# Process ID: 19920
# Current directory: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22044 E:\Users\Kyle\Documents\sr_proj_test\SDP\VHDL\image_uart_new\image_uart_new.xpr
# Log file: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/vivado.log
# Journal file: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.xpr
update_compile_order -fileset sources_1
file mkdir E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new
close [ open E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd w ]
add_files E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source command_tb_real.tcl
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
relaunch_sim
run all
save_wave_config {E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg}
close_sim
launch_simulation
launch_simulation
source command_tb_real.tcl
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
relaunch_sim
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
relaunch_sim
close_sim
launch_simulation
source command_tb_real.tcl
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
run all
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source command_tb_real.tcl
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
relaunch_sim
run all
close_sim
