Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 17 23:15:48 2021
| Host         : LAPTOP-ONAOKO7P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                    Enable Signal                    |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u1/txd0             | design_1_i/uart_loopback_0/inst/u2/p_0_in              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en       | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u1/txbuf            | design_1_i/uart_loopback_0/inst/u2/p_0_in              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u2/rdata[7]_i_1_n_0 | design_1_i/uart_loopback_0/inst/u2/p_0_in              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u2/E[0]             | design_1_i/uart_loopback_0/inst/u2/p_0_in              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/uart_loopback_0/inst/u2/status1          | design_1_i/uart_loopback_0/inst/u2/p_0_in              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     | design_1_i/uart_loopback_0/inst/u2/p_0_in              |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     |                                                        |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     | design_1_i/uart_loopback_0/inst/u1/counter[0]_i_1_n_0  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     | design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0 |                9 |             32 |         3.56 |
+-------------------------------------+-----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


