// Seed: 604350036
module module_0 (
    output id_0,
    input id_1,
    output id_2
    , id_5,
    input logic id_3
    , id_6,
    output reg id_4
);
  reg id_7, id_8, id_9;
  always @*
    if (id_7) begin
      SystemTFIdentifier;
      id_8 <= 1'b0;
    end
  logic id_10;
  logic id_11;
  logic id_12;
  type_19(
      (1), 1
  );
  always begin
    id_4 <= 1;
  end
endmodule
