

================================================================
== Vitis HLS Report for 'add_patch9'
================================================================
* Date:           Wed Jul 31 23:37:02 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.104 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       14|      245|  42.000 ns|  0.735 us|   14|  245|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- add_patch_perSuperpointSP0_add_patch_perPointSP0                                           |       82|       82|         4|          1|          1|     80|       yes|
        |- add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0  |      122|      122|         4|          1|          1|    120|       yes|
        |- add_patch_checkDiff                                                                        |       11|       35|         6|          6|          1|  1 ~ 5|       yes|
        |- add_patch_perSuperpointSP1_add_patch_perPointSP1                                           |       82|       82|         4|          1|          1|     80|       yes|
        |- add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1  |      122|      122|         4|          1|          1|    120|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 5
  Pipeline-0 : II = 6, D = 6, States = { 2 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 9 10 11 12 }
  Pipeline-2 : II = 1, D = 4, States = { 14 15 16 17 }
  Pipeline-3 : II = 1, D = 4, States = { 20 21 22 23 }
  Pipeline-4 : II = 1, D = 4, States = { 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 19 2 
8 --> 18 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 18 15 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 
19 --> 18 
20 --> 24 21 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 29 26 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_patches_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read" [patchMaker.cpp:321]   --->   Operation 30 'read' 'n_patches_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i8 %n_patches_read_5" [patchMaker.cpp:321]   --->   Operation 31 'trunc' 'trunc_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i8 %n_patches_read_5" [patchMaker.cpp:324]   --->   Operation 32 'trunc' 'trunc_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln324 = icmp_eq  i8 %n_patches_read_5, i8 0" [patchMaker.cpp:324]   --->   Operation 33 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void, void %.preheader2.preheader.preheader" [patchMaker.cpp:324]   --->   Operation 34 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%sub = add i5 %trunc_ln324, i5 31" [patchMaker.cpp:324]   --->   Operation 35 'add' 'sub' <Predicate = (!icmp_ln324)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i5 %sub" [patchMaker.cpp:379]   --->   Operation 36 'zext' 'zext_ln379' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0" [patchMaker.cpp:379]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln379_1 = zext i7 %tmp" [patchMaker.cpp:379]   --->   Operation 38 'zext' 'zext_ln379_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln379 = add i8 %zext_ln379_1, i8 %zext_ln379" [patchMaker.cpp:379]   --->   Operation 39 'add' 'add_ln379' <Predicate = (!icmp_ln324)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln377 = br void" [patchMaker.cpp:377]   --->   Operation 40 'br' 'br_ln377' <Predicate = (!icmp_ln324)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln328 = br void %.preheader2.preheader" [patchMaker.cpp:328]   --->   Operation 41 'br' 'br_ln328' <Predicate = (icmp_ln324)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %add_ln377, void" [patchMaker.cpp:377]   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.49ns)   --->   "%icmp_ln377 = icmp_ult  i3 %i, i3 5" [patchMaker.cpp:377]   --->   Operation 44 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3"   --->   Operation 45 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.57ns)   --->   "%add_ln377 = add i3 %i, i3 1" [patchMaker.cpp:377]   --->   Operation 46 'add' 'add_ln377' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %.loopexit.loopexit, void %.split21" [patchMaker.cpp:377]   --->   Operation 47 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i3 %i"   --->   Operation 48 'zext' 'zext_ln874' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0"   --->   Operation 49 'bitconcatenate' 'tmp_28' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln874 = or i8 %tmp_28, i8 1"   --->   Operation 50 'or' 'or_ln874' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln874"   --->   Operation 51 'bitconcatenate' 'tmp_29' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_29"   --->   Operation 52 'getelementptr' 'wp_superpoints_addr' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln379_1 = add i8 %add_ln379, i8 %zext_ln874" [patchMaker.cpp:379]   --->   Operation 53 'add' 'add_ln379_1' <Predicate = (icmp_ln377)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 54 'load' 'wp_superpoints_load' <Predicate = (icmp_ln377)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln379_1, i4 0" [patchMaker.cpp:379]   --->   Operation 55 'bitconcatenate' 'tmp_35' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln379_2 = zext i12 %tmp_35" [patchMaker.cpp:379]   --->   Operation 56 'zext' 'zext_ln379_2' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln379_2" [patchMaker.cpp:379]   --->   Operation 57 'getelementptr' 'patches_superpoints_addr' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:379]   --->   Operation 58 'load' 'packedCoordinates_V' <Predicate = (icmp_ln377)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 59 [1/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 59 'load' 'wp_superpoints_load' <Predicate = (icmp_ln377)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 60 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:379]   --->   Operation 60 'load' 'packedCoordinates_V' <Predicate = (icmp_ln377)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 61 'trunc' 'trunc_ln69' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln874_1 = or i8 %tmp_28, i8 31"   --->   Operation 62 'or' 'or_ln874_1' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln874_1"   --->   Operation 63 'bitconcatenate' 'tmp_30' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_30"   --->   Operation 64 'getelementptr' 'wp_superpoints_addr_5' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln380 = or i12 %tmp_35, i12 15" [patchMaker.cpp:380]   --->   Operation 65 'or' 'or_ln380' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i12 %or_ln380" [patchMaker.cpp:380]   --->   Operation 66 'zext' 'zext_ln380' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln380" [patchMaker.cpp:380]   --->   Operation 67 'getelementptr' 'patches_superpoints_addr_5' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [patchMaker.cpp:377]   --->   Operation 68 'specloopname' 'specloopname_ln377' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %wp_superpoints_load"   --->   Operation 69 'icmp' 'icmp_ln874' <Predicate = (icmp_ln377)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln874, void %.critedge, void" [patchMaker.cpp:379]   --->   Operation 70 'br' 'br_ln379' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %patches_superpoints_addr_5" [patchMaker.cpp:380]   --->   Operation 71 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_5 : Operation 72 [2/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5"   --->   Operation 72 'load' 'wp_superpoints_load_4' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 73 [1/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %patches_superpoints_addr_5" [patchMaker.cpp:380]   --->   Operation 73 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i64 %packedCoordinates_V_3"   --->   Operation 74 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5"   --->   Operation 75 'load' 'wp_superpoints_load_4' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 0.85>
ST_7 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_2, i32 %wp_superpoints_load_4"   --->   Operation 76 'icmp' 'icmp_ln874_4' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln874_4, void %.critedge, void" [patchMaker.cpp:379]   --->   Operation 77 'br' 'br_ln379' <Predicate = (icmp_ln377 & icmp_ln874)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = (icmp_ln377 & icmp_ln874 & icmp_ln874_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.72>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_5, i32 5, i32 7" [patchMaker.cpp:390]   --->   Operation 79 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.49ns)   --->   "%icmp_ln390 = icmp_eq  i3 %tmp_36, i3 0" [patchMaker.cpp:390]   --->   Operation 80 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %.loopexit, void" [patchMaker.cpp:390]   --->   Operation 81 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i8 %n_patches_read_5" [patchMaker.cpp:404]   --->   Operation 82 'zext' 'zext_ln404' <Predicate = (icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %n_patches_read_5, i2 0" [patchMaker.cpp:404]   --->   Operation 83 'bitconcatenate' 'tmp_32' <Predicate = (icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln404_1 = zext i10 %tmp_32" [patchMaker.cpp:404]   --->   Operation 84 'zext' 'zext_ln404_1' <Predicate = (icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.72ns)   --->   "%add_ln404 = add i11 %zext_ln404_1, i11 %zext_ln404" [patchMaker.cpp:404]   --->   Operation 85 'add' 'add_ln404' <Predicate = (icmp_ln390)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln393 = br void" [patchMaker.cpp:393]   --->   Operation 86 'br' 'br_ln393' <Predicate = (icmp_ln390)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.62>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i7 0, void, i7 %add_ln393_1, void %.split19" [patchMaker.cpp:393]   --->   Operation 87 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%a_6 = phi i3 0, void, i3 %select_ln393_1, void %.split19" [patchMaker.cpp:393]   --->   Operation 88 'phi' 'a_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%b_8 = phi i5 0, void, i5 %add_ln399, void %.split19" [patchMaker.cpp:399]   --->   Operation 89 'phi' 'b_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln393_1 = add i7 %indvar_flatten29, i7 1" [patchMaker.cpp:393]   --->   Operation 90 'add' 'add_ln393_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.59ns)   --->   "%icmp_ln393 = icmp_eq  i7 %indvar_flatten29, i7 80" [patchMaker.cpp:393]   --->   Operation 92 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %.split19, void %.preheader.preheader.preheader" [patchMaker.cpp:393]   --->   Operation 93 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.57ns)   --->   "%add_ln393 = add i3 %a_6, i3 1" [patchMaker.cpp:393]   --->   Operation 94 'add' 'add_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.63ns)   --->   "%icmp_ln399 = icmp_eq  i5 %b_8, i5 16" [patchMaker.cpp:399]   --->   Operation 95 'icmp' 'icmp_ln399' <Predicate = (!icmp_ln393)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln393 = select i1 %icmp_ln399, i5 0, i5 %b_8" [patchMaker.cpp:393]   --->   Operation 96 'select' 'select_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln393_1 = select i1 %icmp_ln399, i3 %add_ln393, i3 %a_6" [patchMaker.cpp:393]   --->   Operation 97 'select' 'select_ln393_1' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln399 = add i5 %select_ln393, i5 1" [patchMaker.cpp:399]   --->   Operation 98 'add' 'add_ln399' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln393_1, i4 0" [patchMaker.cpp:404]   --->   Operation 99 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln404_2 = zext i7 %tmp_33" [patchMaker.cpp:404]   --->   Operation 100 'zext' 'zext_ln404_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln404_5 = zext i5 %select_ln393" [patchMaker.cpp:404]   --->   Operation 101 'zext' 'zext_ln404_5' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln404_2 = add i8 %zext_ln404_2, i8 %zext_ln404_5" [patchMaker.cpp:404]   --->   Operation 102 'add' 'add_ln404_2' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln404_2, i1 0" [patchMaker.cpp:404]   --->   Operation 103 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln404_6 = zext i9 %tmp_39" [patchMaker.cpp:404]   --->   Operation 104 'zext' 'zext_ln404_6' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln404 = shl i8 %add_ln404_2, i8 1" [patchMaker.cpp:404]   --->   Operation 105 'shl' 'shl_ln404' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_8 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln404_6" [patchMaker.cpp:404]   --->   Operation 106 'getelementptr' 'wp_superpoints_addr_8' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln404 = or i8 %shl_ln404, i8 1" [patchMaker.cpp:404]   --->   Operation 107 'or' 'or_ln404' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln404_7 = zext i8 %or_ln404" [patchMaker.cpp:404]   --->   Operation 108 'zext' 'zext_ln404_7' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_9 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln404_7" [patchMaker.cpp:404]   --->   Operation 109 'getelementptr' 'wp_superpoints_addr_9' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_10 : Operation 110 [2/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:404]   --->   Operation 110 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln393)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 111 [2/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:404]   --->   Operation 111 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln393)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln404 = trunc i11 %add_ln404" [patchMaker.cpp:404]   --->   Operation 112 'trunc' 'trunc_ln404' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln404_3 = zext i3 %select_ln393_1" [patchMaker.cpp:404]   --->   Operation 113 'zext' 'zext_ln404_3' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln404_1 = add i8 %trunc_ln404, i8 %zext_ln404_3" [patchMaker.cpp:404]   --->   Operation 114 'add' 'add_ln404_1' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_98_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln404_1, i4 0" [patchMaker.cpp:404]   --->   Operation 115 'bitconcatenate' 'tmp_98_cast' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln404_4 = zext i5 %select_ln393" [patchMaker.cpp:404]   --->   Operation 116 'zext' 'zext_ln404_4' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.74ns)   --->   "%add_ln404_3 = add i12 %tmp_98_cast, i12 %zext_ln404_4" [patchMaker.cpp:404]   --->   Operation 117 'add' 'add_ln404_3' <Predicate = (!icmp_ln393)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:404]   --->   Operation 118 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln393)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 119 [1/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:404]   --->   Operation 119 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln393)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 121 'speclooptripcount' 'empty_91' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln404_8 = zext i12 %add_ln404_3" [patchMaker.cpp:404]   --->   Operation 123 'zext' 'zext_ln404_8' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln404_8" [patchMaker.cpp:404]   --->   Operation 124 'getelementptr' 'patches_superpoints_addr_6' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln399 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [patchMaker.cpp:399]   --->   Operation 125 'specloopname' 'specloopname_ln399' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.38ns)   --->   "%ref_tmp2 = call i64 @encodeCoordinates, i32 %wp_superpoints_load_7, i32 %wp_superpoints_load_8" [patchMaker.cpp:404]   --->   Operation 126 'call' 'ref_tmp2' <Predicate = (!icmp_ln393)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 127 [1/1] (1.64ns)   --->   "%store_ln404 = store i64 %ref_tmp2, i12 %patches_superpoints_addr_6" [patchMaker.cpp:404]   --->   Operation 127 'store' 'store_ln404' <Predicate = (!icmp_ln393)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.38>
ST_13 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln409 = br void %.preheader.preheader" [patchMaker.cpp:409]   --->   Operation 129 'br' 'br_ln409' <Predicate = true> <Delay = 0.38>

State 14 <SV = 10> <Delay = 1.74>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i7 %add_ln409_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:409]   --->   Operation 130 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%a_7 = phi i3 %select_ln409_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:409]   --->   Operation 131 'phi' 'a_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i6 %select_ln415_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:415]   --->   Operation 132 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%b_9 = phi i3 %select_ln415_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:415]   --->   Operation 133 'phi' 'b_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%c_5 = phi i3 %add_ln421, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:421]   --->   Operation 134 'phi' 'c_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.70ns)   --->   "%add_ln409_1 = add i7 %indvar_flatten51, i7 1" [patchMaker.cpp:409]   --->   Operation 135 'add' 'add_ln409_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.59ns)   --->   "%icmp_ln409 = icmp_eq  i7 %indvar_flatten51, i7 120" [patchMaker.cpp:409]   --->   Operation 137 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln409 = br i1 %icmp_ln409, void %.preheader, void" [patchMaker.cpp:409]   --->   Operation 138 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.57ns)   --->   "%add_ln409 = add i3 %a_7, i3 1" [patchMaker.cpp:409]   --->   Operation 139 'add' 'add_ln409' <Predicate = (!icmp_ln409)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.61ns)   --->   "%icmp_ln415 = icmp_eq  i6 %indvar_flatten37, i6 24" [patchMaker.cpp:415]   --->   Operation 140 'icmp' 'icmp_ln415' <Predicate = (!icmp_ln409)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.27ns)   --->   "%select_ln409 = select i1 %icmp_ln415, i3 0, i3 %b_9" [patchMaker.cpp:409]   --->   Operation 141 'select' 'select_ln409' <Predicate = (!icmp_ln409)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.27ns)   --->   "%select_ln409_1 = select i1 %icmp_ln415, i3 %add_ln409, i3 %a_7" [patchMaker.cpp:409]   --->   Operation 142 'select' 'select_ln409_1' <Predicate = (!icmp_ln409)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i3 %select_ln409_1" [patchMaker.cpp:426]   --->   Operation 143 'zext' 'zext_ln426' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.73ns)   --->   "%add_ln426 = add i11 %add_ln404, i11 %zext_ln426" [patchMaker.cpp:426]   --->   Operation 144 'add' 'add_ln426' <Predicate = (!icmp_ln409)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln409)   --->   "%xor_ln409 = xor i1 %icmp_ln415, i1 1" [patchMaker.cpp:409]   --->   Operation 145 'xor' 'xor_ln409' <Predicate = (!icmp_ln409)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.49ns)   --->   "%icmp_ln421 = icmp_eq  i3 %c_5, i3 6" [patchMaker.cpp:421]   --->   Operation 146 'icmp' 'icmp_ln421' <Predicate = (!icmp_ln409)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln409 = and i1 %icmp_ln421, i1 %xor_ln409" [patchMaker.cpp:409]   --->   Operation 147 'and' 'and_ln409' <Predicate = (!icmp_ln409)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.57ns)   --->   "%add_ln415 = add i3 %select_ln409, i3 1" [patchMaker.cpp:415]   --->   Operation 148 'add' 'add_ln415' <Predicate = (!icmp_ln409)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%or_ln415 = or i1 %and_ln409, i1 %icmp_ln415" [patchMaker.cpp:415]   --->   Operation 149 'or' 'or_ln415' <Predicate = (!icmp_ln409)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln415 = select i1 %or_ln415, i3 0, i3 %c_5" [patchMaker.cpp:415]   --->   Operation 150 'select' 'select_ln415' <Predicate = (!icmp_ln409)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.27ns)   --->   "%select_ln415_1 = select i1 %and_ln409, i3 %add_ln415, i3 %select_ln409" [patchMaker.cpp:415]   --->   Operation 151 'select' 'select_ln415_1' <Predicate = (!icmp_ln409)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.57ns)   --->   "%add_ln421 = add i3 %select_ln415, i3 1" [patchMaker.cpp:421]   --->   Operation 152 'add' 'add_ln421' <Predicate = (!icmp_ln409)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.70ns)   --->   "%add_ln415_1 = add i6 %indvar_flatten37, i6 1" [patchMaker.cpp:415]   --->   Operation 153 'add' 'add_ln415_1' <Predicate = (!icmp_ln409)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.29ns)   --->   "%select_ln415_2 = select i1 %icmp_ln415, i6 1, i6 %add_ln415_1" [patchMaker.cpp:415]   --->   Operation 154 'select' 'select_ln415_2' <Predicate = (!icmp_ln409)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 11> <Delay = 2.03>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln409_1, i2 0" [patchMaker.cpp:426]   --->   Operation 155 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln426_1 = zext i5 %tmp_40" [patchMaker.cpp:426]   --->   Operation 156 'zext' 'zext_ln426_1' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln426, i2 0" [patchMaker.cpp:415]   --->   Operation 157 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i13 %tmp_41" [patchMaker.cpp:415]   --->   Operation 158 'zext' 'zext_ln415' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln426_2 = zext i3 %select_ln415_1" [patchMaker.cpp:426]   --->   Operation 159 'zext' 'zext_ln426_2' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln426_3 = zext i3 %select_ln415_1" [patchMaker.cpp:426]   --->   Operation 160 'zext' 'zext_ln426_3' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln426_1 = add i6 %zext_ln426_1, i6 %zext_ln426_3" [patchMaker.cpp:426]   --->   Operation 161 'add' 'add_ln426_1' <Predicate = (!icmp_ln409)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln426 = trunc i6 %add_ln426_1" [patchMaker.cpp:426]   --->   Operation 162 'trunc' 'trunc_ln426' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln426, i3 0" [patchMaker.cpp:426]   --->   Operation 163 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln426_1, i1 0" [patchMaker.cpp:426]   --->   Operation 164 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln426 = sub i7 %p_shl6_cast, i7 %p_shl7_cast" [patchMaker.cpp:426]   --->   Operation 165 'sub' 'sub_ln426' <Predicate = (!icmp_ln409)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 166 [1/1] (0.75ns)   --->   "%add_ln426_2 = add i63 %zext_ln415, i63 %zext_ln426_2" [patchMaker.cpp:426]   --->   Operation 166 'add' 'add_ln426_2' <Predicate = (!icmp_ln409)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln426_1 = trunc i63 %add_ln426_2" [patchMaker.cpp:426]   --->   Operation 167 'trunc' 'trunc_ln426_1' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln426_1, i3 0" [patchMaker.cpp:426]   --->   Operation 168 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln426_2 = trunc i63 %add_ln426_2" [patchMaker.cpp:426]   --->   Operation 169 'trunc' 'trunc_ln426_2' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln426_2, i1 0" [patchMaker.cpp:426]   --->   Operation 170 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln426_1 = sub i12 %p_shl4_cast, i12 %p_shl5_cast" [patchMaker.cpp:426]   --->   Operation 171 'sub' 'sub_ln426_1' <Predicate = (!icmp_ln409)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln426_4 = zext i3 %select_ln415" [patchMaker.cpp:426]   --->   Operation 172 'zext' 'zext_ln426_4' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln426_5 = zext i3 %select_ln415" [patchMaker.cpp:426]   --->   Operation 173 'zext' 'zext_ln426_5' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln426_3 = add i7 %sub_ln426, i7 %zext_ln426_5" [patchMaker.cpp:426]   --->   Operation 174 'add' 'add_ln426_3' <Predicate = (!icmp_ln409)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln426_6 = zext i7 %add_ln426_3" [patchMaker.cpp:426]   --->   Operation 175 'zext' 'zext_ln426_6' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%wp_parameters_addr_39 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln426_6" [patchMaker.cpp:426]   --->   Operation 176 'getelementptr' 'wp_parameters_addr_39' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln426_4 = add i12 %sub_ln426_1, i12 %zext_ln426_4" [patchMaker.cpp:426]   --->   Operation 177 'add' 'add_ln426_4' <Predicate = (!icmp_ln409)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 178 [2/2] (0.60ns)   --->   "%wp_parameters_load_10 = load i7 %wp_parameters_addr_39" [patchMaker.cpp:426]   --->   Operation 178 'load' 'wp_parameters_load_10' <Predicate = (!icmp_ln409)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 16 <SV = 12> <Delay = 0.60>
ST_16 : Operation 179 [1/2] (0.60ns)   --->   "%wp_parameters_load_10 = load i7 %wp_parameters_addr_39" [patchMaker.cpp:426]   --->   Operation 179 'load' 'wp_parameters_load_10' <Predicate = (!icmp_ln409)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 17 <SV = 13> <Delay = 1.64>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 181 'speclooptripcount' 'empty_92' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 183 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 184 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln426_7 = zext i12 %add_ln426_4" [patchMaker.cpp:426]   --->   Operation 185 'zext' 'zext_ln426_7' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%patches_parameters_addr_25 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln426_7" [patchMaker.cpp:426]   --->   Operation 186 'getelementptr' 'patches_parameters_addr_25' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln421 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [patchMaker.cpp:421]   --->   Operation 187 'specloopname' 'specloopname_ln421' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (1.64ns)   --->   "%store_ln426 = store i32 %wp_parameters_load_10, i12 %patches_parameters_addr_25" [patchMaker.cpp:426]   --->   Operation 188 'store' 'store_ln426' <Predicate = (!icmp_ln409)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 189 'br' 'br_ln0' <Predicate = (!icmp_ln409)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 0.70>
ST_18 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln434 = add i6 %trunc_ln321, i6 1" [patchMaker.cpp:434]   --->   Operation 190 'add' 'add_ln434' <Predicate = (!icmp_ln324 & icmp_ln377 & icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i6 %add_ln434" [patchMaker.cpp:434]   --->   Operation 191 'zext' 'zext_ln434' <Predicate = (!icmp_ln324 & icmp_ln377 & icmp_ln390)> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln434 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln434" [patchMaker.cpp:434]   --->   Operation 192 'write' 'write_ln434' <Predicate = (!icmp_ln324 & icmp_ln377 & icmp_ln390)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln435 = br void %.loopexit" [patchMaker.cpp:435]   --->   Operation 193 'br' 'br_ln435' <Predicate = (!icmp_ln324 & icmp_ln377 & icmp_ln390)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln438 = ret" [patchMaker.cpp:438]   --->   Operation 194 'ret' 'ret_ln438' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 195 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 1.62>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln328_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:328]   --->   Operation 196 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%a = phi i3 %select_ln328_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:328]   --->   Operation 197 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%b = phi i5 %add_ln334, void %.preheader2, i5 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:334]   --->   Operation 198 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.70ns)   --->   "%add_ln328_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:328]   --->   Operation 199 'add' 'add_ln328_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.59ns)   --->   "%icmp_ln328 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:328]   --->   Operation 201 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %.preheader2, void %.preheader1.preheader.preheader" [patchMaker.cpp:328]   --->   Operation 202 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.57ns)   --->   "%add_ln328 = add i3 %a, i3 1" [patchMaker.cpp:328]   --->   Operation 203 'add' 'add_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (0.63ns)   --->   "%icmp_ln334 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:334]   --->   Operation 204 'icmp' 'icmp_ln334' <Predicate = (!icmp_ln328)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (0.27ns)   --->   "%select_ln328 = select i1 %icmp_ln334, i5 0, i5 %b" [patchMaker.cpp:328]   --->   Operation 205 'select' 'select_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.27ns)   --->   "%select_ln328_1 = select i1 %icmp_ln334, i3 %add_ln328, i3 %a" [patchMaker.cpp:328]   --->   Operation 206 'select' 'select_ln328_1' <Predicate = (!icmp_ln328)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln334 = add i5 %select_ln328, i5 1" [patchMaker.cpp:334]   --->   Operation 207 'add' 'add_ln334' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 2> <Delay = 1.90>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln328_1, i4 0" [patchMaker.cpp:339]   --->   Operation 208 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i7 %tmp_s" [patchMaker.cpp:339]   --->   Operation 209 'zext' 'tmp_84_cast' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i5 %select_ln328" [patchMaker.cpp:339]   --->   Operation 210 'zext' 'zext_ln339' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.70ns)   --->   "%add_ln339 = add i8 %tmp_84_cast, i8 %zext_ln339" [patchMaker.cpp:339]   --->   Operation 211 'add' 'add_ln339' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln339, i1 0" [patchMaker.cpp:339]   --->   Operation 212 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i9 %tmp_34" [patchMaker.cpp:339]   --->   Operation 213 'zext' 'zext_ln339_2' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln339 = shl i8 %add_ln339, i8 1" [patchMaker.cpp:339]   --->   Operation 214 'shl' 'shl_ln339' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln339_2" [patchMaker.cpp:339]   --->   Operation 215 'getelementptr' 'wp_superpoints_addr_6' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln339 = or i8 %shl_ln339, i8 1" [patchMaker.cpp:339]   --->   Operation 216 'or' 'or_ln339' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i8 %or_ln339" [patchMaker.cpp:339]   --->   Operation 217 'zext' 'zext_ln339_3' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln339_3" [patchMaker.cpp:339]   --->   Operation 218 'getelementptr' 'wp_superpoints_addr_7' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_21 : Operation 219 [2/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:339]   --->   Operation 219 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln328)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_21 : Operation 220 [2/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7" [patchMaker.cpp:339]   --->   Operation 220 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln328)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 22 <SV = 3> <Delay = 1.19>
ST_22 : Operation 221 [1/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:339]   --->   Operation 221 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln328)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_22 : Operation 222 [1/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7" [patchMaker.cpp:339]   --->   Operation 222 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln328)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 23 <SV = 4> <Delay = 2.03>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str"   --->   Operation 223 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 224 'speclooptripcount' 'empty' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 225 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %add_ln339" [patchMaker.cpp:339]   --->   Operation 226 'zext' 'zext_ln339_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln339_1" [patchMaker.cpp:339]   --->   Operation 227 'getelementptr' 'patches_superpoints_addr_4' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [patchMaker.cpp:334]   --->   Operation 228 'specloopname' 'specloopname_ln334' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.38ns)   --->   "%ref_tmp = call i64 @encodeCoordinates, i32 %wp_superpoints_load_5, i32 %wp_superpoints_load_6" [patchMaker.cpp:339]   --->   Operation 229 'call' 'ref_tmp' <Predicate = (!icmp_ln328)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 230 [1/1] (1.64ns)   --->   "%store_ln339 = store i64 %ref_tmp, i12 %patches_superpoints_addr_4" [patchMaker.cpp:339]   --->   Operation 230 'store' 'store_ln339' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln328)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.38>
ST_24 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.preheader1.preheader" [patchMaker.cpp:344]   --->   Operation 232 'br' 'br_ln344' <Predicate = true> <Delay = 0.38>

State 25 <SV = 3> <Delay = 1.74>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln344_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:344]   --->   Operation 233 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%a_5 = phi i3 %select_ln344_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:344]   --->   Operation 234 'phi' 'a_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln350_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:350]   --->   Operation 235 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%b_7 = phi i3 %select_ln350_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:350]   --->   Operation 236 'phi' 'b_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln356, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:356]   --->   Operation 237 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 238 [1/1] (0.70ns)   --->   "%add_ln344_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:344]   --->   Operation 238 'add' 'add_ln344_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 239 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (0.59ns)   --->   "%icmp_ln344 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:344]   --->   Operation 240 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %.preheader1, void" [patchMaker.cpp:344]   --->   Operation 241 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.57ns)   --->   "%add_ln344 = add i3 %a_5, i3 1" [patchMaker.cpp:344]   --->   Operation 242 'add' 'add_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (0.61ns)   --->   "%icmp_ln350 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:350]   --->   Operation 243 'icmp' 'icmp_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (0.27ns)   --->   "%select_ln344 = select i1 %icmp_ln350, i3 0, i3 %b_7" [patchMaker.cpp:344]   --->   Operation 244 'select' 'select_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 245 [1/1] (0.27ns)   --->   "%select_ln344_1 = select i1 %icmp_ln350, i3 %add_ln344, i3 %a_5" [patchMaker.cpp:344]   --->   Operation 245 'select' 'select_ln344_1' <Predicate = (!icmp_ln344)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln344)   --->   "%xor_ln344 = xor i1 %icmp_ln350, i1 1" [patchMaker.cpp:344]   --->   Operation 246 'xor' 'xor_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 247 [1/1] (0.49ns)   --->   "%icmp_ln356 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:356]   --->   Operation 247 'icmp' 'icmp_ln356' <Predicate = (!icmp_ln344)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln344 = and i1 %icmp_ln356, i1 %xor_ln344" [patchMaker.cpp:344]   --->   Operation 248 'and' 'and_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (0.57ns)   --->   "%add_ln350 = add i3 %select_ln344, i3 1" [patchMaker.cpp:350]   --->   Operation 249 'add' 'add_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln350)   --->   "%or_ln350 = or i1 %and_ln344, i1 %icmp_ln350" [patchMaker.cpp:350]   --->   Operation 250 'or' 'or_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln350 = select i1 %or_ln350, i3 0, i3 %c" [patchMaker.cpp:350]   --->   Operation 251 'select' 'select_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.27ns)   --->   "%select_ln350_1 = select i1 %and_ln344, i3 %add_ln350, i3 %select_ln344" [patchMaker.cpp:350]   --->   Operation 252 'select' 'select_ln350_1' <Predicate = (!icmp_ln344)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 253 [1/1] (0.57ns)   --->   "%add_ln356 = add i3 %select_ln350, i3 1" [patchMaker.cpp:356]   --->   Operation 253 'add' 'add_ln356' <Predicate = (!icmp_ln344)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.70ns)   --->   "%add_ln350_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:350]   --->   Operation 254 'add' 'add_ln350_1' <Predicate = (!icmp_ln344)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 255 [1/1] (0.29ns)   --->   "%select_ln350_2 = select i1 %icmp_ln350, i6 1, i6 %add_ln350_1" [patchMaker.cpp:350]   --->   Operation 255 'select' 'select_ln350_2' <Predicate = (!icmp_ln344)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 4> <Delay = 2.10>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln344_1, i2 0" [patchMaker.cpp:361]   --->   Operation 256 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i5 %tmp_31" [patchMaker.cpp:350]   --->   Operation 257 'zext' 'zext_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i3 %select_ln350_1" [patchMaker.cpp:361]   --->   Operation 258 'zext' 'zext_ln361' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.70ns)   --->   "%add_ln361 = add i6 %zext_ln350, i6 %zext_ln361" [patchMaker.cpp:361]   --->   Operation 259 'add' 'add_ln361' <Predicate = (!icmp_ln344)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln361, i3 0" [patchMaker.cpp:361]   --->   Operation 260 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln361_1 = zext i9 %tmp_37" [patchMaker.cpp:361]   --->   Operation 261 'zext' 'zext_ln361_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln361, i1 0" [patchMaker.cpp:361]   --->   Operation 262 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln361_2 = zext i7 %tmp_38" [patchMaker.cpp:361]   --->   Operation 263 'zext' 'zext_ln361_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln361 = sub i12 %zext_ln361_1, i12 %zext_ln361_2" [patchMaker.cpp:361]   --->   Operation 264 'sub' 'sub_ln361' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln361_3 = zext i3 %select_ln350" [patchMaker.cpp:361]   --->   Operation 265 'zext' 'zext_ln361_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln361_1 = add i12 %sub_ln361, i12 %zext_ln361_3" [patchMaker.cpp:361]   --->   Operation 266 'add' 'add_ln361_1' <Predicate = (!icmp_ln344)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln361_4 = zext i12 %add_ln361_1" [patchMaker.cpp:361]   --->   Operation 267 'zext' 'zext_ln361_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln361_4" [patchMaker.cpp:361]   --->   Operation 268 'getelementptr' 'wp_parameters_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_26 : Operation 269 [2/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:361]   --->   Operation 269 'load' 'wp_parameters_load' <Predicate = (!icmp_ln344)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 27 <SV = 5> <Delay = 0.60>
ST_27 : Operation 270 [1/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:361]   --->   Operation 270 'load' 'wp_parameters_load' <Predicate = (!icmp_ln344)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 28 <SV = 6> <Delay = 1.64>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 271 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 272 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 273 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 273 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 274 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 275 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 276 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln361_4" [patchMaker.cpp:361]   --->   Operation 276 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [patchMaker.cpp:356]   --->   Operation 277 'specloopname' 'specloopname_ln356' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_28 : Operation 278 [1/1] (1.64ns)   --->   "%store_ln361 = store i32 %wp_parameters_load, i12 %patches_parameters_addr" [patchMaker.cpp:361]   --->   Operation 278 'store' 'store_ln361' <Predicate = (!icmp_ln344)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 279 'br' 'br_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 29 <SV = 4> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%write_ln370 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1" [patchMaker.cpp:370]   --->   Operation 280 'write' 'write_ln370' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln371 = br void %.loopexit" [patchMaker.cpp:371]   --->   Operation 281 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.41ns
The critical path consists of the following:
	wire read on port 'n_patches_read' (patchMaker.cpp:321) [7]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:324) [13]  (0.707 ns)
	'add' operation ('add_ln379', patchMaker.cpp:379) [17]  (0.706 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:377) with incoming values : ('add_ln377', patchMaker.cpp:377) [20]  (0 ns)
	'or' operation ('or_ln874') [29]  (0 ns)
	'getelementptr' operation ('wp_superpoints_addr') [31]  (0 ns)
	'load' operation ('wp_superpoints_load') on array 'wp_superpoints' [45]  (1.2 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:379) [38]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:379) on array 'patches_superpoints' [43]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:379) on array 'patches_superpoints' [43]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln380', patchMaker.cpp:380) [39]  (0 ns)
	'getelementptr' operation ('patches_superpoints_addr_5', patchMaker.cpp:380) [41]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:380) on array 'patches_superpoints' [49]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:380) on array 'patches_superpoints' [49]  (1.65 ns)

 <State 7>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln874_4') [52]  (0.859 ns)

 <State 8>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln404', patchMaker.cpp:404) [64]  (0.725 ns)

 <State 9>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:399) with incoming values : ('add_ln399', patchMaker.cpp:399) [69]  (0 ns)
	'icmp' operation ('icmp_ln399', patchMaker.cpp:399) [78]  (0.637 ns)
	'select' operation ('select_ln393', patchMaker.cpp:393) [79]  (0.278 ns)
	'add' operation ('add_ln399', patchMaker.cpp:399) [106]  (0.707 ns)

 <State 10>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln404_2', patchMaker.cpp:404) [90]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_8', patchMaker.cpp:404) [94]  (0 ns)
	'load' operation ('wp_superpoints_load_7', patchMaker.cpp:404) on array 'wp_superpoints' [102]  (1.2 ns)

 <State 11>: 1.45ns
The critical path consists of the following:
	'add' operation ('add_ln404_1', patchMaker.cpp:404) [85]  (0.705 ns)
	'add' operation ('add_ln404_3', patchMaker.cpp:404) [98]  (0.745 ns)

 <State 12>: 2.03ns
The critical path consists of the following:
	'call' operation ('ref_tmp2', patchMaker.cpp:404) to 'encodeCoordinates' [104]  (0.387 ns)
	'store' operation ('store_ln404', patchMaker.cpp:404) of variable 'ref_tmp2', patchMaker.cpp:404 on array 'patches_superpoints' [105]  (1.65 ns)

 <State 13>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', patchMaker.cpp:409) with incoming values : ('add_ln409_1', patchMaker.cpp:409) [111]  (0.387 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten37', patchMaker.cpp:415) with incoming values : ('select_ln415_2', patchMaker.cpp:415) [113]  (0 ns)
	'icmp' operation ('icmp_ln415', patchMaker.cpp:415) [124]  (0.619 ns)
	'select' operation ('select_ln409', patchMaker.cpp:409) [125]  (0.278 ns)
	'add' operation ('add_ln415', patchMaker.cpp:415) [137]  (0.572 ns)
	'select' operation ('select_ln415_1', patchMaker.cpp:415) [141]  (0.278 ns)

 <State 15>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln426_1', patchMaker.cpp:426) [144]  (0.707 ns)
	'sub' operation ('sub_ln426', patchMaker.cpp:426) [148]  (0 ns)
	'add' operation ('add_ln426_3', patchMaker.cpp:426) [158]  (0.723 ns)
	'getelementptr' operation ('wp_parameters_addr_39', patchMaker.cpp:426) [160]  (0 ns)
	'load' operation ('wp_parameters_load_10', patchMaker.cpp:426) on array 'wp_parameters' [165]  (0.6 ns)

 <State 16>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_10', patchMaker.cpp:426) on array 'wp_parameters' [165]  (0.6 ns)

 <State 17>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr_25', patchMaker.cpp:426) [163]  (0 ns)
	'store' operation ('store_ln426', patchMaker.cpp:426) of variable 'wp_parameters_load_10', patchMaker.cpp:426 on array 'patches_parameters' [166]  (1.65 ns)

 <State 18>: 0.706ns
The critical path consists of the following:
	'add' operation ('add_ln434', patchMaker.cpp:434) [172]  (0.706 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:334) with incoming values : ('add_ln334', patchMaker.cpp:334) [183]  (0 ns)
	'icmp' operation ('icmp_ln334', patchMaker.cpp:334) [192]  (0.637 ns)
	'select' operation ('select_ln328', patchMaker.cpp:328) [193]  (0.278 ns)
	'add' operation ('add_ln334', patchMaker.cpp:334) [214]  (0.707 ns)

 <State 21>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln339', patchMaker.cpp:339) [199]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_6', patchMaker.cpp:339) [204]  (0 ns)
	'load' operation ('wp_superpoints_load_5', patchMaker.cpp:339) on array 'wp_superpoints' [210]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_5', patchMaker.cpp:339) on array 'wp_superpoints' [210]  (1.2 ns)

 <State 23>: 2.03ns
The critical path consists of the following:
	'call' operation ('ref_tmp', patchMaker.cpp:339) to 'encodeCoordinates' [212]  (0.387 ns)
	'store' operation ('store_ln339', patchMaker.cpp:339) of variable 'ref_tmp', patchMaker.cpp:339 on array 'patches_superpoints' [213]  (1.65 ns)

 <State 24>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', patchMaker.cpp:344) with incoming values : ('add_ln344_1', patchMaker.cpp:344) [219]  (0.387 ns)

 <State 25>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', patchMaker.cpp:350) with incoming values : ('select_ln350_2', patchMaker.cpp:350) [221]  (0 ns)
	'icmp' operation ('icmp_ln350', patchMaker.cpp:350) [232]  (0.619 ns)
	'select' operation ('select_ln344', patchMaker.cpp:344) [233]  (0.278 ns)
	'add' operation ('add_ln350', patchMaker.cpp:350) [241]  (0.572 ns)
	'select' operation ('select_ln350_1', patchMaker.cpp:350) [245]  (0.278 ns)

 <State 26>: 2.1ns
The critical path consists of the following:
	'add' operation ('add_ln361', patchMaker.cpp:361) [247]  (0.707 ns)
	'sub' operation ('sub_ln361', patchMaker.cpp:361) [252]  (0 ns)
	'add' operation ('add_ln361_1', patchMaker.cpp:361) [255]  (0.797 ns)
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:361) [257]  (0 ns)
	'load' operation ('wp_parameters_load', patchMaker.cpp:361) on array 'wp_parameters' [260]  (0.6 ns)

 <State 27>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load', patchMaker.cpp:361) on array 'wp_parameters' [260]  (0.6 ns)

 <State 28>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:361) [258]  (0 ns)
	'store' operation ('store_ln361', patchMaker.cpp:361) of variable 'wp_parameters_load', patchMaker.cpp:361 on array 'patches_parameters' [261]  (1.65 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
