TimeQuest Timing Analyzer report for DE0_NANO
Thu Feb 23 13:54:34 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; unsaved/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Thu Feb 23 13:54:29 2017 ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc ; OK     ; Thu Feb 23 13:54:29 2017 ;
; DE0_NANO.sdc                                              ; OK     ; Thu Feb 23 13:54:29 2017 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Clock Name                                                                         ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                               ; Targets                                                                                ;
+------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                      ; { altera_reserved_tck }                                                                ;
; CLOCK_50                                                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                      ; { CLOCK_50 }                                                                           ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] }      ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                         ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; 93.49 MHz  ; 93.49 MHz       ; altera_reserved_tck                                                                ;      ;
; 104.93 MHz ; 104.93 MHz      ; CLOCK_50                                                                           ;      ;
; 130.17 MHz ; 130.17 MHz      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 162.65 MHz ; 162.65 MHz      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                         ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.255 ; -291.199      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.397 ; -219.276      ;
; CLOCK_50                                                                           ; 5.235  ; 0.000         ;
; altera_reserved_tck                                                                ; 44.652 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                         ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.289 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.300 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.358 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                      ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.426 ; -276.108      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.232 ; -4.464        ;
; CLOCK_50                                                                           ; 8.040  ; 0.000         ;
; altera_reserved_tck                                                                ; 48.449 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                      ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.003 ; 0.000         ;
; altera_reserved_tck                                                                ; 1.011 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1.129 ; 0.000         ;
; CLOCK_50                                                                           ; 1.289 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                           ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.745  ; 0.000         ;
; CLOCK_50                                                                           ; 9.483  ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.898 ; 0.000         ;
; altera_reserved_tck                                                                ; 49.490 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.277      ;
; -7.250 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.272      ;
; -7.250 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.272      ;
; -7.244 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.266      ;
; -7.239 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.261      ;
; -7.239 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.261      ;
; -7.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.258      ;
; -7.231 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.253      ;
; -7.231 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.253      ;
; -7.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.214      ;
; -7.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.209      ;
; -7.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.209      ;
; -7.177 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.205      ;
; -7.175 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.203      ;
; -7.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.192      ;
; -7.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.198      ;
; -7.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.198      ;
; -7.162 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.184      ;
; -7.159 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.181      ;
; -7.158 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.196      ;
; -7.154 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.192      ;
; -7.152 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.178      ;
; -7.151 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.179      ;
; -7.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.176      ;
; -7.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.176      ;
; -7.149 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.175      ;
; -7.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.175      ;
; -7.146 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.172      ;
; -7.145 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.171      ;
; -7.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.170      ;
; -7.141 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.167      ;
; -7.140 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.168      ;
; -7.139 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.165      ;
; -7.139 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.165      ;
; -7.138 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.164      ;
; -7.136 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.164      ;
; -7.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.161      ;
; -7.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.160      ;
; -7.133 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.159      ;
; -7.133 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.159      ;
; -7.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.160      ;
; -7.131 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.157      ;
; -7.131 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.157      ;
; -7.130 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.156      ;
; -7.128 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.156      ;
; -7.127 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.153      ;
; -7.126 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.152      ;
; -7.125 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.151      ;
; -7.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.135      ;
; -7.108 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.130      ;
; -7.108 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.130      ;
; -7.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.129      ;
; -7.101 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.123      ;
; -7.101 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.133      ;
; -7.096 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 6.130      ;
; -7.096 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.118      ;
; -7.096 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.118      ;
; -7.095 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 6.120      ;
; -7.095 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.117      ;
; -7.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 6.125      ;
; -7.090 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 6.115      ;
; -7.090 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 6.115      ;
; -7.090 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.112      ;
; -7.090 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.112      ;
; -7.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.115      ;
; -7.088 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.116      ;
; -7.087 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.113      ;
; -7.087 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.113      ;
; -7.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.112      ;
; -7.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.112      ;
; -7.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.109      ;
; -7.082 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.108      ;
; -7.081 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 6.107      ;
; -7.072 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.104      ;
; -7.070 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.102      ;
; -7.070 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.102      ;
; -7.069 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 6.103      ;
; -7.069 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.101      ;
; -7.066 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.098      ;
; -7.066 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.098      ;
; -7.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.527     ; 6.099      ;
; -7.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.097      ;
; -7.064 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.096      ;
; -7.061 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.093      ;
; -7.061 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 6.093      ;
; -7.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.086      ;
; -7.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.085      ;
; -7.052 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.080      ;
; -7.052 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 6.080      ;
; -7.040 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 6.076      ;
; -7.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 6.075      ;
; -7.038 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 6.074      ;
; -7.037 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 6.073      ;
; -7.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.057      ;
; -7.034 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 6.070      ;
; -7.033 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 6.069      ;
; -7.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.052      ;
; -7.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.052      ;
; -7.028 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.050      ;
; -7.027 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.539     ; 6.049      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                 ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -5.397 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.682      ;
; -5.397 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.682      ;
; -5.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.681      ;
; -5.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.681      ;
; -5.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.647      ;
; -5.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.647      ;
; -5.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.646      ;
; -5.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.646      ;
; -5.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.595      ;
; -5.310 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.593      ;
; -5.309 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.592      ;
; -5.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.591      ;
; -5.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.565      ;
; -5.281 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.564      ;
; -5.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.560      ;
; -5.275 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.558      ;
; -5.274 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.557      ;
; -5.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.556      ;
; -5.270 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.564      ;
; -5.269 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.563      ;
; -5.269 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.563      ;
; -5.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.559      ;
; -5.247 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.530      ;
; -5.246 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.529      ;
; -5.242 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.527      ;
; -5.241 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.526      ;
; -5.235 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.520      ;
; -5.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.518      ;
; -5.228 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.513      ;
; -5.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.512      ;
; -5.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.512      ;
; -5.223 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.508      ;
; -5.220 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.505      ;
; -5.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.504      ;
; -5.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.504      ;
; -5.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.500      ;
; -5.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.492      ;
; -5.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.491      ;
; -5.200 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.485      ;
; -5.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.483      ;
; -5.171 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.466      ;
; -5.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.465      ;
; -5.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.465      ;
; -5.166 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.461      ;
; -5.163 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.448      ;
; -5.163 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.448      ;
; -5.162 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.447      ;
; -5.162 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.447      ;
; -5.159 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.454      ;
; -5.159 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.454      ;
; -5.158 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.453      ;
; -5.158 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 4.453      ;
; -5.157 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.449      ;
; -5.154 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.446      ;
; -5.153 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.445      ;
; -5.152 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.444      ;
; -5.133 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.425      ;
; -5.133 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.877     ; 4.425      ;
; -5.118 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.416      ;
; -5.118 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.416      ;
; -5.117 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.415      ;
; -5.117 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.415      ;
; -5.115 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.398      ;
; -5.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.395      ;
; -5.111 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.394      ;
; -5.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.393      ;
; -5.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.390      ;
; -5.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.387      ;
; -5.103 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.386      ;
; -5.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.385      ;
; -5.093 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.387      ;
; -5.092 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.386      ;
; -5.092 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.386      ;
; -5.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.374      ;
; -5.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.374      ;
; -5.088 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.382      ;
; -5.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.366      ;
; -5.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.366      ;
; -5.082 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.380      ;
; -5.082 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.380      ;
; -5.081 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.379      ;
; -5.081 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 4.379      ;
; -5.079 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.373      ;
; -5.078 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.361      ;
; -5.076 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.359      ;
; -5.076 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.370      ;
; -5.075 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.358      ;
; -5.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.367      ;
; -5.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.357      ;
; -5.072 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.365      ;
; -5.071 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.364      ;
; -5.070 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.363      ;
; -5.070 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.364      ;
; -5.069 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 4.363      ;
; -5.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.351      ;
; -5.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.348      ;
; -5.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.347      ;
; -5.053 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.876     ; 4.346      ;
; -5.048 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.331      ;
; -5.047 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.330      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.235 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.965      ;
; 5.235 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.965      ;
; 5.235 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.965      ;
; 5.250 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.950      ;
; 5.270 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.930      ;
; 5.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.927      ;
; 5.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.927      ;
; 5.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.927      ;
; 5.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.927      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.719      ;
; 5.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.643      ;
; 5.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.642      ;
; 5.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.636      ;
; 5.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.636      ;
; 5.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.636      ;
; 5.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.627      ;
; 5.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.627      ;
; 5.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.627      ;
; 5.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.614      ;
; 5.596 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.605      ;
; 5.614 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.587      ;
; 5.620 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.581      ;
; 5.620 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.581      ;
; 5.620 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.581      ;
; 5.623 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.578      ;
; 5.642 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.559      ;
; 5.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.522      ; 4.903      ;
; 5.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.522      ; 4.903      ;
; 5.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.526      ; 4.906      ;
; 5.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.528      ;
; 5.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.528      ;
; 5.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.528      ;
; 5.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.532      ;
; 5.673 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.528      ;
; 5.673 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.528      ;
; 5.673 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.528      ;
; 5.673 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.528      ;
; 5.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.523      ;
; 5.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.523      ;
; 5.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.523      ;
; 5.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.523      ;
; 5.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.506      ;
; 5.718 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.479      ;
; 5.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.478      ;
; 5.728 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.473      ;
; 5.728 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.473      ;
; 5.728 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.473      ;
; 5.728 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.473      ;
; 5.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.420      ;
; 5.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.420      ;
; 5.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.420      ;
; 5.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.420      ;
; 5.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.389      ;
; 5.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.389      ;
; 5.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.389      ;
; 5.820 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.381      ;
; 5.820 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.381      ;
; 5.820 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.381      ;
; 5.830 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.367      ;
; 5.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.359      ;
; 5.857 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.340      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.339      ;
; 5.869 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.332      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.330      ;
; 5.899 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.302      ;
; 5.901 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.300      ;
; 5.908 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.293      ;
; 5.910 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.291      ;
; 5.916 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.281      ;
; 5.916 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.281      ;
; 5.916 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.281      ;
; 5.916 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 4.281      ;
; 5.917 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.206      ; 4.284      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.545      ;
; 44.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.295      ;
; 45.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.100      ;
; 45.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.763      ;
; 45.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 4.737      ;
; 45.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.747      ;
; 45.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.741      ;
; 45.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.671      ;
; 45.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.638      ;
; 45.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.529      ;
; 45.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.412      ;
; 45.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.388      ;
; 45.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.350      ;
; 45.877 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 4.298      ;
; 45.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.206      ;
; 46.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.153      ;
; 46.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.987      ;
; 46.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.583      ;
; 46.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.592      ;
; 46.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.308      ;
; 47.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.177      ;
; 47.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.982      ;
; 47.218 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.961      ;
; 47.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.976      ;
; 47.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.923      ;
; 47.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.820      ;
; 47.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.514      ;
; 47.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.418      ;
; 47.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.321      ;
; 47.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.234      ;
; 48.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.075      ;
; 48.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.059      ;
; 48.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.965      ;
; 48.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.946      ;
; 48.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.572      ;
; 49.288 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 0.889      ;
; 92.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.933      ;
; 93.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.915      ;
; 93.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.914      ;
; 93.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.909      ;
; 93.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.879      ;
; 93.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.861      ;
; 93.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.860      ;
; 93.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.855      ;
; 93.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.801      ;
; 93.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.758      ;
; 93.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.747      ;
; 93.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.754      ;
; 93.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.748      ;
; 93.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.746      ;
; 93.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.745      ;
; 93.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.744      ;
; 93.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.741      ;
; 93.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.734      ;
; 93.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.730      ;
; 93.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.726      ;
; 93.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.704      ;
; 93.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.700      ;
; 93.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.694      ;
; 93.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.692      ;
; 93.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.691      ;
; 93.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.690      ;
; 93.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.687      ;
; 93.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.680      ;
; 93.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.676      ;
; 93.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.672      ;
; 93.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.644      ;
; 93.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.641      ;
; 93.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.640      ;
; 93.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.640      ;
; 93.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.640      ;
; 93.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.639      ;
; 93.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.639      ;
; 93.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.638      ;
; 93.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.635      ;
; 93.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.634      ;
; 93.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.630      ;
; 93.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.629      ;
; 93.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.590      ;
; 93.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.587      ;
; 93.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.587      ;
; 93.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.586      ;
; 93.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.586      ;
; 93.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.586      ;
; 93.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.585      ;
; 93.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.585      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.584      ;
; 93.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.581      ;
; 93.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.580      ;
; 93.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.576      ;
; 93.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.575      ;
; 93.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.544      ;
; 93.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.544      ;
; 93.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.540      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.490      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.490      ;
; 93.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.486      ;
; 93.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.468      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.857      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.864      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.867      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.867      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.869      ;
; 0.298 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.866      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.871      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.873      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.870      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.874      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.874      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.875      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.876      ;
; 0.306 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.878      ;
; 0.306 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.878      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.878      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.878      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.879      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.875      ;
; 0.308 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.876      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.880      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.880      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.880      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.882      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.879      ;
; 0.310 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.887      ;
; 0.311 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.312 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.879      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.881      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.885      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.882      ;
; 0.315 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.882      ;
; 0.315 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.884      ;
; 0.316 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.885      ;
; 0.317 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.885      ;
; 0.318 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.895      ;
; 0.319 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.888      ;
; 0.321 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.889      ;
; 0.321 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.893      ;
; 0.321 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.890      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.915      ;
; 0.325 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.893      ;
; 0.326 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.893      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.900      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.901      ;
; 0.332 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.901      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.906      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.902      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.921      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.907      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.908      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.916      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.905      ;
; 0.341 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.908      ;
; 0.342 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.909      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.909      ;
; 0.348 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.912      ;
; 0.351 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.918      ;
; 0.355 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.922      ;
; 0.355 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                    ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.300 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.869      ;
; 0.310 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.875      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[10]                                                                                                                                                         ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.881      ;
; 0.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.895      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.906      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.906      ;
; 0.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.912      ;
; 0.352 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.918      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.937      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.381 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.392 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.401 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.404 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.406 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.406 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.594      ;
; 0.371 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.604      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.693      ;
; 0.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.736      ;
; 0.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.738      ;
; 0.513 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.746      ;
; 0.517 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.532 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.793      ;
; 0.544 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.547 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.785      ;
; 0.554 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.554 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.790      ;
; 0.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.559 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.560 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.794      ;
; 0.561 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.795      ;
; 0.561 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.795      ;
; 0.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.799      ;
; 0.566 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.800      ;
; 0.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.804      ;
; 0.572 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.806      ;
; 0.584 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.818      ;
; 0.593 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.826      ;
; 0.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.213      ;
; 0.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.215      ;
; 0.685 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.919      ;
; 0.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.934      ;
; 0.704 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.937      ;
; 0.706 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.939      ;
; 0.709 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.942      ;
; 0.710 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.943      ;
; 0.713 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.946      ;
; 0.718 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.951      ;
; 0.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.953      ;
; 0.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.904      ;
; 0.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.956      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.907      ;
; 0.725 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.592      ;
; 0.726 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.594      ;
; 0.730 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.597      ;
; 0.732 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.599      ;
; 0.734 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.917      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.926      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.962      ;
; 0.744 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[1]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.795 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.028      ;
; 0.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.035      ;
; 0.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 1.067      ;
; 0.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 1.069      ;
; 0.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.052      ;
; 0.825 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.029      ;
; 0.827 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.060      ;
; 0.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.832 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.066      ;
; 0.834 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.067      ;
; 0.835 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.069      ;
; 0.836 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.070      ;
; 0.836 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.069      ;
; 0.836 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.069      ;
; 0.838 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.071      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.078      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.846 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.851 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.851 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.365 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.598      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 2.699      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 2.699      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.290     ; 2.697      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.283     ; 2.703      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 2.697      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 2.697      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.292     ; 2.694      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 2.697      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.292     ; 2.694      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.280     ; 2.706      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.280     ; 2.706      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.280     ; 2.706      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.280     ; 2.706      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.280     ; 2.706      ;
; -3.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.280     ; 2.706      ;
; -3.424 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 2.696      ;
; -3.424 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 2.696      ;
; -3.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.971     ; 2.694      ;
; -3.093 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.953     ; 2.701      ;
; -3.087 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.941     ; 2.707      ;
; -3.087 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.935     ; 2.713      ;
; -3.087 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.935     ; 2.713      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.710      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.705      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.705      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.705      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.936     ; 2.711      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.705      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.705      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.929     ; 2.718      ;
; -3.086 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.705      ;
; -3.085 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.938     ; 2.708      ;
; -3.075 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.699      ;
; -3.075 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.938     ; 2.698      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.936     ; 2.699      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.936     ; 2.699      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.942     ; 2.693      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.936     ; 2.699      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.936     ; 2.699      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.929     ; 2.706      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.929     ; 2.706      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.936     ; 2.699      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.932     ; 2.703      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.943     ; 2.692      ;
; -3.074 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.934     ; 2.701      ;
; -3.073 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.938     ; 2.696      ;
; -3.073 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.938     ; 2.696      ;
; -3.073 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.938     ; 2.696      ;
; -3.073 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.938     ; 2.696      ;
; -3.073 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.937     ; 2.697      ;
; -3.066 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.927     ; 2.700      ;
; -3.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 2.701      ;
; -3.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 2.701      ;
; -3.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 2.701      ;
; -3.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 2.701      ;
; -3.065 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.925     ; 2.701      ;
; -3.062 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.721      ;
; -3.056 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 2.701      ;
; -3.056 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 2.701      ;
; -3.046 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 2.693      ;
; -3.004 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.283     ; 2.282      ;
; -2.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.931     ; 2.489      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.002 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.423      ;
; 28.071 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 2.161      ;
; 28.071 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 2.161      ;
; 28.071 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 2.161      ;
; 28.071 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 2.356      ;
; 28.071 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 2.356      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.232 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 1.527      ;
; -2.232 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 1.527      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.336  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.481     ; 3.062      ;
; 5.401  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 3.099      ;
; 5.492  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.732     ; 2.721      ;
; 5.492  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.732     ; 2.721      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.710      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.495  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.496  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.740     ; 2.709      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.743     ; 2.694      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.744     ; 2.693      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.750     ; 2.687      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.750     ; 2.687      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 2.688      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.750     ; 2.687      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 2.688      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 2.688      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.750     ; 2.687      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.749     ; 2.688      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.750     ; 2.687      ;
; 5.508  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.734     ; 2.703      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.040  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.743      ; 2.698      ;
; 8.040  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.743      ; 2.698      ;
; 15.701 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.675     ; 3.619      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.205 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 3.926      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[4]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[5]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[8]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[9]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[10]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[11]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[12]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.274 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[13]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[14]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[15]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[16]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[17]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[18]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[19]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[20]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[21]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[22]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[23]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[24]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.276 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[25]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.619      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[18]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[17]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[16]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.327 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|delayed_unxcounter_is_zeroxx0                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.563      ;
; 16.334 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.562      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[23]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[27]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[11]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[26]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[10]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[9]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[25]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[8]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[24]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[22]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[21]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.553      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.553      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.553      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.553      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.553      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[10]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.553      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[2]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[6]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[10]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[3]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[4]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[5]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[6]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[9]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[10]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.554      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[7]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.556      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[28]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[29]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[30]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[31]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[27]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[26]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[25]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[24]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[23]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[22]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[21]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[20]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
; 16.342 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.557      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.740      ;
; 48.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.740      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.365      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.367      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.368      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.353      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.353      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.353      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.353      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.353      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.353      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.354      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.360      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.357      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.357      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.357      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.357      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.357      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.357      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.352      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.352      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.352      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.352      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.352      ;
; 96.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.352      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.360      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.589      ;
; 1.171 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.390      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.751      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.764      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.689      ;
; 1.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.729      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.484      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.721      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.751      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.764      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.764      ;
; 1.653 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.133      ;
; 1.653 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.133      ;
; 1.653 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.133      ;
; 1.653 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.133      ;
; 1.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.172      ;
; 1.683 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.155      ;
; 1.683 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.155      ;
; 1.683 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.155      ;
; 1.683 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 2.155      ;
; 1.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.195      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.218      ;
; 1.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 2.258      ;
; 1.792 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.007      ;
; 1.792 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.007      ;
; 1.792 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.007      ;
; 2.481 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.432     ; 2.295      ;
; 2.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.799     ; 2.084      ;
; 2.693 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.414     ; 2.525      ;
; 2.702 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.402     ; 2.546      ;
; 2.703 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.417     ; 2.532      ;
; 2.703 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.417     ; 2.532      ;
; 2.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.427     ; 2.533      ;
; 2.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.427     ; 2.533      ;
; 2.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.427     ; 2.533      ;
; 2.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.427     ; 2.533      ;
; 2.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.427     ; 2.533      ;
; 2.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.428     ; 2.532      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
; 2.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.443     ; 2.525      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.230      ;
; 1.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.255      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.260      ;
; 1.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.301      ;
; 1.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.301      ;
; 1.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.301      ;
; 1.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.301      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.555      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.555      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.555      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.555      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.555      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.557      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.557      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.557      ;
; 1.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.699      ;
; 1.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.699      ;
; 1.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.699      ;
; 1.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.699      ;
; 1.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.699      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.717      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.727      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.770      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.777      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.270      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.144      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.144      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.144      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.144      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.144      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.144      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.143      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 1.129 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.047     ; 1.390      ;
; 1.129 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.047     ; 1.390      ;
; 1.143 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.731      ;
; 1.143 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.731      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.731      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.731      ;
; 1.612 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.829      ;
; 1.612 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.829      ;
; 1.612 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.829      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.972      ;
; 1.783 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.000      ;
; 1.783 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.000      ;
; 1.783 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.000      ;
; 1.783 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.000      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.083      ;
; 1.996 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.212      ;
; 1.996 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.212      ;
; 1.996 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.212      ;
; 1.996 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.212      ;
; 1.996 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.212      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.217      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.235      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 2.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.264      ;
; 3.096 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 2.084      ;
; 3.096 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 2.084      ;
; 3.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.911     ; 2.525      ;
; 3.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.529      ;
; 3.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 2.529      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.919     ; 2.519      ;
; 3.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 2.525      ;
; 3.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 2.525      ;
; 3.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 2.525      ;
; 3.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 2.525      ;
; 3.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.277     ; 2.526      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.289 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.520      ;
; 1.289 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.520      ;
; 1.289 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.520      ;
; 1.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.037      ;
; 1.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.037      ;
; 1.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.037      ;
; 1.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.037      ;
; 1.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.037      ;
; 1.461 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.713      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.744      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.511 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.762      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.652      ; 2.529      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.652      ; 2.529      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.653      ; 2.530      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.652      ; 2.529      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.652      ; 2.529      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.652      ; 2.529      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.654      ; 2.531      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.652      ; 2.529      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 2.526      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 2.535      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.651      ; 2.530      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 2.535      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 2.535      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
; 1.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 2.534      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 189
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.762
Worst Case Available Settling Time: 7.988 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                         ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; 106.61 MHz ; 106.61 MHz      ; altera_reserved_tck                                                                ;      ;
; 116.39 MHz ; 116.39 MHz      ; CLOCK_50                                                                           ;      ;
; 142.78 MHz ; 142.78 MHz      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 180.77 MHz ; 180.77 MHz      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                          ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.425 ; -256.259      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -4.815 ; -194.246      ;
; CLOCK_50                                                                           ; 5.704  ; 0.000         ;
; altera_reserved_tck                                                                ; 45.310 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                          ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.287 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.291 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.299 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.311 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                       ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.972 ; -238.818      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -1.966 ; -3.932        ;
; CLOCK_50                                                                           ; 8.269  ; 0.000         ;
; altera_reserved_tck                                                                ; 48.671 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                       ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                ; 0.909 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.915 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.989 ; 0.000         ;
; CLOCK_50                                                                           ; 1.173 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                            ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.743  ; 0.000         ;
; CLOCK_50                                                                           ; 9.485  ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.891 ; 0.000         ;
; altera_reserved_tck                                                                ; 49.441 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.425 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.641      ;
; -6.421 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.637      ;
; -6.421 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.637      ;
; -6.381 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.597      ;
; -6.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.593      ;
; -6.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.593      ;
; -6.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.592      ;
; -6.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.588      ;
; -6.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.588      ;
; -6.370 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.586      ;
; -6.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.573      ;
; -6.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.569      ;
; -6.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.569      ;
; -6.333 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.549      ;
; -6.329 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.545      ;
; -6.329 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.545      ;
; -6.328 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.549      ;
; -6.327 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.548      ;
; -6.326 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.547      ;
; -6.326 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.547      ;
; -6.326 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.542      ;
; -6.323 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.546      ;
; -6.322 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.543      ;
; -6.322 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.543      ;
; -6.321 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.542      ;
; -6.321 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.537      ;
; -6.319 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.542      ;
; -6.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.529      ;
; -6.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.507      ;
; -6.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.505      ;
; -6.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.517      ;
; -6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.504      ;
; -6.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.503      ;
; -6.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.503      ;
; -6.280 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.513      ;
; -6.279 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.502      ;
; -6.279 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.500      ;
; -6.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.499      ;
; -6.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.499      ;
; -6.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.499      ;
; -6.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.494      ;
; -6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.498      ;
; -6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.498      ;
; -6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.498      ;
; -6.274 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.497      ;
; -6.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.494      ;
; -6.273 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.494      ;
; -6.272 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.493      ;
; -6.270 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.493      ;
; -6.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 5.497      ;
; -6.264 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.480      ;
; -6.263 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 5.492      ;
; -6.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.478      ;
; -6.260 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.476      ;
; -6.260 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.476      ;
; -6.258 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.474      ;
; -6.258 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.474      ;
; -6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 5.481      ;
; -6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.471      ;
; -6.254 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.481      ;
; -6.253 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.480      ;
; -6.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.479      ;
; -6.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.479      ;
; -6.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 5.478      ;
; -6.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 5.477      ;
; -6.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.335     ; 5.477      ;
; -6.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.467      ;
; -6.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.467      ;
; -6.248 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.475      ;
; -6.248 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.475      ;
; -6.247 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.334     ; 5.474      ;
; -6.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.457      ;
; -6.235 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.456      ;
; -6.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.455      ;
; -6.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.455      ;
; -6.231 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.454      ;
; -6.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.451      ;
; -6.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.451      ;
; -6.229 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.450      ;
; -6.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 5.456      ;
; -6.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 5.450      ;
; -6.223 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 5.452      ;
; -6.222 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.342     ; 5.441      ;
; -6.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.441      ;
; -6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.342     ; 5.437      ;
; -6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.342     ; 5.437      ;
; -6.209 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.430      ;
; -6.209 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.425      ;
; -6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.423      ;
; -6.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.340     ; 5.427      ;
; -6.200 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.422      ;
; -6.200 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.416      ;
; -6.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.418      ;
; -6.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.418      ;
; -6.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.412      ;
; -6.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.417      ;
; -6.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 5.422      ;
; -6.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.408      ;
; -6.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.345     ; 5.408      ;
; -6.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 5.414      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                 ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -4.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.208      ;
; -4.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.208      ;
; -4.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.208      ;
; -4.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.208      ;
; -4.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.173      ;
; -4.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.173      ;
; -4.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.173      ;
; -4.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.173      ;
; -4.740 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.133      ;
; -4.737 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.130      ;
; -4.737 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.130      ;
; -4.737 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.130      ;
; -4.715 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.107      ;
; -4.715 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.107      ;
; -4.705 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.098      ;
; -4.702 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.095      ;
; -4.702 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.095      ;
; -4.702 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.095      ;
; -4.680 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.072      ;
; -4.680 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 4.072      ;
; -4.674 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.068      ;
; -4.672 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.066      ;
; -4.670 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.064      ;
; -4.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.061      ;
; -4.639 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.033      ;
; -4.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.031      ;
; -4.635 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.029      ;
; -4.632 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 4.026      ;
; -4.619 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.012      ;
; -4.619 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.012      ;
; -4.619 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.012      ;
; -4.619 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 4.012      ;
; -4.608 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 4.010      ;
; -4.607 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 4.009      ;
; -4.606 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 4.008      ;
; -4.603 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 4.005      ;
; -4.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.975      ;
; -4.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.975      ;
; -4.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.975      ;
; -4.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.975      ;
; -4.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.966      ;
; -4.572 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.965      ;
; -4.571 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.964      ;
; -4.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.963      ;
; -4.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.962      ;
; -4.568 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.961      ;
; -4.568 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.961      ;
; -4.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.958      ;
; -4.544 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.937      ;
; -4.541 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.934      ;
; -4.541 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.934      ;
; -4.541 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.934      ;
; -4.536 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.938      ;
; -4.532 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.934      ;
; -4.531 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.933      ;
; -4.530 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.932      ;
; -4.529 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.934      ;
; -4.529 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.934      ;
; -4.529 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.934      ;
; -4.529 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.934      ;
; -4.522 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.924      ;
; -4.521 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.923      ;
; -4.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.922      ;
; -4.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.911      ;
; -4.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.911      ;
; -4.517 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.919      ;
; -4.501 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.894      ;
; -4.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 3.900      ;
; -4.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.904      ;
; -4.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.904      ;
; -4.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.904      ;
; -4.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 3.904      ;
; -4.498 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.900      ;
; -4.498 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 3.899      ;
; -4.498 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.891      ;
; -4.497 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.890      ;
; -4.496 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.889      ;
; -4.495 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.897      ;
; -4.495 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.897      ;
; -4.495 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.897      ;
; -4.495 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.888      ;
; -4.494 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.887      ;
; -4.493 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.886      ;
; -4.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.885      ;
; -4.478 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.872      ;
; -4.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.870      ;
; -4.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.868      ;
; -4.473 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 3.874      ;
; -4.473 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.768     ; 3.874      ;
; -4.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.874      ;
; -4.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.874      ;
; -4.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.874      ;
; -4.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.874      ;
; -4.471 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.865      ;
; -4.464 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.856      ;
; -4.463 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.855      ;
; -4.461 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.853      ;
; -4.460 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.852      ;
; -4.455 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.857      ;
; -4.455 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 3.857      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.704 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.495      ;
; 5.705 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.494      ;
; 5.705 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.494      ;
; 5.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.479      ;
; 5.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.458      ;
; 5.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.458      ;
; 5.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.458      ;
; 5.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.458      ;
; 5.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.458      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.272      ;
; 6.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.199      ;
; 6.001 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.198      ;
; 6.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.146      ;
; 6.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.145      ;
; 6.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.145      ;
; 6.059 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.141      ;
; 6.059 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.141      ;
; 6.060 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.140      ;
; 6.070 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.130      ;
; 6.076 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.124      ;
; 6.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.109      ;
; 6.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.109      ;
; 6.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.109      ;
; 6.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.109      ;
; 6.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.109      ;
; 6.096 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.498      ; 4.422      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 4.418      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 4.418      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.103      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.103      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.103      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.103      ;
; 6.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.103      ;
; 6.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.088      ;
; 6.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.088      ;
; 6.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.087      ;
; 6.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.068      ;
; 6.145 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.051      ;
; 6.145 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.051      ;
; 6.146 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.050      ;
; 6.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.204      ; 4.049      ;
; 6.153 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.047      ;
; 6.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.031      ;
; 6.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.010      ;
; 6.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.002      ;
; 6.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.002      ;
; 6.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.002      ;
; 6.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 4.002      ;
; 6.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.966      ;
; 6.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.966      ;
; 6.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.966      ;
; 6.230 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.966      ;
; 6.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.931      ;
; 6.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.931      ;
; 6.266 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.930      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.277 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.923      ;
; 6.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.922      ;
; 6.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.922      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.917      ;
; 6.285 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.911      ;
; 6.293 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.907      ;
; 6.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.890      ;
; 6.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.886      ;
; 6.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.886      ;
; 6.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.886      ;
; 6.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.886      ;
; 6.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.886      ;
; 6.350 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.205      ; 3.850      ;
; 6.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.845      ;
; 6.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.845      ;
; 6.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.845      ;
; 6.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 3.845      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.935      ;
; 45.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.709      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.535      ;
; 45.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.322      ;
; 45.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.303      ;
; 46.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.215      ;
; 46.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.220      ;
; 46.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.216      ;
; 46.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.145      ;
; 46.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.049      ;
; 46.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.918      ;
; 46.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.915      ;
; 46.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.913      ;
; 46.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.848      ;
; 46.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.802      ;
; 46.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.693      ;
; 46.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.565      ;
; 47.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.204      ;
; 47.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.198      ;
; 47.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.962      ;
; 47.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.829      ;
; 47.569 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.661      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.663      ;
; 47.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.663      ;
; 47.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.615      ;
; 47.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.547      ;
; 47.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.237      ;
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.151      ;
; 48.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.080      ;
; 48.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.986      ;
; 48.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.849      ;
; 48.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.831      ;
; 48.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.741      ;
; 48.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.733      ;
; 48.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.396      ;
; 49.434 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 0.789      ;
; 93.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.249      ;
; 93.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.236      ;
; 93.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.245      ;
; 93.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.242      ;
; 93.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.191      ;
; 93.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.178      ;
; 93.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.187      ;
; 93.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.184      ;
; 93.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.118      ;
; 93.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.101      ;
; 93.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.101      ;
; 93.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.099      ;
; 93.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.098      ;
; 93.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.092      ;
; 93.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.092      ;
; 93.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.088      ;
; 93.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.087      ;
; 93.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.083      ;
; 93.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.080      ;
; 93.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.060      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.043      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.043      ;
; 93.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.041      ;
; 93.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.040      ;
; 93.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.034      ;
; 93.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.034      ;
; 93.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.030      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.029      ;
; 93.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.025      ;
; 93.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.022      ;
; 93.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.004      ;
; 93.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.004      ;
; 93.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.003      ;
; 93.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.003      ;
; 93.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.003      ;
; 93.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.002      ;
; 93.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.001      ;
; 93.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.997      ;
; 93.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.995      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.993      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.993      ;
; 93.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.992      ;
; 93.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.985      ;
; 93.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.946      ;
; 93.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.946      ;
; 93.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.945      ;
; 93.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.945      ;
; 93.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.945      ;
; 93.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.944      ;
; 93.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.943      ;
; 93.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.939      ;
; 93.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.937      ;
; 93.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.935      ;
; 93.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.935      ;
; 93.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.934      ;
; 93.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.927      ;
; 94.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.909      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.908      ;
; 94.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.905      ;
; 94.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.864      ;
; 94.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.851      ;
; 94.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.850      ;
; 94.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.847      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.853      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.800      ;
; 0.287 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.797      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.798      ;
; 0.291 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.801      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.807      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.808      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.809      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.809      ;
; 0.296 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.806      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.810      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.809      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.810      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.810      ;
; 0.298 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                                                                                                                        ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.812      ;
; 0.299 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                                                        ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.809      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.811      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.810      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.816      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.816      ;
; 0.303 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.812      ;
; 0.303 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.812      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.816      ;
; 0.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 0.820      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.818      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.818      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.821      ;
; 0.307 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.817      ;
; 0.307 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                        ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.821      ;
; 0.308 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                        ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.819      ;
; 0.310 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                     ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 0.827      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                        ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.820      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 0.846      ;
; 0.311 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|read                                                                                                         ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|read                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                             ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                              ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|write                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|write                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                        ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                     ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                  ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.291 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.802      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[10]                                                                                                                                                         ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.808      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.322 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.828      ;
; 0.328 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.834      ;
; 0.330 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.836      ;
; 0.330 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.530      ;
; 0.332 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.337 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.846      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.842      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.346 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.544      ;
; 0.349 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.864      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.360 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.360 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.560      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.364 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.326 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.348 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.421 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.620      ;
; 0.452 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.664      ;
; 0.454 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.665      ;
; 0.455 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.667      ;
; 0.466 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.470 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.682      ;
; 0.478 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.717      ;
; 0.487 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.699      ;
; 0.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.704      ;
; 0.493 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.705      ;
; 0.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.712      ;
; 0.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.714      ;
; 0.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.507 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.719      ;
; 0.508 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.720      ;
; 0.512 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.724      ;
; 0.513 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.725      ;
; 0.523 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.735      ;
; 0.535 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.745      ;
; 0.614 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.109      ;
; 0.615 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.110      ;
; 0.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.840      ;
; 0.640 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.851      ;
; 0.640 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.850      ;
; 0.645 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.855      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.856      ;
; 0.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.857      ;
; 0.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.858      ;
; 0.649 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.859      ;
; 0.653 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.536      ;
; 0.655 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.538      ;
; 0.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.866      ;
; 0.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.540      ;
; 0.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.869      ;
; 0.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.544      ;
; 0.672 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.870      ;
; 0.677 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.007     ; 0.839      ;
; 0.681 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.007     ; 0.843      ;
; 0.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.891      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.894      ;
; 0.693 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.007     ; 0.855      ;
; 0.695 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[1]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.903      ;
; 0.698 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.007     ; 0.860      ;
; 0.713 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.952      ;
; 0.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.959      ;
; 0.723 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.936      ;
; 0.730 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.943      ;
; 0.731 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.943      ;
; 0.736 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.920      ;
; 0.737 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.949      ;
; 0.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.741 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.747 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.959      ;
; 0.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.959      ;
; 0.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.750 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.961      ;
; 0.753 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.753 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.756 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.756 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.969      ;
; 0.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.968      ;
; 0.758 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.760 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.971      ;
; 0.761 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.972      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.326 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.330 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.543      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.972 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.134     ; 2.399      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.138     ; 2.394      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.138     ; 2.394      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.131     ; 2.401      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.131     ; 2.401      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.131     ; 2.401      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.131     ; 2.401      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.131     ; 2.401      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.131     ; 2.401      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.971 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.140     ; 2.392      ;
; -2.970 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.142     ; 2.389      ;
; -2.970 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.142     ; 2.389      ;
; -2.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.139     ; 2.391      ;
; -2.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.139     ; 2.391      ;
; -2.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.858     ; 2.390      ;
; -2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.840     ; 2.396      ;
; -2.665 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.828     ; 2.398      ;
; -2.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.393      ;
; -2.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.393      ;
; -2.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.393      ;
; -2.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.831     ; 2.393      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.398      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.824     ; 2.399      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.393      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.393      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.817     ; 2.406      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.400      ;
; -2.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.400      ;
; -2.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.826     ; 2.396      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.830     ; 2.389      ;
; -2.658 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.822     ; 2.397      ;
; -2.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.395      ;
; -2.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.393      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.394      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.394      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.394      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.394      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.823     ; 2.394      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.392      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.392      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.392      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.392      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.825     ; 2.392      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.819     ; 2.398      ;
; -2.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.829     ; 2.388      ;
; -2.655 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.815     ; 2.401      ;
; -2.655 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.815     ; 2.401      ;
; -2.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.813     ; 2.396      ;
; -2.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.813     ; 2.396      ;
; -2.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.813     ; 2.396      ;
; -2.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.813     ; 2.396      ;
; -2.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.813     ; 2.396      ;
; -2.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.813     ; 2.395      ;
; -2.640 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.805     ; 2.396      ;
; -2.640 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.805     ; 2.396      ;
; -2.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.790     ; 2.408      ;
; -2.632 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.804     ; 2.389      ;
; -2.612 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.134     ; 2.039      ;
; -2.496 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.818     ; 2.239      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.219 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.190      ;
; 28.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.127      ;
; 28.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.127      ;
; 28.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.127      ;
; 28.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.127      ;
; 28.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.059     ; 1.940      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.966 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.370      ;
; -1.966 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.370      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.852  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.305     ; 2.731      ;
; 5.917  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.303     ; 2.750      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.533     ; 2.401      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.535     ; 2.399      ;
; 6.011  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.400      ;
; 6.012  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.524     ; 2.409      ;
; 6.012  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.524     ; 2.409      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.390      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.534     ; 2.390      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 2.388      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 2.388      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 2.388      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 2.388      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 2.388      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 2.383      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 2.383      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 2.383      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 2.383      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.538     ; 2.386      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.525     ; 2.399      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 2.383      ;
; 6.021  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 2.383      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.269  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.668      ; 2.394      ;
; 8.269  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.668      ; 2.394      ;
; 16.185 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.585     ; 3.225      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.608 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 3.499      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[4]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[5]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[8]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[9]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[10]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[11]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[12]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.678 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[13]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[14]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[15]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[16]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[17]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[18]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[19]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[20]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[21]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[22]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[23]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[24]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.680 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[25]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.225      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[18]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[17]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[16]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.717 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|delayed_unxcounter_is_zeroxx0                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.183      ;
; 16.723 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.183      ;
; 16.728 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.174      ;
; 16.728 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.174      ;
; 16.728 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.174      ;
; 16.728 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.174      ;
; 16.728 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.174      ;
; 16.728 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[10]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.174      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.170      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.170      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.173      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.173      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.173      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.170      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.170      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.170      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[28]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[29]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[30]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[31]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[27]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[26]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[25]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[24]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[23]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[22]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[21]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[20]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[18]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[17]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.729 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[16]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.178      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.192      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.192      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.192      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.168      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.168      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.168      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.168      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.168      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[23]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[22]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[21]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.177      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.175      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[2]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.175      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.175      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.175      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[6]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.175      ;
; 16.730 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[8]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.175      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.560      ;
; 48.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.560      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.995      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.994      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.995      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.995      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.995      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.995      ;
; 96.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.995      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.999      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.990      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.990      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.990      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.990      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.990      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.996      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.996      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.000      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.987      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.987      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.987      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.987      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.987      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.987      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.988      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.991      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.991      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.991      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.991      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.991      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.991      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.989      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.989      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.989      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.989      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.989      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.989      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.998      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.998      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.998      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.998      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.998      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.998      ;
; 96.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.995      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.109      ;
; 0.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.137      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.138      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.138      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.138      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.179      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.179      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.179      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.179      ;
; 1.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.374      ;
; 1.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.374      ;
; 1.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.374      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.408      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.408      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.408      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.408      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.408      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.413      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.413      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.413      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.409      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.551      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.551      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.551      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.551      ;
; 1.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.551      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.564      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.573      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.618      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.627      ;
; 1.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.074      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.821      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.821      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.821      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.821      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.821      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.821      ;
; 2.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.820      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.915 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.443      ;
; 1.052 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.251      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.083 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.605      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.518      ;
; 1.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.557      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.612      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.352      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.572      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.605      ;
; 1.420 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.612      ;
; 1.420 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.612      ;
; 1.475 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.902      ;
; 1.475 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.902      ;
; 1.475 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.902      ;
; 1.475 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.902      ;
; 1.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.941      ;
; 1.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.937      ;
; 1.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.937      ;
; 1.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.937      ;
; 1.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.937      ;
; 1.528 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.976      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.570 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.986      ;
; 1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 2.025      ;
; 1.628 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.823      ;
; 1.628 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.823      ;
; 1.628 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.823      ;
; 2.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.377     ; 2.077      ;
; 2.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.706     ; 1.895      ;
; 2.388 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.362     ; 2.259      ;
; 2.393 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.348     ; 2.278      ;
; 2.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.363     ; 2.266      ;
; 2.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.363     ; 2.266      ;
; 2.404 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.372     ; 2.265      ;
; 2.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.372     ; 2.266      ;
; 2.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.372     ; 2.266      ;
; 2.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.372     ; 2.266      ;
; 2.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.372     ; 2.266      ;
; 2.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.372     ; 2.266      ;
; 2.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.374     ; 2.271      ;
; 2.412 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.374     ; 2.271      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.382     ; 2.264      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.382     ; 2.264      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.382     ; 2.264      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.382     ; 2.264      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.382     ; 2.264      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.384     ; 2.262      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.384     ; 2.262      ;
; 2.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.384     ; 2.262      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.989 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.033     ; 1.251      ;
; 0.989 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.033     ; 1.251      ;
; 1.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.583      ;
; 1.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.583      ;
; 1.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.583      ;
; 1.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.583      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.670      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.670      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.670      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.633 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.829      ;
; 1.633 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.829      ;
; 1.633 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.829      ;
; 1.633 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.829      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.700 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.898      ;
; 1.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.001      ;
; 1.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.001      ;
; 1.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.001      ;
; 1.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.001      ;
; 1.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.001      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.018      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.837 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 1.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.059      ;
; 2.764 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.895      ;
; 2.764 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.895      ;
; 2.809 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.794     ; 2.259      ;
; 2.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.792     ; 2.262      ;
; 2.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.792     ; 2.262      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 2.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 2.253      ;
; 3.136 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 2.260      ;
; 3.136 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 2.260      ;
; 3.137 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.120     ; 2.261      ;
; 3.137 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.122     ; 2.259      ;
; 3.137 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.122     ; 2.259      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.173 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.382      ;
; 1.173 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.382      ;
; 1.173 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.382      ;
; 1.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.861      ;
; 1.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.861      ;
; 1.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.861      ;
; 1.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.861      ;
; 1.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.861      ;
; 1.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.571      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.369 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.593      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 2.265      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 2.265      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 2.265      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 2.265      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 2.265      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.564      ; 2.264      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 2.263      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.567      ; 2.267      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
; 1.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.568      ; 2.268      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 189
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.762
Worst Case Available Settling Time: 8.149 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                          ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.886 ; -154.523      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.984 ; -120.672      ;
; CLOCK_50                                                                           ; 7.663  ; 0.000         ;
; altera_reserved_tck                                                                ; 47.173 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                          ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.137 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.142 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.186 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                       ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.769 ; -142.008      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -1.231 ; -2.462        ;
; CLOCK_50                                                                           ; 9.267  ; 0.000         ;
; altera_reserved_tck                                                                ; 49.416 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                       ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.550 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.559 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.574 ; 0.000         ;
; CLOCK_50                                                                           ; 0.697 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                            ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.751  ; 0.000         ;
; CLOCK_50                                                                           ; 9.200  ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.903 ; 0.000         ;
; altera_reserved_tck                                                                ; 49.294 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.886 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 3.532      ;
; -3.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 3.529      ;
; -3.867 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.499      ;
; -3.867 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.499      ;
; -3.866 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.498      ;
; -3.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.497      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.488      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.488      ;
; -3.857 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.487      ;
; -3.850 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 3.491      ;
; -3.849 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.479      ;
; -3.849 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.479      ;
; -3.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.478      ;
; -3.834 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.466      ;
; -3.834 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.466      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.465      ;
; -3.823 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.453      ;
; -3.820 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 3.457      ;
; -3.818 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 3.455      ;
; -3.816 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 3.461      ;
; -3.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 3.460      ;
; -3.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 3.460      ;
; -3.811 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 3.456      ;
; -3.811 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 3.456      ;
; -3.811 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.446      ;
; -3.809 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.439      ;
; -3.809 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.444      ;
; -3.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.443      ;
; -3.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.443      ;
; -3.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.443      ;
; -3.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 3.442      ;
; -3.808 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 3.442      ;
; -3.807 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 3.452      ;
; -3.807 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 3.441      ;
; -3.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.437      ;
; -3.800 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.435      ;
; -3.800 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.435      ;
; -3.798 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.433      ;
; -3.797 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.432      ;
; -3.797 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.432      ;
; -3.797 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.432      ;
; -3.796 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.431      ;
; -3.796 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.431      ;
; -3.796 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 3.437      ;
; -3.796 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 3.437      ;
; -3.796 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 3.437      ;
; -3.794 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.432      ;
; -3.794 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.432      ;
; -3.793 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.431      ;
; -3.791 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.424      ;
; -3.790 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.422      ;
; -3.789 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.422      ;
; -3.788 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.421      ;
; -3.788 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.421      ;
; -3.788 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.421      ;
; -3.787 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 3.424      ;
; -3.787 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.420      ;
; -3.787 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.420      ;
; -3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.417      ;
; -3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.417      ;
; -3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 3.422      ;
; -3.784 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.416      ;
; -3.783 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.413      ;
; -3.782 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 3.422      ;
; -3.782 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.415      ;
; -3.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX1[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.418      ;
; -3.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.410      ;
; -3.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.410      ;
; -3.780 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.413      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 3.419      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.417      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.417      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.409      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.412      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.412      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.412      ;
; -3.778 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.416      ;
; -3.778 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.411      ;
; -3.778 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 3.411      ;
; -3.772 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.402      ;
; -3.772 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.402      ;
; -3.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.923     ; 3.401      ;
; -3.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.402      ;
; -3.765 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.400      ;
; -3.764 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.399      ;
; -3.764 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.399      ;
; -3.764 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.399      ;
; -3.763 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.398      ;
; -3.763 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 3.398      ;
; -3.762 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 3.405      ;
; -3.761 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 3.400      ;
; -3.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.397      ;
; -3.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.397      ;
; -3.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 3.402      ;
; -3.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 3.398      ;
; -3.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY4[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 3.389      ;
; -3.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.395      ;
; -3.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.395      ;
; -3.756 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 3.394      ;
; -3.747 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 3.390      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                 ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.594      ;
; -2.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.594      ;
; -2.983 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.593      ;
; -2.983 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.593      ;
; -2.976 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.592      ;
; -2.976 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.592      ;
; -2.975 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.591      ;
; -2.975 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.591      ;
; -2.973 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.583      ;
; -2.973 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.583      ;
; -2.972 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.582      ;
; -2.972 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.582      ;
; -2.959 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.569      ;
; -2.959 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.569      ;
; -2.958 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.568      ;
; -2.958 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.568      ;
; -2.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.554      ;
; -2.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.554      ;
; -2.943 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.553      ;
; -2.943 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.553      ;
; -2.931 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.540      ;
; -2.928 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.537      ;
; -2.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.536      ;
; -2.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.536      ;
; -2.923 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.538      ;
; -2.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.529      ;
; -2.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.535      ;
; -2.919 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.534      ;
; -2.919 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.534      ;
; -2.918 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.534      ;
; -2.918 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.534      ;
; -2.917 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.533      ;
; -2.917 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.533      ;
; -2.917 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.526      ;
; -2.916 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.525      ;
; -2.916 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.525      ;
; -2.913 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.522      ;
; -2.913 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.522      ;
; -2.908 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.527      ;
; -2.908 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.527      ;
; -2.907 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.526      ;
; -2.907 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.526      ;
; -2.906 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.515      ;
; -2.905 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.520      ;
; -2.905 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.520      ;
; -2.903 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.512      ;
; -2.902 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.511      ;
; -2.902 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.511      ;
; -2.902 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.511      ;
; -2.902 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.511      ;
; -2.891 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.500      ;
; -2.891 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.510      ;
; -2.891 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.510      ;
; -2.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.509      ;
; -2.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 2.509      ;
; -2.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.497      ;
; -2.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.497      ;
; -2.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.497      ;
; -2.887 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.496      ;
; -2.887 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.496      ;
; -2.886 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.502      ;
; -2.886 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.502      ;
; -2.885 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.501      ;
; -2.885 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.501      ;
; -2.875 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.485      ;
; -2.875 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.485      ;
; -2.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.482      ;
; -2.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.482      ;
; -2.871 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.481      ;
; -2.870 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.480      ;
; -2.869 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.485      ;
; -2.869 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.485      ;
; -2.868 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.484      ;
; -2.868 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.484      ;
; -2.867 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.483      ;
; -2.867 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.483      ;
; -2.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.480      ;
; -2.865 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 2.483      ;
; -2.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.474      ;
; -2.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.474      ;
; -2.863 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.479      ;
; -2.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.477      ;
; -2.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 2.480      ;
; -2.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 2.480      ;
; -2.862 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 2.478      ;
; -2.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.476      ;
; -2.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.476      ;
; -2.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 2.479      ;
; -2.860 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.470      ;
; -2.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.469      ;
; -2.850 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.460      ;
; -2.850 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.460      ;
; -2.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 2.466      ;
; -2.847 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.457      ;
; -2.847 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.457      ;
; -2.847 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.462      ;
; -2.847 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.546     ; 2.462      ;
; -2.846 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.456      ;
; -2.846 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.456      ;
; -2.846 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.456      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.859      ;
; 7.664 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.858      ;
; 7.664 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.858      ;
; 7.677 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.845      ;
; 7.690 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.832      ;
; 7.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.802      ;
; 7.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.802      ;
; 7.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.802      ;
; 7.720 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.802      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.689      ;
; 7.853 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.669      ;
; 7.854 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.668      ;
; 7.884 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.639      ;
; 7.885 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.638      ;
; 7.885 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.638      ;
; 7.887 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.636      ;
; 7.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.635      ;
; 7.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.635      ;
; 7.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.629      ;
; 7.891 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.628      ;
; 7.891 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.628      ;
; 7.898 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.625      ;
; 7.901 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.622      ;
; 7.904 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.615      ;
; 7.911 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.612      ;
; 7.911 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.612      ;
; 7.912 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.611      ;
; 7.912 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.611      ;
; 7.914 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.609      ;
; 7.917 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.602      ;
; 7.923 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.709      ; 2.795      ;
; 7.923 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.709      ; 2.795      ;
; 7.924 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.711      ; 2.796      ;
; 7.925 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.598      ;
; 7.938 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.585      ;
; 7.941 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.582      ;
; 7.941 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.582      ;
; 7.941 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.582      ;
; 7.941 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.582      ;
; 7.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.579      ;
; 7.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.579      ;
; 7.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.579      ;
; 7.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.579      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.572      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.572      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.572      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.572      ;
; 7.949 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_CLK_sync ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.535      ; 2.573      ;
; 7.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.555      ;
; 7.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.555      ;
; 7.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.555      ;
; 7.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.555      ;
; 7.973 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.546      ;
; 7.974 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.545      ;
; 7.974 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.545      ;
; 7.987 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.532      ;
; 8.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.519      ;
; 8.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.504      ;
; 8.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.503      ;
; 8.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.503      ;
; 8.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.489      ;
; 8.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.489      ;
; 8.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.489      ;
; 8.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.489      ;
; 8.033 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.490      ;
; 8.046 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.477      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.469      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.057 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.536      ; 2.466      ;
; 8.060 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.459      ;
; 8.060 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.459      ;
; 8.060 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.459      ;
; 8.060 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.459      ;
; 8.060 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.532      ; 2.459      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.260      ;
; 47.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.130      ;
; 47.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.975      ;
; 47.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.769      ;
; 47.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.743      ;
; 47.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.738      ;
; 47.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.728      ;
; 47.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.706      ;
; 47.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.701      ;
; 47.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.629      ;
; 47.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.536      ;
; 47.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.523      ;
; 47.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.530      ;
; 47.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.451      ;
; 48.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.391      ;
; 48.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.385      ;
; 48.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.297      ;
; 48.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.075      ;
; 48.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.053      ;
; 48.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.928      ;
; 48.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.778      ;
; 48.692 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.727      ;
; 48.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.652      ;
; 48.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.651      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.646      ;
; 48.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.579      ;
; 49.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.421      ;
; 49.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.369      ;
; 49.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.319      ;
; 49.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.240      ;
; 49.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.188      ;
; 49.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.168      ;
; 49.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.109      ;
; 49.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.092      ;
; 49.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.866      ;
; 49.922 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 0.497      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.156      ;
; 95.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.165      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.159      ;
; 95.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.156      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.086      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.095      ;
; 95.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.089      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.076      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.086      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.060      ;
; 95.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.057      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.056      ;
; 95.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.054      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.048      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.048      ;
; 95.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.046      ;
; 95.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.046      ;
; 95.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.042      ;
; 95.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.041      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.006      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.003      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.002      ;
; 95.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.001      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.000      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.000      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.999      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.999      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.997      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.997      ;
; 95.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.996      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.995      ;
; 95.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.994      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.990      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.987      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.986      ;
; 95.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.984      ;
; 95.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.978      ;
; 95.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.978      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.976      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.976      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.971      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.972      ;
; 95.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.971      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.933      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.925      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.932      ;
; 96.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.931      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.923      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.930      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.930      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.922      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.929      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.929      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.927      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.927      ;
; 96.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.926      ;
; 96.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.925      ;
; 96.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.924      ;
; 96.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.901      ;
; 96.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.899      ;
; 96.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.897      ;
; 96.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.890      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.891      ;
; 96.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.884      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.465      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.466      ;
; 0.142 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.477      ;
; 0.152 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.158 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.484      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.504      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.488      ;
; 0.164 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.483      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.170 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.489      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.511      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.175 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.501      ;
; 0.177 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                       ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.504      ;
; 0.177 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.502      ;
; 0.180 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.499      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                                                                                      ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2d1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.512      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|read                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|read                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                             ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.142 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.468      ;
; 0.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[10]                                                                                                                                                         ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.152 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.167 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.501      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.205 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.320      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.253 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[2]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.267 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.283 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.426      ;
; 0.291 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.294 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.422      ;
; 0.295 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.428      ;
; 0.302 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.431      ;
; 0.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.434      ;
; 0.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.434      ;
; 0.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.441      ;
; 0.318 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.445      ;
; 0.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.490      ;
; 0.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.660      ;
; 0.364 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.662      ;
; 0.371 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.499      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.502      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.503      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.504      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.504      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.504      ;
; 0.379 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.506      ;
; 0.380 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.507      ;
; 0.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.495      ;
; 0.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.385 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.496      ;
; 0.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.316      ;
; 0.388 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.499      ;
; 0.388 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.515      ;
; 0.388 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.318      ;
; 0.390 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.501      ;
; 0.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.515      ;
; 0.392 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.322      ;
; 0.394 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.518      ;
; 0.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.405 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[1]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.532      ;
; 0.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.553      ;
; 0.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.557      ;
; 0.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.578      ;
; 0.438 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.581      ;
; 0.440 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.568      ;
; 0.443 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.571      ;
; 0.446 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.559      ;
; 0.447 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.449 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.581      ;
; 0.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.582      ;
; 0.456 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.386      ;
; 0.456 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.583      ;
; 0.457 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.387      ;
; 0.457 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.387      ;
; 0.457 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.387      ;
; 0.457 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                          ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.769 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.580      ;
; -1.769 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.580      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.738     ; 1.583      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.742     ; 1.579      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.741     ; 1.579      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.741     ; 1.579      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.744     ; 1.576      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.741     ; 1.579      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.744     ; 1.576      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.735     ; 1.585      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.735     ; 1.585      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.735     ; 1.585      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.735     ; 1.585      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.735     ; 1.585      ;
; -1.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.735     ; 1.585      ;
; -1.766 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.741     ; 1.578      ;
; -1.766 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.741     ; 1.578      ;
; -1.595 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.571     ; 1.577      ;
; -1.588 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.560     ; 1.581      ;
; -1.588 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.550     ; 1.591      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.556     ; 1.584      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.560     ; 1.580      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.560     ; 1.580      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.557     ; 1.583      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.558     ; 1.582      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.554     ; 1.586      ;
; -1.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.554     ; 1.586      ;
; -1.586 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.578      ;
; -1.586 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.578      ;
; -1.586 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.578      ;
; -1.586 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.578      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.583 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.561     ; 1.575      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.552     ; 1.580      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.552     ; 1.580      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.552     ; 1.580      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.552     ; 1.580      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.552     ; 1.580      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.553     ; 1.579      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.555     ; 1.577      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.555     ; 1.577      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.553     ; 1.579      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.555     ; 1.577      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.555     ; 1.577      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.548     ; 1.584      ;
; -1.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.559     ; 1.573      ;
; -1.578 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.553     ; 1.578      ;
; -1.578 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.550     ; 1.581      ;
; -1.577 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.585      ;
; -1.577 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.585      ;
; -1.577 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.537     ; 1.593      ;
; -1.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.546     ; 1.581      ;
; -1.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.546     ; 1.581      ;
; -1.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.581      ;
; -1.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.581      ;
; -1.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.581      ;
; -1.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.581      ;
; -1.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.581      ;
; -1.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.545     ; 1.581      ;
; -1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.547     ; 1.575      ;
; -1.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.738     ; 1.314      ;
; -1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.548     ; 1.421      ;
; 28.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.280      ;
; 28.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.280      ;
; 28.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.280      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 28.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.387      ;
; 29.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.106      ; 1.405      ;
; 29.027 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.109      ; 1.340      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.231 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.544     ; 0.848      ;
; -1.231 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.544     ; 0.848      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.248  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.771      ;
; 7.284  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.886     ; 1.789      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.318  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.034     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.025     ; 1.593      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.025     ; 1.593      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.319  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.585      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 1.575      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 1.575      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 1.575      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.035     ; 1.575      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.577      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 1.574      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 1.574      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.036     ; 1.574      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.033     ; 1.577      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
; 7.327  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.037     ; 1.573      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.267  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.859      ; 1.579      ;
; 9.267  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.859      ; 1.579      ;
; 17.409 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 2.167      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.732 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 2.326      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[2]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[6]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[8]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[10]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.757 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[15]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[16]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[17]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[18]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[19]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[20]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[21]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[22]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[23]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[24]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.758 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[25]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.167      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[19]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[18]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[17]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[16]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.794 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|delayed_unxcounter_is_zeroxx0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.126      ;
; 17.800 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.125      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.115      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.115      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.113      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.116      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.803 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.112      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.118      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.118      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.118      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.115      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|read_latency_shift_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.115      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.115      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[23]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[7]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[22]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[6]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[21]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[4]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.121      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.118      ;
; 17.804 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[7]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.118      ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.008      ;
; 49.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.008      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.001      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.001      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.001      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.001      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.001      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.997      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.997      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.004      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.004      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.008      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.009      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.010      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.005      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.998      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.998      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.998      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.998      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.998      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.998      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
; 97.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.999      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.550 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.868      ;
; 0.645 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.765      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.958      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.964      ;
; 0.674 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.953      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.687 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.805      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.961      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.927      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.958      ;
; 0.851 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.964      ;
; 0.851 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.964      ;
; 0.911 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.200      ;
; 0.928 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.212      ;
; 0.934 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 1.208      ;
; 0.934 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 1.208      ;
; 0.934 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 1.208      ;
; 0.934 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 1.208      ;
; 0.951 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.220      ;
; 0.951 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.220      ;
; 0.951 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.220      ;
; 0.951 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.220      ;
; 0.974 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.255      ;
; 0.986 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.102      ;
; 0.986 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.102      ;
; 0.986 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.102      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 0.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.263      ;
; 1.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.249     ; 1.285      ;
; 1.433 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.447     ; 1.159      ;
; 1.515 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.247     ; 1.441      ;
; 1.519 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.245     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.237     ; 1.456      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.447      ;
; 1.524 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.451      ;
; 1.524 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.246     ; 1.451      ;
; 1.525 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.254     ; 1.444      ;
; 1.525 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.248     ; 1.450      ;
; 1.525 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.251     ; 1.447      ;
; 1.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.253     ; 1.446      ;
; 1.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.254     ; 1.445      ;
; 1.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.443      ;
; 1.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.256     ; 1.443      ;
; 1.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.254     ; 1.445      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.718      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.859      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.864      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.871      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.871      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.871      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.945      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.946      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.946      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.946      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.946      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.946      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.952      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.967      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.989      ;
; 1.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.247      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.765      ;
; 0.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.044     ; 0.765      ;
; 0.630 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.951      ;
; 0.630 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.951      ;
; 0.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.951      ;
; 0.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.951      ;
; 0.887 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.005      ;
; 0.887 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.005      ;
; 0.887 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.005      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.956 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.077      ;
; 0.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.096      ;
; 0.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.096      ;
; 0.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.096      ;
; 0.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.096      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.139      ;
; 1.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.207      ;
; 1.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.207      ;
; 1.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.207      ;
; 1.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.207      ;
; 1.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.207      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.223      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.107 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.228      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.746     ; 1.159      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.746     ; 1.159      ;
; 1.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.551     ; 1.445      ;
; 1.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.551     ; 1.445      ;
; 1.812 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.554     ; 1.442      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 1.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.437      ;
; 2.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.752     ; 1.442      ;
; 2.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.752     ; 1.442      ;
; 2.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.752     ; 1.442      ;
; 2.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.752     ; 1.442      ;
; 2.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~_emulated                                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.749     ; 1.445      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.825      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.825      ;
; 0.697 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.825      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 1.103      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 1.103      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 1.103      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 1.103      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 1.103      ;
; 0.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.943      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.814 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.956      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.963      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.103      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.450      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.450      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.450      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 1.444      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 1.444      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.445      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.449      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.449      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.449      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.449      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.449      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.449      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.450      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.450      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.448      ;
; 0.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 1.444      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 189
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.762
Worst Case Available Settling Time: 8.736 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                               ;
+-------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                    ; -7.255   ; 0.137 ; -3.426   ; 0.550   ; 4.743               ;
;  CLOCK_50                                                                           ; 5.235    ; 0.137 ; 8.040    ; 0.697   ; 9.200               ;
;  altera_reserved_tck                                                                ; 44.652   ; 0.186 ; 48.449   ; 0.559   ; 49.294              ;
;  u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.397   ; 0.142 ; -2.232   ; 0.574   ; 4.743               ;
;  u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.255   ; 0.179 ; -3.426   ; 0.550   ; 14.891              ;
; Design-wide TNS                                                                     ; -510.475 ; 0.0   ; -280.572 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                                ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -219.276 ; 0.000 ; -4.464   ; 0.000   ; 0.000               ;
;  u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -291.199 ; 0.000 ; -276.108 ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 8726       ; 0          ; 75       ; 2        ;
; CLOCK_50                                                                           ; altera_reserved_tck                                                                ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 42800      ; 0          ; 388      ; 596      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; CLOCK_50                                                                           ; 0          ; 0          ; 9        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 30052      ; 9          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 12912      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1996       ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 56971      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19789      ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 8726       ; 0          ; 75       ; 2        ;
; CLOCK_50                                                                           ; altera_reserved_tck                                                                ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 42800      ; 0          ; 388      ; 596      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; CLOCK_50                                                                           ; 0          ; 0          ; 9        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 30052      ; 9          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 12912      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1996       ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 56971      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19789      ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 446        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 775        ; 0        ; 2        ; 49       ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 270        ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 77         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 87         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78         ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 446        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 775        ; 0        ; 2        ; 49       ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 270        ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 77         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 87         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78         ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 117   ; 117  ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                             ; Clock                                                                              ; Type      ; Status        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; Base      ; Constrained   ;
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; Base      ; Constrained   ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained   ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained   ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]            ;                                                                                    ; Base      ; Unconstrained ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Feb 23 13:54:27 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1 is being clocked by unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.255            -291.199 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.397            -219.276 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.235               0.000 CLOCK_50 
    Info (332119):    44.652               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 CLOCK_50 
    Info (332119):     0.300               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.344               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -3.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.426            -276.108 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.232              -4.464 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.040               0.000 CLOCK_50 
    Info (332119):    48.449               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.003               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.011               0.000 altera_reserved_tck 
    Info (332119):     1.129               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.289               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.745               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):    14.898               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.490               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 189 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 189
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.762
    Info (332114): Worst Case Available Settling Time: 7.988 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1 is being clocked by unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.425            -256.259 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.815            -194.246 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.704               0.000 CLOCK_50 
    Info (332119):    45.310               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLOCK_50 
    Info (332119):     0.291               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.299               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -2.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.972            -238.818 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.966              -3.932 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.269               0.000 CLOCK_50 
    Info (332119):    48.671               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.909               0.000 altera_reserved_tck 
    Info (332119):     0.915               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.989               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.173               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):    14.891               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.441               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 189 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 189
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.762
    Info (332114): Worst Case Available Settling Time: 8.149 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1 is being clocked by unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.886            -154.523 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.984            -120.672 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.663               0.000 CLOCK_50 
    Info (332119):    47.173               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 CLOCK_50 
    Info (332119):     0.142               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -1.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.769            -142.008 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.231              -2.462 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.267               0.000 CLOCK_50 
    Info (332119):    49.416               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.550               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.559               0.000 altera_reserved_tck 
    Info (332119):     0.574               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.697               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.751               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.200               0.000 CLOCK_50 
    Info (332119):    14.903               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.294               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 189 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 189
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.762
    Info (332114): Worst Case Available Settling Time: 8.736 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1230 megabytes
    Info: Processing ended: Thu Feb 23 13:54:34 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


