#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f182f2dcd20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f182f2aba60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x5f182f2b0110 .functor NOT 1, L_0x5f182f300f60, C4<0>, C4<0>, C4<0>;
L_0x5f182f300d40 .functor XOR 9, L_0x5f182f300b70, L_0x5f182f300ca0, C4<000000000>, C4<000000000>;
L_0x5f182f300e50 .functor XOR 9, L_0x5f182f300d40, L_0x5f182f300db0, C4<000000000>, C4<000000000>;
v0x5f182f2fd850_0 .net *"_ivl_10", 8 0, L_0x5f182f300db0;  1 drivers
v0x5f182f2fd950_0 .net *"_ivl_12", 8 0, L_0x5f182f300e50;  1 drivers
v0x5f182f2fda30_0 .net *"_ivl_2", 8 0, L_0x5f182f300ad0;  1 drivers
v0x5f182f2fdaf0_0 .net *"_ivl_4", 8 0, L_0x5f182f300b70;  1 drivers
v0x5f182f2fdbd0_0 .net *"_ivl_6", 8 0, L_0x5f182f300ca0;  1 drivers
v0x5f182f2fdd00_0 .net *"_ivl_8", 8 0, L_0x5f182f300d40;  1 drivers
v0x5f182f2fdde0_0 .net "a", 7 0, v0x5f182f2fb730_0;  1 drivers
v0x5f182f2fdea0_0 .net "b", 7 0, v0x5f182f2fb7f0_0;  1 drivers
v0x5f182f2fdf60_0 .var "clk", 0 0;
v0x5f182f2fe000_0 .net "overflow_dut", 0 0, L_0x5f182f300950;  1 drivers
v0x5f182f2fe0a0_0 .net "overflow_ref", 0 0, L_0x5f182f2b0b60;  1 drivers
v0x5f182f2fe140_0 .net "s_dut", 7 0, L_0x5f182f2ff900;  1 drivers
v0x5f182f2fe210_0 .net "s_ref", 7 0, L_0x5f182f2fec20;  1 drivers
v0x5f182f2fe2e0_0 .var/2u "stats1", 223 0;
v0x5f182f2fe380_0 .var/2u "strobe", 0 0;
v0x5f182f2fe420_0 .net "tb_match", 0 0, L_0x5f182f300f60;  1 drivers
v0x5f182f2fe4e0_0 .net "tb_mismatch", 0 0, L_0x5f182f2b0110;  1 drivers
v0x5f182f2fe6b0_0 .net "wavedrom_enable", 0 0, v0x5f182f2fb930_0;  1 drivers
v0x5f182f2fe780_0 .net "wavedrom_title", 511 0, v0x5f182f2fb9d0_0;  1 drivers
L_0x5f182f300ad0 .concat [ 1 8 0 0], L_0x5f182f2b0b60, L_0x5f182f2fec20;
L_0x5f182f300b70 .concat [ 1 8 0 0], L_0x5f182f2b0b60, L_0x5f182f2fec20;
L_0x5f182f300ca0 .concat [ 1 8 0 0], L_0x5f182f300950, L_0x5f182f2ff900;
L_0x5f182f300db0 .concat [ 1 8 0 0], L_0x5f182f2b0b60, L_0x5f182f2fec20;
L_0x5f182f300f60 .cmp/eeq 9, L_0x5f182f300ad0, L_0x5f182f300e50;
S_0x5f182f2c2880 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x5f182f2aba60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5f182f2b0480 .functor XOR 1, L_0x5f182f2fed90, L_0x5f182f2fee30, C4<0>, C4<0>;
L_0x5f182f2b07f0 .functor XOR 1, L_0x5f182f2ff0a0, L_0x5f182f2ff190, C4<0>, C4<0>;
L_0x5f182f2b0b60 .functor AND 1, L_0x5f182f2fefb0, L_0x5f182f2b07f0, C4<1>, C4<1>;
v0x5f182f2af800_0 .net *"_ivl_0", 8 0, L_0x5f182f2fe8b0;  1 drivers
v0x5f182f2afb40_0 .net *"_ivl_13", 0 0, L_0x5f182f2fed90;  1 drivers
v0x5f182f2afeb0_0 .net *"_ivl_15", 0 0, L_0x5f182f2fee30;  1 drivers
v0x5f182f2b0220_0 .net *"_ivl_16", 0 0, L_0x5f182f2b0480;  1 drivers
v0x5f182f2b0590_0 .net *"_ivl_19", 0 0, L_0x5f182f2fefb0;  1 drivers
v0x5f182f2b0900_0 .net *"_ivl_21", 0 0, L_0x5f182f2ff0a0;  1 drivers
v0x5f182f2b0c70_0 .net *"_ivl_23", 0 0, L_0x5f182f2ff190;  1 drivers
v0x5f182f2fa780_0 .net *"_ivl_24", 0 0, L_0x5f182f2b07f0;  1 drivers
L_0x72f64d3cb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f182f2fa840_0 .net *"_ivl_3", 0 0, L_0x72f64d3cb018;  1 drivers
v0x5f182f2fa920_0 .net *"_ivl_4", 8 0, L_0x5f182f2fe9b0;  1 drivers
L_0x72f64d3cb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f182f2faa00_0 .net *"_ivl_7", 0 0, L_0x72f64d3cb060;  1 drivers
v0x5f182f2faae0_0 .net "a", 7 0, v0x5f182f2fb730_0;  alias, 1 drivers
v0x5f182f2fabc0_0 .net "b", 7 0, v0x5f182f2fb7f0_0;  alias, 1 drivers
v0x5f182f2faca0_0 .net "overflow", 0 0, L_0x5f182f2b0b60;  alias, 1 drivers
v0x5f182f2fad60_0 .net "s", 7 0, L_0x5f182f2fec20;  alias, 1 drivers
v0x5f182f2fae40_0 .net "sum", 8 0, L_0x5f182f2feb30;  1 drivers
L_0x5f182f2fe8b0 .concat [ 8 1 0 0], v0x5f182f2fb730_0, L_0x72f64d3cb018;
L_0x5f182f2fe9b0 .concat [ 8 1 0 0], v0x5f182f2fb7f0_0, L_0x72f64d3cb060;
L_0x5f182f2feb30 .arith/sum 9, L_0x5f182f2fe8b0, L_0x5f182f2fe9b0;
L_0x5f182f2fec20 .part L_0x5f182f2feb30, 0, 8;
L_0x5f182f2fed90 .part v0x5f182f2fb730_0, 7, 1;
L_0x5f182f2fee30 .part v0x5f182f2fb7f0_0, 7, 1;
L_0x5f182f2fefb0 .reduce/nor L_0x5f182f2b0480;
L_0x5f182f2ff0a0 .part v0x5f182f2fb730_0, 7, 1;
L_0x5f182f2ff190 .part L_0x5f182f2fec20, 7, 1;
S_0x5f182f2fafa0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x5f182f2aba60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5f182f2fb730_0 .var "a", 7 0;
v0x5f182f2fb7f0_0 .var "b", 7 0;
v0x5f182f2fb890_0 .net "clk", 0 0, v0x5f182f2fdf60_0;  1 drivers
v0x5f182f2fb930_0 .var "wavedrom_enable", 0 0;
v0x5f182f2fb9d0_0 .var "wavedrom_title", 511 0;
E_0x5f182f2c15d0/0 .event negedge, v0x5f182f2fb890_0;
E_0x5f182f2c15d0/1 .event posedge, v0x5f182f2fb890_0;
E_0x5f182f2c15d0 .event/or E_0x5f182f2c15d0/0, E_0x5f182f2c15d0/1;
E_0x5f182f2c1310 .event negedge, v0x5f182f2fb890_0;
E_0x5f182f2c1ac0 .event posedge, v0x5f182f2fb890_0;
S_0x5f182f2fb230 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5f182f2fafa0;
 .timescale -12 -12;
v0x5f182f2fb430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f182f2fb530 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5f182f2fafa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f182f2fbba0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x5f182f2aba60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5f182f2c8ca0 .functor NOT 8, v0x5f182f2fb730_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f182f2ff460 .functor NOT 8, v0x5f182f2fb7f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f182f2ff610 .functor NOT 8, L_0x5f182f2ff720, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f182f2ff9a0 .functor AND 1, L_0x5f182f2ffb30, L_0x5f182f2ffce0, C4<1>, C4<1>;
L_0x5f182f2fff30 .functor NOT 1, L_0x5f182f2ffe90, C4<0>, C4<0>, C4<0>;
L_0x5f182f2ffff0 .functor AND 1, L_0x5f182f2ff9a0, L_0x5f182f2fff30, C4<1>, C4<1>;
L_0x5f182f300230 .functor NOT 1, L_0x5f182f300140, C4<0>, C4<0>, C4<0>;
L_0x5f182f3004a0 .functor NOT 1, L_0x5f182f3002f0, C4<0>, C4<0>, C4<0>;
L_0x5f182f3005b0 .functor AND 1, L_0x5f182f300230, L_0x5f182f3004a0, C4<1>, C4<1>;
L_0x5f182f3007c0 .functor AND 1, L_0x5f182f3005b0, L_0x5f182f3006c0, C4<1>, C4<1>;
L_0x5f182f300890 .functor OR 1, L_0x5f182f2ffff0, L_0x5f182f3007c0, C4<0>, C4<0>;
L_0x5f182f300950 .functor BUFZ 1, L_0x5f182f300890, C4<0>, C4<0>, C4<0>;
v0x5f182f2fbd80_0 .net *"_ivl_0", 7 0, L_0x5f182f2c8ca0;  1 drivers
v0x5f182f2fbe60_0 .net *"_ivl_14", 7 0, L_0x5f182f2ff610;  1 drivers
L_0x72f64d3cb138 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5f182f2fbf40_0 .net/2u *"_ivl_16", 7 0, L_0x72f64d3cb138;  1 drivers
L_0x72f64d3cb0a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5f182f2fc000_0 .net/2u *"_ivl_2", 7 0, L_0x72f64d3cb0a8;  1 drivers
v0x5f182f2fc0e0_0 .net *"_ivl_21", 0 0, L_0x5f182f2ffb30;  1 drivers
v0x5f182f2fc210_0 .net *"_ivl_23", 0 0, L_0x5f182f2ffce0;  1 drivers
v0x5f182f2fc2f0_0 .net *"_ivl_24", 0 0, L_0x5f182f2ff9a0;  1 drivers
v0x5f182f2fc3d0_0 .net *"_ivl_27", 0 0, L_0x5f182f2ffe90;  1 drivers
v0x5f182f2fc4b0_0 .net *"_ivl_28", 0 0, L_0x5f182f2fff30;  1 drivers
v0x5f182f2fc620_0 .net *"_ivl_30", 0 0, L_0x5f182f2ffff0;  1 drivers
v0x5f182f2fc700_0 .net *"_ivl_33", 0 0, L_0x5f182f300140;  1 drivers
v0x5f182f2fc7e0_0 .net *"_ivl_34", 0 0, L_0x5f182f300230;  1 drivers
v0x5f182f2fc8c0_0 .net *"_ivl_37", 0 0, L_0x5f182f3002f0;  1 drivers
v0x5f182f2fc9a0_0 .net *"_ivl_38", 0 0, L_0x5f182f3004a0;  1 drivers
v0x5f182f2fca80_0 .net *"_ivl_40", 0 0, L_0x5f182f3005b0;  1 drivers
v0x5f182f2fcb60_0 .net *"_ivl_43", 0 0, L_0x5f182f3006c0;  1 drivers
v0x5f182f2fcc40_0 .net *"_ivl_44", 0 0, L_0x5f182f3007c0;  1 drivers
v0x5f182f2fcd20_0 .net *"_ivl_6", 7 0, L_0x5f182f2ff460;  1 drivers
L_0x72f64d3cb0f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5f182f2fce00_0 .net/2u *"_ivl_8", 7 0, L_0x72f64d3cb0f0;  1 drivers
v0x5f182f2fcee0_0 .net "a", 7 0, v0x5f182f2fb730_0;  alias, 1 drivers
v0x5f182f2fcfa0_0 .net "a_neg", 7 0, L_0x5f182f2ff3c0;  1 drivers
v0x5f182f2fd080_0 .net "b", 7 0, v0x5f182f2fb7f0_0;  alias, 1 drivers
v0x5f182f2fd190_0 .net "b_neg", 7 0, L_0x5f182f2ff570;  1 drivers
v0x5f182f2fd270_0 .net "overflow", 0 0, L_0x5f182f300950;  alias, 1 drivers
v0x5f182f2fd330_0 .net "overflow_neg", 0 0, L_0x5f182f300890;  1 drivers
v0x5f182f2fd3f0_0 .net "s", 7 0, L_0x5f182f2ff900;  alias, 1 drivers
v0x5f182f2fd4d0_0 .net "s_neg", 7 0, L_0x5f182f2ff720;  1 drivers
L_0x5f182f2ff3c0 .arith/sum 8, L_0x5f182f2c8ca0, L_0x72f64d3cb0a8;
L_0x5f182f2ff570 .arith/sum 8, L_0x5f182f2ff460, L_0x72f64d3cb0f0;
L_0x5f182f2ff720 .arith/sum 8, L_0x5f182f2ff3c0, L_0x5f182f2ff570;
L_0x5f182f2ff900 .arith/sum 8, L_0x5f182f2ff610, L_0x72f64d3cb138;
L_0x5f182f2ffb30 .part v0x5f182f2fb730_0, 7, 1;
L_0x5f182f2ffce0 .part v0x5f182f2fb7f0_0, 7, 1;
L_0x5f182f2ffe90 .part L_0x5f182f2ff900, 7, 1;
L_0x5f182f300140 .part v0x5f182f2fb730_0, 7, 1;
L_0x5f182f3002f0 .part v0x5f182f2fb7f0_0, 7, 1;
L_0x5f182f3006c0 .part L_0x5f182f2ff900, 7, 1;
S_0x5f182f2fd630 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x5f182f2aba60;
 .timescale -12 -12;
E_0x5f182f2a8760 .event anyedge, v0x5f182f2fe380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f182f2fe380_0;
    %nor/r;
    %assign/vec4 v0x5f182f2fe380_0, 0;
    %wait E_0x5f182f2a8760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f182f2fafa0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1310;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1ac0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %wait E_0x5f182f2c1310;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f182f2fb530;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f182f2c15d0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x5f182f2fb7f0_0, 0;
    %assign/vec4 v0x5f182f2fb730_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f182f2aba60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f182f2fdf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f182f2fe380_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f182f2aba60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f182f2fdf60_0;
    %inv;
    %store/vec4 v0x5f182f2fdf60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f182f2aba60;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f182f2fb890_0, v0x5f182f2fe4e0_0, v0x5f182f2fdde0_0, v0x5f182f2fdea0_0, v0x5f182f2fe210_0, v0x5f182f2fe140_0, v0x5f182f2fe0a0_0, v0x5f182f2fe000_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f182f2aba60;
T_7 ;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f182f2aba60;
T_8 ;
    %wait E_0x5f182f2c15d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f182f2fe2e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
    %load/vec4 v0x5f182f2fe420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f182f2fe2e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f182f2fe210_0;
    %load/vec4 v0x5f182f2fe210_0;
    %load/vec4 v0x5f182f2fe140_0;
    %xor;
    %load/vec4 v0x5f182f2fe210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5f182f2fe0a0_0;
    %load/vec4 v0x5f182f2fe0a0_0;
    %load/vec4 v0x5f182f2fe000_0;
    %xor;
    %load/vec4 v0x5f182f2fe0a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5f182f2fe2e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f182f2fe2e0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth5/ece241_2014_q1c/iter1/response1/top_module.sv";
