-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_58_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_58_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100001111101010010", 
    1 => "10111101100011110111010110100011", 
    2 => "10111101100110000101001010110001", 
    3 => "10111101100100110101101010101000", 
    4 => "10111101011101100111010011110110", 
    5 => "10111101101000111000111010100010", 
    6 => "10111101000101100101100001011010", 
    7 => "10111101100001111011011000011100", 
    8 => "10111101011011101011101000100001", 
    9 => "10111101100100000111100011001111", 
    10 => "10111101100010011011000110110000", 
    11 => "10111101011101100111001101010001", 
    12 => "10111101100110001110001010101111", 
    13 => "10111101001111001100011000100000", 
    14 => "10111101100001000010010010011000", 
    15 => "10111101001111100100101100100111", 
    16 => "10111101010111000110110101011000", 
    17 => "10111101100000110111101011101110", 
    18 => "10111101011010110000000100011011", 
    19 => "10111101100001101101110000001100", 
    20 => "10111101011001010100101101010010", 
    21 => "10111101100100001110101000101000", 
    22 => "10111101101100001011000100001001", 
    23 => "10111100111011001010101101001000", 
    24 => "10111101011100010000100110110100", 
    25 => "10111101100011010101000100111010", 
    26 => "10111101100010011100100001110110", 
    27 => "10111101100000011110100011000101", 
    28 => "10111101100010000101010101110000", 
    29 => "00111101011001101100100101110010", 
    30 => "10111101100000111100111110110101", 
    31 => "10111101100000100110001110100010", 
    32 => "10111101001011010011000001000010", 
    33 => "10111101100001100001011111110110", 
    34 => "10111101100011101010110011110100", 
    35 => "10111101100010110100111000001101", 
    36 => "10111100100111101101000101010111", 
    37 => "10111101100001010001000010110111", 
    38 => "10111101100001000100000001010110", 
    39 => "00111100000110000011110110111011", 
    40 => "10111101001010111011001110011000", 
    41 => "10111101100001001101001010110101", 
    42 => "10111101011101110100000000111000", 
    43 => "10111101100011110010000010111011", 
    44 => "10111101100001000110100001111110", 
    45 => "10111101011010010000101111011001", 
    46 => "10111101100011111011100001000000", 
    47 => "10111101100101111011101101110000", 
    48 => "10111101011111011011111011101001", 
    49 => "10111101100010100000001010101110", 
    50 => "10111100111011100111111111110000", 
    51 => "10111101011001100011111100111101", 
    52 => "10111101100001001111000010111011", 
    53 => "10111101100011110011100011010101", 
    54 => "10111101011000101101110000001010", 
    55 => "10111101100000111010011010000101", 
    56 => "10111101100000101101011001000001", 
    57 => "10111101100010111001111101010011", 
    58 => "10111101011101011110001011111000", 
    59 => "10111101000101001110011101100101", 
    60 => "10111101011111000001000000110100", 
    61 => "10111101100010000111101010111101", 
    62 => "10111101011100111001000001101010", 
    63 => "10111101100001100111010001000011" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_58 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_58 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_58_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_58_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_58_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


