Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jan  7 10:41:30 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/dspic_final/syn_fold/fir_transposed/timing_report.txt
| Design       : fir_trans
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[14]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

data_out[0]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.412        0.000                      0                  686        0.152        0.000                      0                  686        0.845        0.000                       0                   699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
Sysclk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Sysclk              0.412        0.000                      0                  686        0.152        0.000                      0                  686        0.845        0.000                       0                   699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Sysclk                      
(none)                      Sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Sysclk
  To Clock:  Sysclk

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[10][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[9][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[9][1]
                                                                      r  dff_acc[10][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[10][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[10][3]_i_4_n_0
                                                                      r  dff_acc_reg[10][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[10][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[10][3]_i_1_n_0
                                                                      r  dff_acc_reg[10][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[10][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[10][7]_i_1_n_0
                                                                      r  dff_acc_reg[10][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[10][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[10][11]_i_1_n_0
                                                                      r  dff_acc_reg[10][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[10][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[10][15]_i_1_n_0
                                                                      r  dff_acc_reg[10][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[10][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_40_out[17]
                         FDCE                                         r  dff_acc_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[10][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[10][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[11][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[10][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[10][1]
                                                                      r  dff_acc[11][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[11][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[11][3]_i_4_n_0
                                                                      r  dff_acc_reg[11][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[11][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[11][3]_i_1_n_0
                                                                      r  dff_acc_reg[11][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[11][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[11][7]_i_1_n_0
                                                                      r  dff_acc_reg[11][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[11][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[11][11]_i_1_n_0
                                                                      r  dff_acc_reg[11][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[11][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[11][15]_i_1_n_0
                                                                      r  dff_acc_reg[11][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[11][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_39_out[17]
                         FDCE                                         r  dff_acc_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[11][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[11][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[11][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[12][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[11][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[11][1]
                                                                      r  dff_acc[12][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[12][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[12][3]_i_4_n_0
                                                                      r  dff_acc_reg[12][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[12][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[12][3]_i_1_n_0
                                                                      r  dff_acc_reg[12][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[12][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[12][7]_i_1_n_0
                                                                      r  dff_acc_reg[12][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[12][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[12][11]_i_1_n_0
                                                                      r  dff_acc_reg[12][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[12][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[12][15]_i_1_n_0
                                                                      r  dff_acc_reg[12][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[12][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_38_out[17]
                         FDCE                                         r  dff_acc_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[12][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[12][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[12][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[13][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[12][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[12][1]
                                                                      r  dff_acc[13][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[13][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[13][3]_i_4_n_0
                                                                      r  dff_acc_reg[13][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[13][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[13][3]_i_1_n_0
                                                                      r  dff_acc_reg[13][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[13][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[13][7]_i_1_n_0
                                                                      r  dff_acc_reg[13][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[13][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[13][11]_i_1_n_0
                                                                      r  dff_acc_reg[13][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[13][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[13][15]_i_1_n_0
                                                                      r  dff_acc_reg[13][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[13][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_37_out[17]
                         FDCE                                         r  dff_acc_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[13][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[13][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[13][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[14][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[13][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[13][1]
                                                                      r  dff_acc[14][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[14][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[14][3]_i_4_n_0
                                                                      r  dff_acc_reg[14][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[14][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[14][3]_i_1_n_0
                                                                      r  dff_acc_reg[14][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[14][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[14][7]_i_1_n_0
                                                                      r  dff_acc_reg[14][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[14][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[14][11]_i_1_n_0
                                                                      r  dff_acc_reg[14][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[14][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[14][15]_i_1_n_0
                                                                      r  dff_acc_reg[14][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[14][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_36_out[17]
                         FDCE                                         r  dff_acc_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[14][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[14][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[14][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[15][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[14][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[14][1]
                                                                      r  dff_acc[15][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[15][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[15][3]_i_4_n_0
                                                                      r  dff_acc_reg[15][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[15][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[15][3]_i_1_n_0
                                                                      r  dff_acc_reg[15][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[15][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[15][7]_i_1_n_0
                                                                      r  dff_acc_reg[15][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[15][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[15][11]_i_1_n_0
                                                                      r  dff_acc_reg[15][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[15][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[15][15]_i_1_n_0
                                                                      r  dff_acc_reg[15][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[15][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_35_out[17]
                         FDCE                                         r  dff_acc_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[15][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[15][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[15][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[16][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[15][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[15][1]
                                                                      r  dff_acc[16][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[16][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[16][3]_i_4_n_0
                                                                      r  dff_acc_reg[16][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[16][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[16][3]_i_1_n_0
                                                                      r  dff_acc_reg[16][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[16][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[16][7]_i_1_n_0
                                                                      r  dff_acc_reg[16][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[16][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[16][11]_i_1_n_0
                                                                      r  dff_acc_reg[16][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[16][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[16][15]_i_1_n_0
                                                                      r  dff_acc_reg[16][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[16][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_34_out[17]
                         FDCE                                         r  dff_acc_reg[16][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[16][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[16][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[16][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[17][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[16][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[16][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[16][1]
                                                                      r  dff_acc[17][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[17][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[17][3]_i_4_n_0
                                                                      r  dff_acc_reg[17][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[17][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[17][3]_i_1_n_0
                                                                      r  dff_acc_reg[17][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[17][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[17][7]_i_1_n_0
                                                                      r  dff_acc_reg[17][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[17][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[17][11]_i_1_n_0
                                                                      r  dff_acc_reg[17][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[17][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[17][15]_i_1_n_0
                                                                      r  dff_acc_reg[17][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[17][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_33_out[17]
                         FDCE                                         r  dff_acc_reg[17][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[17][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[17][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[17][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[18][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[17][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[17][1]
                                                                      r  dff_acc[18][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[18][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[18][3]_i_4_n_0
                                                                      r  dff_acc_reg[18][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[18][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[18][3]_i_1_n_0
                                                                      r  dff_acc_reg[18][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[18][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[18][7]_i_1_n_0
                                                                      r  dff_acc_reg[18][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[18][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[18][11]_i_1_n_0
                                                                      r  dff_acc_reg[18][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[18][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[18][15]_i_1_n_0
                                                                      r  dff_acc_reg[18][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[18][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_32_out[17]
                         FDCE                                         r  dff_acc_reg[18][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[18][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[18][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dff_acc_reg[18][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[19][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (Sysclk rise@3.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 1.994ns (80.274%)  route 0.490ns (19.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[18][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[18][1]
                                                                      r  dff_acc[19][3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  dff_acc[19][3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    dff_acc[19][3]_i_4_n_0
                                                                      r  dff_acc_reg[19][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  dff_acc_reg[19][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    dff_acc_reg[19][3]_i_1_n_0
                                                                      r  dff_acc_reg[19][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  dff_acc_reg[19][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    dff_acc_reg[19][7]_i_1_n_0
                                                                      r  dff_acc_reg[19][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  dff_acc_reg[19][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    dff_acc_reg[19][11]_i_1_n_0
                                                                      r  dff_acc_reg[19][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  dff_acc_reg[19][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    dff_acc_reg[19][15]_i_1_n_0
                                                                      r  dff_acc_reg[19][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  dff_acc_reg[19][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.940    p_30_out[17]
                         FDCE                                         r  dff_acc_reg[19][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     5.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[19][17]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.076     5.352    dff_acc_reg[19][17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][0]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][0]
                         FDCE                                         r  dff_acc_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][10]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][10]
                         FDCE                                         r  dff_acc_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][11]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][11]
                         FDCE                                         r  dff_acc_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][12]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][12]
                         FDCE                                         r  dff_acc_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][13]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][13]
                         FDCE                                         r  dff_acc_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][14]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][14]
                         FDCE                                         r  dff_acc_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][15]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][15]
                         FDCE                                         r  dff_acc_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][1]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][1]
                         FDCE                                         r  dff_acc_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][2]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][2]
                         FDCE                                         r  dff_acc_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dff_acc_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dff_acc_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[1][3]/Q
                         net (fo=1, unplaced)         0.141     0.965    dff_acc_reg[1][3]
                         FDCE                                         r  dff_acc_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[2][3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    dff_acc_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Sysclk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.000       0.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.000       2.000                dff_acc_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.500       1.000                dff_acc_reg[0][2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.379ns  (logic 8.971ns (78.838%)  route 2.408ns (21.162%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     8.566    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    11.379 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    11.379    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 8.968ns (78.832%)  route 2.408ns (21.168%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.760 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     8.560    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    11.376 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.376    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.297ns  (logic 8.889ns (78.684%)  route 2.408ns (21.316%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.685 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800     8.485    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    11.297 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.297    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 8.862ns (78.633%)  route 2.408ns (21.367%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.661 r  data_out_OBUF[19]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800     8.461    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    11.270 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.270    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.262ns  (logic 8.854ns (78.618%)  route 2.408ns (21.382%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.649 r  data_out_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     8.449    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    11.262 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.262    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.259ns  (logic 8.851ns (78.612%)  route 2.408ns (21.388%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.643 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     8.443    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    11.259 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.259    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.180ns  (logic 8.772ns (78.461%)  route 2.408ns (21.539%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.568 r  data_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800     8.368    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    11.180 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.180    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 8.745ns (78.409%)  route 2.408ns (21.591%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.544 r  data_out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800     8.344    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    11.153 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.153    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.145ns  (logic 8.737ns (78.393%)  route 2.408ns (21.607%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.532 r  data_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     8.332    data_out_OBUF[9]
                                                                      r  data_out_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    11.145 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.145    data_out[9]
                                                                      r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.142ns  (logic 8.734ns (78.387%)  route 2.408ns (21.613%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.800     6.412    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.526 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     8.326    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    11.142 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.142    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 2.134ns (67.845%)  route 1.011ns (32.155%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[20])
                                                      0.609     1.147 r  data_out1/P[20]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_85
                                                                      r  data_out_OBUF[11]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[11]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[11]_inst_i_3_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.594 r  data_out_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     1.931    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     3.145 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.145    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 2.134ns (67.845%)  route 1.011ns (32.155%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      0.609     1.147 r  data_out1/P[12]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_93
                                                                      r  data_out_OBUF[3]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[3]_inst_i_3_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.594 r  data_out_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     1.931    data_out_OBUF[2]
                                                                      r  data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     3.145 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.145    data_out[2]
                                                                      r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 2.134ns (67.845%)  route 1.011ns (32.155%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[16])
                                                      0.609     1.147 r  data_out1/P[16]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_89
                                                                      r  data_out_OBUF[7]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[7]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[7]_inst_i_3_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.594 r  data_out_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     1.931    data_out_OBUF[6]
                                                                      r  data_out_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     3.145 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.145    data_out[6]
                                                                      r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 2.134ns (67.844%)  route 1.011ns (32.155%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      0.609     1.147 r  data_out1/P[11]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.595 r  data_out_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.932    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     3.145 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.145    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 2.134ns (67.844%)  route 1.011ns (32.155%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      0.609     1.147 r  data_out1/P[15]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_90
                                                                      r  data_out_OBUF[7]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[7]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[7]_inst_i_4_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.595 r  data_out_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.932    data_out_OBUF[5]
                                                                      r  data_out_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     3.145 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.145    data_out[5]
                                                                      r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 2.134ns (67.844%)  route 1.011ns (32.155%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[19])
                                                      0.609     1.147 r  data_out1/P[19]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_86
                                                                      r  data_out_OBUF[11]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[11]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[11]_inst_i_4_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.595 r  data_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.932    data_out_OBUF[9]
                                                                      r  data_out_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     3.145 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.145    data_out[9]
                                                                      r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 2.135ns (67.855%)  route 1.011ns (32.145%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[21])
                                                      0.609     1.147 r  data_out1/P[21]
                         net (fo=5, unplaced)         0.337     1.484    p_35_in0
                                                                      r  data_out_OBUF[11]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     1.529 r  data_out_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[11]_inst_i_2_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.593 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.930    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     3.146 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.146    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 2.135ns (67.855%)  route 1.011ns (32.145%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[13])
                                                      0.609     1.147 r  data_out1/P[13]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_92
                                                                      r  data_out_OBUF[3]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[3]_inst_i_2_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.593 r  data_out_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.930    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     3.146 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.146    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 2.135ns (67.855%)  route 1.011ns (32.145%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[17])
                                                      0.609     1.147 r  data_out1/P[17]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_88
                                                                      r  data_out_OBUF[7]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[7]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[7]_inst_i_2_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.593 r  data_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.930    data_out_OBUF[7]
                                                                      r  data_out_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     3.146 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.146    data_out[7]
                                                                      r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 2.138ns (67.885%)  route 1.011ns (32.115%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.337     0.538    data_in_IBUF[14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      0.609     1.147 r  data_out1/P[10]
                         net (fo=2, unplaced)         0.337     1.484    data_out1_n_95
                                                                      r  data_out_OBUF[3]_inst_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  data_out_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.529    data_out_OBUF[3]_inst_i_5_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.599 r  data_out_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.337     1.936    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     3.149 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.149    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Sysclk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 4.807ns (78.847%)  route 1.290ns (21.153%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.940 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     5.740    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813     8.554 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.554    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 4.804ns (78.837%)  route 1.290ns (21.163%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.934 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     5.734    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816     8.551 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.551    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.725ns (78.559%)  route 1.290ns (21.441%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.859 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800     5.659    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812     8.472 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.472    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.698ns (78.462%)  route 1.290ns (21.538%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.835 r  data_out_OBUF[19]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800     5.635    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     8.445 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.445    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.690ns (78.434%)  route 1.290ns (21.566%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.823 r  data_out_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     5.623    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813     8.437 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.437    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 4.687ns (78.423%)  route 1.290ns (21.577%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.817 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     5.617    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816     8.434 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.434    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 4.608ns (78.134%)  route 1.290ns (21.866%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.742 r  data_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800     5.542    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812     8.355 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.355    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 4.581ns (78.033%)  route 1.290ns (21.967%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.718 r  data_out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800     5.518    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     8.328 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.328    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 4.573ns (78.003%)  route 1.290ns (21.997%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.706 r  data_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     5.506    data_out_OBUF[9]
                                                                      r  data_out_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813     8.320 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.320    data_out[9]
                                                                      r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 4.570ns (77.992%)  route 1.290ns (22.008%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  dff_acc_reg[35][1]/Q
                         net (fo=2, unplaced)         0.481     3.415    dff_acc_reg[35][1]
                                                                      r  data_out_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     5.500    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816     8.317 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.317    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff_acc_reg[35][0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.505ns (75.726%)  route 0.483ns (24.274%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][0]/Q
                         net (fo=2, unplaced)         0.145     0.970    dff_acc_reg[35][0]
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  data_out_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.665 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.665    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][4]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.505ns (75.726%)  route 0.483ns (24.274%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][4]/Q
                         net (fo=2, unplaced)         0.145     0.970    dff_acc_reg[35][4]
                                                                      r  data_out_OBUF[7]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  data_out_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[5]
                                                                      r  data_out_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.665 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.665    data_out[5]
                                                                      r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][8]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.505ns (75.726%)  route 0.483ns (24.274%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][8]/Q
                         net (fo=2, unplaced)         0.145     0.970    dff_acc_reg[35][8]
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  data_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[9]
                                                                      r  data_out_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.665 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.665    data_out[9]
                                                                      r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][15]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.505ns (75.613%)  route 0.485ns (24.387%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][15]/Q
                         net (fo=3, unplaced)         0.148     0.973    dff_acc_reg[35][15]
                                                                      r  data_out_OBUF[19]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.118 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.455    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.668 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.668    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][10]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.508ns (75.746%)  route 0.483ns (24.254%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][10]/Q
                         net (fo=2, unplaced)         0.146     0.970    dff_acc_reg[35][10]
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.115 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.669 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.508ns (75.746%)  route 0.483ns (24.254%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][2]/Q
                         net (fo=2, unplaced)         0.146     0.970    dff_acc_reg[35][2]
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.115 r  data_out_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.669 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][6]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.508ns (75.746%)  route 0.483ns (24.254%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][6]/Q
                         net (fo=2, unplaced)         0.146     0.970    dff_acc_reg[35][6]
                                                                      r  data_out_OBUF[7]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.115 r  data_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[7]
                                                                      r  data_out_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.669 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[7]
                                                                      r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][19]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.525ns (76.514%)  route 0.468ns (23.486%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][19]/Q
                         net (fo=1, unplaced)         0.131     0.956    dff_acc_reg[35][19]
                                                                      r  data_out_OBUF[19]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  data_out_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     1.054    data_out_OBUF[19]_inst_i_2_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.118 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.455    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.671 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.671    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][13]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.508ns (75.634%)  route 0.486ns (24.366%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][13]/Q
                         net (fo=3, unplaced)         0.149     0.973    dff_acc_reg[35][13]
                                                                      r  data_out_OBUF[15]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.118 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.455    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.672 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.672    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_acc_reg[35][18]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.524ns (76.324%)  route 0.473ns (23.676%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[35][18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dff_acc_reg[35][18]/Q
                         net (fo=2, unplaced)         0.136     0.960    dff_acc_reg[35][18]
                                                                      r  data_out_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  data_out_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     1.058    data_out_OBUF[19]_inst_i_3_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.123 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     1.460    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     2.675 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.675    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Sysclk

Max Delay          1360 Endpoints
Min Delay          1360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[10][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__7/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__7/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__7_n_94
                                                                      r  dff_acc[10][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[10][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[10][3]_i_4_n_0
                                                                      r  dff_acc_reg[10][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[10][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[10][3]_i_1_n_0
                                                                      r  dff_acc_reg[10][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[10][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[10][7]_i_1_n_0
                                                                      r  dff_acc_reg[10][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[10][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[10][11]_i_1_n_0
                                                                      r  dff_acc_reg[10][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[10][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[10][15]_i_1_n_0
                                                                      r  dff_acc_reg[10][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[10][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_40_out[17]
                         FDCE                                         r  dff_acc_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[10][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[11][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__8/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__8_n_94
                                                                      r  dff_acc[11][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[11][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[11][3]_i_4_n_0
                                                                      r  dff_acc_reg[11][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[11][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[11][3]_i_1_n_0
                                                                      r  dff_acc_reg[11][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[11][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[11][7]_i_1_n_0
                                                                      r  dff_acc_reg[11][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[11][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[11][11]_i_1_n_0
                                                                      r  dff_acc_reg[11][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[11][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[11][15]_i_1_n_0
                                                                      r  dff_acc_reg[11][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[11][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_39_out[17]
                         FDCE                                         r  dff_acc_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[11][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[12][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__9/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__9/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__9_n_94
                                                                      r  dff_acc[12][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[12][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[12][3]_i_4_n_0
                                                                      r  dff_acc_reg[12][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[12][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[12][3]_i_1_n_0
                                                                      r  dff_acc_reg[12][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[12][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[12][7]_i_1_n_0
                                                                      r  dff_acc_reg[12][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[12][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[12][11]_i_1_n_0
                                                                      r  dff_acc_reg[12][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[12][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[12][15]_i_1_n_0
                                                                      r  dff_acc_reg[12][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[12][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_38_out[17]
                         FDCE                                         r  dff_acc_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[12][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[13][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__10/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__10/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__10_n_94
                                                                      r  dff_acc[13][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[13][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[13][3]_i_4_n_0
                                                                      r  dff_acc_reg[13][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[13][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[13][3]_i_1_n_0
                                                                      r  dff_acc_reg[13][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[13][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[13][7]_i_1_n_0
                                                                      r  dff_acc_reg[13][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[13][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[13][11]_i_1_n_0
                                                                      r  dff_acc_reg[13][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[13][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[13][15]_i_1_n_0
                                                                      r  dff_acc_reg[13][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[13][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_37_out[17]
                         FDCE                                         r  dff_acc_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[13][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[14][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__11/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__11/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__11_n_94
                                                                      r  dff_acc[14][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[14][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[14][3]_i_4_n_0
                                                                      r  dff_acc_reg[14][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[14][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[14][3]_i_1_n_0
                                                                      r  dff_acc_reg[14][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[14][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[14][7]_i_1_n_0
                                                                      r  dff_acc_reg[14][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[14][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[14][11]_i_1_n_0
                                                                      r  dff_acc_reg[14][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[14][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[14][15]_i_1_n_0
                                                                      r  dff_acc_reg[14][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[14][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_36_out[17]
                         FDCE                                         r  dff_acc_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[14][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[15][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__12/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__12/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__12_n_94
                                                                      r  dff_acc[15][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[15][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[15][3]_i_4_n_0
                                                                      r  dff_acc_reg[15][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[15][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[15][3]_i_1_n_0
                                                                      r  dff_acc_reg[15][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[15][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[15][7]_i_1_n_0
                                                                      r  dff_acc_reg[15][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[15][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[15][11]_i_1_n_0
                                                                      r  dff_acc_reg[15][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[15][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[15][15]_i_1_n_0
                                                                      r  dff_acc_reg[15][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[15][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_35_out[17]
                         FDCE                                         r  dff_acc_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[15][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[16][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__13/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__13/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_out__13_n_94
                                                                      r  dff_acc[16][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[16][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[16][3]_i_4_n_0
                                                                      r  dff_acc_reg[16][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[16][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[16][3]_i_1_n_0
                                                                      r  dff_acc_reg[16][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[16][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[16][7]_i_1_n_0
                                                                      r  dff_acc_reg[16][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[16][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[16][11]_i_1_n_0
                                                                      r  dff_acc_reg[16][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[16][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[16][15]_i_1_n_0
                                                                      r  dff_acc_reg[16][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[16][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_34_out[17]
                         FDCE                                         r  dff_acc_reg[16][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[16][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[17][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__14/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__14/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_in29_in[1]
                                                                      r  dff_acc[17][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[17][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[17][3]_i_4_n_0
                                                                      r  dff_acc_reg[17][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[17][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[17][3]_i_1_n_0
                                                                      r  dff_acc_reg[17][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[17][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[17][7]_i_1_n_0
                                                                      r  dff_acc_reg[17][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[17][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[17][11]_i_1_n_0
                                                                      r  dff_acc_reg[17][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[17][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[17][15]_i_1_n_0
                                                                      r  dff_acc_reg[17][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[17][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_33_out[17]
                         FDCE                                         r  dff_acc_reg[17][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[17][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[18][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__15/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__15/P[11]
                         net (fo=1, unplaced)         0.800     6.412    p_0_in31_in[1]
                                                                      r  dff_acc[18][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[18][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[18][3]_i_4_n_0
                                                                      r  dff_acc_reg[18][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[18][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[18][3]_i_1_n_0
                                                                      r  dff_acc_reg[18][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[18][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[18][7]_i_1_n_0
                                                                      r  dff_acc_reg[18][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[18][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[18][11]_i_1_n_0
                                                                      r  dff_acc_reg[18][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[18][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[18][15]_i_1_n_0
                                                                      r  dff_acc_reg[18][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[18][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_32_out[17]
                         FDCE                                         r  dff_acc_reg[18][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[18][17]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            dff_acc_reg[19][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 6.158ns (79.289%)  route 1.608ns (20.711%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_in_IBUF[14]_inst/O
                         net (fo=288, unplaced)       0.800     1.771    data_in_IBUF[14]
                                                                      r  p_0_out__14/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      3.841     5.612 r  p_0_out__14/P[11]
                         net (fo=2, unplaced)         0.800     6.412    p_0_in29_in[1]
                                                                      r  dff_acc[19][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  dff_acc[19][3]_i_4/O
                         net (fo=1, unplaced)         0.000     6.536    dff_acc[19][3]_i_4_n_0
                                                                      r  dff_acc_reg[19][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.069 r  dff_acc_reg[19][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.078    dff_acc_reg[19][3]_i_1_n_0
                                                                      r  dff_acc_reg[19][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  dff_acc_reg[19][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    dff_acc_reg[19][7]_i_1_n_0
                                                                      r  dff_acc_reg[19][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  dff_acc_reg[19][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    dff_acc_reg[19][11]_i_1_n_0
                                                                      r  dff_acc_reg[19][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  dff_acc_reg[19][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    dff_acc_reg[19][15]_i_1_n_0
                                                                      r  dff_acc_reg[19][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.766 r  dff_acc_reg[19][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.766    p_30_out[17]
                         FDCE                                         r  dff_acc_reg[19][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[19][17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][0]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][10]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][11]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][1]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][2]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][3]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][4]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][5]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][6]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dff_acc_reg[0][7]/CLR
                            (removal check against rising-edge clock Sysclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    rst_n_IBUF
                                                                      r  dff_acc[0][11]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  dff_acc[0][11]_i_1/O
                         net (fo=698, unplaced)       0.386     0.969    dff_acc[0][11]_i_1_n_0
                         FDCE                                         f  dff_acc_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  dff_acc_reg[0][7]/C





