Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Aug 20 22:43:29 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   4           
TIMING-16  Warning   Large setup violation             87          
TIMING-18  Warning   Missing input or output delay     6           
TIMING-20  Warning   Non-clocked latch                 1           
LATCH-1    Advisory  Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (36)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.787     -259.428                    414                11803        0.006        0.000                      0                11803        3.500        0.000                       0                  3111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.375 10.375}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk12_clk_wiz_1     {0.000 41.667}       83.333          12.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     4  
  clk100_clk_wiz_0         -1.787     -254.381                    391                10201        0.006        0.000                      0                10201        3.750        0.000                       0                  2287  
  clk100ps_clk_wiz_0                                                                                                                                                    4.500        0.000                       0                    34  
  clk125_clk_wiz_0          1.144        0.000                      0                   48        0.171        0.000                      0                   48        3.500        0.000                       0                    46  
  clk12_clk_wiz_1          73.595        0.000                      0                  546        0.140        0.000                      0                  546       41.167        0.000                       0                   284  
  clk25_clk_wiz_0          15.303        0.000                      0                  680        0.122        0.000                      0                  680       19.500        0.000                       0                   332  
  clk50_clk_wiz_0          13.961        0.000                      0                  206        0.145        0.000                      0                  206        9.500        0.000                       0                   118  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100ps_clk_wiz_0  clk100_clk_wiz_0          2.839        0.000                      0                   32        5.033        0.000                      0                   32  
clk12_clk_wiz_1     clk100_clk_wiz_0         -1.414       -5.047                     23                   34        0.078        0.000                      0                   34  
clk25_clk_wiz_0     clk100_clk_wiz_0          5.775        0.000                      0                   60        0.154        0.000                      0                   60  
clk50_clk_wiz_0     clk100_clk_wiz_0          3.999        0.000                      0                  243        0.113        0.000                      0                  243  
clk25_clk_wiz_0     clk125_clk_wiz_0          4.997        0.000                      0                   30        0.120        0.000                      0                   30  
clk100_clk_wiz_0    clk25_clk_wiz_0           3.482        0.000                      0                   34        0.196        0.000                      0                   34  
clk100_clk_wiz_0    clk50_clk_wiz_0           2.325        0.000                      0                  102        0.276        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                              clk100_clk_wiz_0  
(none)            clk100_clk_wiz_0  clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clk12_clk_wiz_1                         
(none)              clk50_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk100ps_clk_wiz_0  
(none)                                  clk12_clk_wiz_1     
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y10   clk_wiz_1Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          391  Failing Endpoints,  Worst Slack       -1.787ns,  Total Violation     -254.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.648ns  (logic 3.466ns (52.138%)  route 3.182ns (47.862%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.890    14.095    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.570    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X70Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.694 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3/O
                         net (fo=3, routed)           0.320    15.014    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_replica_1/O
                         net (fo=10, routed)          0.885    16.023    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0_repN_1
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.124    16.147 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    16.147    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X77Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    16.364 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.736    17.100    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.299    17.399 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[27]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.399    tangerineSOCInst/picorv32Inst/reg_out[27]
    SLICE_X77Y109        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.530    15.387    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X77Y109        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[27]/C
                         clock pessimism              0.278    15.665    
                         clock uncertainty           -0.085    15.580    
    SLICE_X77Y109        FDRE (Setup_fdre_C_D)        0.032    15.612    tangerineSOCInst/picorv32Inst/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -17.399    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.647ns  (logic 3.466ns (52.143%)  route 3.181ns (47.857%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.890    14.095    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.570    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X70Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.694 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3/O
                         net (fo=3, routed)           0.320    15.014    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_replica_1/O
                         net (fo=10, routed)          0.885    16.023    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0_repN_1
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.124    16.147 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    16.147    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X77Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    16.364 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.735    17.099    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X75Y110        LUT6 (Prop_lut6_I2_O)        0.299    17.398 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[28]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.398    tangerineSOCInst/picorv32Inst/reg_out[28]
    SLICE_X75Y110        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.533    15.390    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X75Y110        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/C
                         clock pessimism              0.278    15.668    
                         clock uncertainty           -0.085    15.583    
    SLICE_X75Y110        FDRE (Setup_fdre_C_D)        0.031    15.614    tangerineSOCInst/picorv32Inst/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.636ns  (logic 3.466ns (52.232%)  route 3.170ns (47.768%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.890    14.095    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.570    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X70Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.694 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3/O
                         net (fo=3, routed)           0.320    15.014    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_replica_1/O
                         net (fo=10, routed)          0.885    16.023    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0_repN_1
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.124    16.147 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    16.147    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X77Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    16.364 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.724    17.088    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X77Y111        LUT6 (Prop_lut6_I2_O)        0.299    17.387 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[29]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.387    tangerineSOCInst/picorv32Inst/reg_out[29]
    SLICE_X77Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.529    15.386    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X77Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/C
                         clock pessimism              0.278    15.664    
                         clock uncertainty           -0.085    15.579    
    SLICE_X77Y111        FDRE (Setup_fdre_C_D)        0.031    15.610    tangerineSOCInst/picorv32Inst/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -17.387    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.567ns  (logic 3.074ns (46.808%)  route 3.493ns (53.192%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 15.392 - 10.000 ) 
    Source Clock Delay      (SCD):    5.753ns = ( 10.753 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.699    10.753    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    13.207 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.054    14.262    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31][3]
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.124    14.386 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=2, routed)           0.454    14.839    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[27]
    SLICE_X81Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.963 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[27]_i_2/O
                         net (fo=1, routed)           0.428    15.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[27]_i_2_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[27]_i_1/O
                         net (fo=4, routed)           1.250    16.766    tangerineSOCInst/picorv32Inst/mem_rdata_q[27]_i_1_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I2_O)        0.124    16.890 r  tangerineSOCInst/picorv32Inst/reg_out[3]_i_3/O
                         net (fo=1, routed)           0.307    17.197    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[3]
    SLICE_X75Y104        LUT6 (Prop_lut6_I2_O)        0.124    17.321 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[3]_i_1/O
                         net (fo=1, routed)           0.000    17.321    tangerineSOCInst/picorv32Inst/reg_out[3]
    SLICE_X75Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.535    15.392    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X75Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[3]/C
                         clock pessimism              0.206    15.598    
                         clock uncertainty           -0.085    15.513    
    SLICE_X75Y104        FDRE (Setup_fdre_C_D)        0.031    15.544    tangerineSOCInst/picorv32Inst/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -17.321    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.630ns  (logic 3.466ns (52.276%)  route 3.164ns (47.724%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.890    14.095    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.570    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X70Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.694 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3/O
                         net (fo=3, routed)           0.320    15.014    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_replica_1/O
                         net (fo=10, routed)          0.885    16.023    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0_repN_1
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.124    16.147 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    16.147    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X77Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    16.364 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.718    17.083    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X77Y108        LUT6 (Prop_lut6_I2_O)        0.299    17.382 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[12]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.382    tangerineSOCInst/picorv32Inst/reg_out[12]
    SLICE_X77Y108        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.531    15.388    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X77Y108        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[12]/C
                         clock pessimism              0.278    15.666    
                         clock uncertainty           -0.085    15.581    
    SLICE_X77Y108        FDRE (Setup_fdre_C_D)        0.032    15.613    tangerineSOCInst/picorv32Inst/reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.627ns  (logic 3.466ns (52.299%)  route 3.161ns (47.701%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.890    14.095    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.570    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X70Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.694 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3/O
                         net (fo=3, routed)           0.320    15.014    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_replica_1/O
                         net (fo=10, routed)          0.885    16.023    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0_repN_1
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.124    16.147 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    16.147    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X77Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    16.364 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.715    17.080    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X77Y108        LUT6 (Prop_lut6_I2_O)        0.299    17.379 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.379    tangerineSOCInst/picorv32Inst/reg_out[10]
    SLICE_X77Y108        FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.531    15.388    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X77Y108        FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[10]/C
                         clock pessimism              0.278    15.666    
                         clock uncertainty           -0.085    15.581    
    SLICE_X77Y108        FDSE (Setup_fdse_C_D)        0.031    15.612    tangerineSOCInst/picorv32Inst/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -17.379    
  -------------------------------------------------------------------
                         slack                                 -1.767    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.542ns  (logic 2.950ns (45.095%)  route 3.592ns (54.905%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 15.381 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.988    14.193    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][5]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.317 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           0.401    14.718    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[13]
    SLICE_X71Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_4/O
                         net (fo=1, routed)           0.586    15.429    tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_4_n_0
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.124    15.553 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_2/O
                         net (fo=4, routed)           0.905    16.458    tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_2_n_0
    SLICE_X76Y103        LUT3 (Prop_lut3_I2_O)        0.124    16.582 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_1_replica/O
                         net (fo=2, routed)           0.711    17.293    tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_1_n_0_repN
    SLICE_X78Y105        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.524    15.381    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X78Y105        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]/C
                         clock pessimism              0.278    15.659    
                         clock uncertainty           -0.085    15.574    
    SLICE_X78Y105        FDRE (Setup_fdre_C_D)       -0.047    15.527    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.616ns  (logic 3.466ns (52.387%)  route 3.150ns (47.613%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns = ( 10.751 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.697    10.751    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    13.205 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.890    14.095    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X71Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.351    14.570    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X70Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.694 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3/O
                         net (fo=3, routed)           0.320    15.014    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_3_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_replica_1/O
                         net (fo=10, routed)          0.885    16.023    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0_repN_1
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.124    16.147 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    16.147    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X77Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    16.364 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.704    17.069    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X75Y111        LUT6 (Prop_lut6_I4_O)        0.299    17.368 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[19]_i_1/O
                         net (fo=1, routed)           0.000    17.368    tangerineSOCInst/picorv32Inst/reg_out[19]
    SLICE_X75Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.532    15.389    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X75Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[19]/C
                         clock pessimism              0.278    15.667    
                         clock uncertainty           -0.085    15.582    
    SLICE_X75Y111        FDRE (Setup_fdre_C_D)        0.029    15.611    tangerineSOCInst/picorv32Inst/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.040ns  (logic 3.856ns (34.928%)  route 7.184ns (65.072%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 15.381 - 10.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        2.163     6.217    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y8          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.671 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.880    10.551    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_1[1]
    SLICE_X130Y47        LUT6 (Prop_lut6_I1_O)        0.124    10.675 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.675    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_21_n_0
    SLICE_X130Y47        MUXF7 (Prop_muxf7_I0_O)      0.238    10.913 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.913    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9_n_0
    SLICE_X130Y47        MUXF8 (Prop_muxf8_I0_O)      0.104    11.017 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.425    12.442    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X110Y69        LUT6 (Prop_lut6_I3_O)        0.316    12.758 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.601    14.359    tangerineSOCInst/picorv32Inst/douta[1]
    SLICE_X84Y94         LUT5 (Prop_lut5_I4_O)        0.124    14.483 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_8/O
                         net (fo=1, routed)           0.486    14.969    tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_8_n_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I5_O)        0.124    15.093 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_4/O
                         net (fo=1, routed)           0.434    15.528    tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_4_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I3_O)        0.124    15.652 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_2/O
                         net (fo=4, routed)           0.318    15.970    tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_2_n_0
    SLICE_X83Y102        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_4/O
                         net (fo=9, routed)           1.040    17.133    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_4_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.257 r  tangerineSOCInst/picorv32Inst/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000    17.257    tangerineSOCInst/picorv32Inst/instr_jalr0
    SLICE_X78Y103        FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.524    15.381    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X78Y103        FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jalr_reg/C
                         clock pessimism              0.206    15.587    
                         clock uncertainty           -0.085    15.502    
    SLICE_X78Y103        FDRE (Setup_fdre_C_D)        0.029    15.531    tangerineSOCInst/picorv32Inst/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                         -17.257    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        6.468ns  (logic 3.074ns (47.528%)  route 3.394ns (52.472%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 15.392 - 10.000 ) 
    Source Clock Delay      (SCD):    5.753ns = ( 10.753 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U22                                               0.000     5.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     5.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     8.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    10.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     7.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     8.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.055 f  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.699    10.753    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    13.207 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.989    14.197    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31][4]
    SLICE_X87Y114        LUT3 (Prop_lut3_I1_O)        0.124    14.321 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=2, routed)           0.612    14.932    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[28]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.056 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[28]_i_2/O
                         net (fo=1, routed)           0.609    15.665    tangerineSOCInst/picorv32Inst/mem_rdata_q[28]_i_2_n_0
    SLICE_X78Y111        LUT6 (Prop_lut6_I0_O)        0.124    15.789 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[28]_i_1/O
                         net (fo=4, routed)           0.738    16.527    tangerineSOCInst/picorv32Inst/mem_rdata_q[28]_i_1_n_0
    SLICE_X75Y106        LUT6 (Prop_lut6_I2_O)        0.124    16.651 r  tangerineSOCInst/picorv32Inst/reg_out[4]_i_3/O
                         net (fo=1, routed)           0.446    17.097    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[4]
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    17.221 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    17.221    tangerineSOCInst/picorv32Inst/reg_out[4]
    SLICE_X75Y105        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.535    15.392    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X75Y105        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[4]/C
                         clock pessimism              0.206    15.598    
                         clock uncertainty           -0.085    15.513    
    SLICE_X75Y105        FDRE (Setup_fdre_C_D)        0.032    15.545    tangerineSOCInst/picorv32Inst/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.545    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                 -1.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.681%)  route 0.451ns (73.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.578     1.716    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]/Q
                         net (fo=1, routed)           0.451     2.331    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.890     2.287    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.029    
    RAMB18_X3Y65         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     2.325    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.062%)  route 0.490ns (74.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.574     1.712    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]/Q
                         net (fo=1, routed)           0.490     2.367    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.890     2.287    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.029    
    RAMB18_X3Y65         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     2.325    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.551%)  route 0.135ns (35.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.650     1.789    tangerineSOCInst/picorv32Inst/pcpi_div/clk100
    SLICE_X60Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.148     1.937 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[21]/Q
                         net (fo=3, routed)           0.135     2.072    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg_n_0_[21]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.098     2.170 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient[21]_i_1/O
                         net (fo=1, routed)           0.000     2.170    tangerineSOCInst/picorv32Inst/pcpi_div/quotient[21]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.855     2.252    tangerineSOCInst/picorv32Inst/pcpi_div/clk100
    SLICE_X60Y100        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[21]/C
                         clock pessimism             -0.263     1.988    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.120     2.108    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.048%)  route 0.518ns (75.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.578     1.716    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[28]/Q
                         net (fo=1, routed)           0.518     2.398    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.890     2.287    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.029    
    RAMB18_X3Y65         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     2.325    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.164ns (23.832%)  route 0.524ns (76.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.577     1.715    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y137        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/Q
                         net (fo=1, routed)           0.524     2.403    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[18]
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.890     2.287    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.029    
    RAMB18_X3Y65         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.325    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/reg_op1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.853%)  route 0.274ns (50.147%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.577     1.715    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X66Y107        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_op1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/picorv32Inst/reg_op1_reg[11]/Q
                         net (fo=20, routed)          0.274     2.153    tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[31]_0[11]
    SLICE_X69Y98         LUT6 (Prop_lut6_I3_O)        0.045     2.198 r  tangerineSOCInst/picorv32Inst/pcpi_div/dividend[11]_i_6/O
                         net (fo=1, routed)           0.000     2.198    tangerineSOCInst/picorv32Inst/pcpi_div/dividend[11]_i_6_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.261 r  tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.261    tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[11]_i_1_n_4
    SLICE_X69Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.920     2.317    tangerineSOCInst/picorv32Inst/pcpi_div/clk100
    SLICE_X69Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[11]/C
                         clock pessimism             -0.263     2.053    
    SLICE_X69Y98         FDRE (Hold_fdre_C_D)         0.105     2.158    tangerineSOCInst/picorv32Inst/pcpi_div/dividend_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.336%)  route 0.588ns (80.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.576     1.714    tangerineSOCInst/usbHostInst/clk100
    SLICE_X65Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/Q
                         net (fo=1, routed)           0.588     2.443    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.890     2.287    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y65         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.029    
    RAMB18_X3Y65         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     2.325    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.568     1.706    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     1.847 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.903    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X63Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X63Y125        FDRE (Hold_fdre_C_D)         0.076     1.782    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.568     1.706    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     1.847 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.903    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X63Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X63Y125        FDRE (Hold_fdre_C_D)         0.075     1.781    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y126        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.904    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X63Y126        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.837     2.234    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y126        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.526     1.707    
    SLICE_X63Y126        FDRE (Hold_fdre_C_D)         0.075     1.782    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y45      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y43      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y64     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y64     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y39     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y39     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y36     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y36     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.375 10.375 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X90Y113    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y124    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X75Y126    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y117    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y127    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y113    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y113    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y124    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y124    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y113    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y113    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y121    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y115    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y124    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y124    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.704ns (11.631%)  route 5.349ns (88.369%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.997    11.934    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.535    13.392    dvidInst/clk125
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.198    13.590    
                         clock uncertainty           -0.082    13.508    
    SLICE_X63Y131        FDRE (Setup_fdre_C_R)       -0.429    13.079    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.704ns (11.631%)  route 5.349ns (88.369%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.997    11.934    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.535    13.392    dvidInst/clk125
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.198    13.590    
                         clock uncertainty           -0.082    13.508    
    SLICE_X63Y131        FDRE (Setup_fdre_C_R)       -0.429    13.079    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.704ns (12.300%)  route 5.020ns (87.700%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.668    11.605    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X54Y134        FDRE                                         r  dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.543    13.400    dvidInst/clk125
    SLICE_X54Y134        FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.198    13.598    
                         clock uncertainty           -0.082    13.516    
    SLICE_X54Y134        FDRE (Setup_fdre_C_R)       -0.429    13.087    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.704ns (12.465%)  route 4.944ns (87.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.592    11.530    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.540    13.397    dvidInst/clk125
    SLICE_X53Y131        FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.198    13.595    
                         clock uncertainty           -0.082    13.513    
    SLICE_X53Y131        FDRE (Setup_fdre_C_R)       -0.429    13.084    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.828ns (13.664%)  route 5.232ns (86.336%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.880    11.817    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X54Y131        LUT3 (Prop_lut3_I1_O)        0.124    11.941 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    11.941    dvidInst/shift_red[4]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.198    13.594    
                         clock uncertainty           -0.082    13.512    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)        0.029    13.541    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.828ns (13.698%)  route 5.217ns (86.302%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.865    11.802    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X59Y133        LUT3 (Prop_lut3_I1_O)        0.124    11.926 r  dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    11.926    dvidInst/shift_green_1[0]
    SLICE_X59Y133        FDRE                                         r  dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.542    13.399    dvidInst/clk125
    SLICE_X59Y133        FDRE                                         r  dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.198    13.597    
                         clock uncertainty           -0.082    13.515    
    SLICE_X59Y133        FDRE (Setup_fdre_C_D)        0.029    13.544    dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.854ns (14.033%)  route 5.232ns (85.967%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.880    11.817    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X54Y131        LUT3 (Prop_lut3_I1_O)        0.150    11.967 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    11.967    dvidInst/shift_red[5]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.198    13.594    
                         clock uncertainty           -0.082    13.512    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)        0.075    13.587    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.828ns (13.732%)  route 5.202ns (86.268%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.850    11.787    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X54Y131        LUT3 (Prop_lut3_I1_O)        0.124    11.911 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    11.911    dvidInst/shift_red[6]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.198    13.594    
                         clock uncertainty           -0.082    13.512    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)        0.031    13.543    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.543    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.854ns (14.103%)  route 5.202ns (85.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.850    11.787    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X54Y131        LUT3 (Prop_lut3_I1_O)        0.150    11.937 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    11.937    dvidInst/shift_red[7]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.198    13.594    
                         clock uncertainty           -0.082    13.512    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)        0.075    13.587    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.822ns (13.612%)  route 5.217ns (86.388%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.859     7.197    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.492     7.813    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.937 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.865    11.802    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X59Y133        LUT3 (Prop_lut3_I1_O)        0.118    11.920 r  dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    11.920    dvidInst/shift_green_1[1]
    SLICE_X59Y133        FDRE                                         r  dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.542    13.399    dvidInst/clk125
    SLICE_X59Y133        FDRE                                         r  dvidInst/shift_green_reg[1]/C
                         clock pessimism              0.198    13.597    
                         clock uncertainty           -0.082    13.515    
    SLICE_X59Y133        FDRE (Setup_fdre_C_D)        0.075    13.590    dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  1.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.190ns (60.285%)  route 0.125ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.577     1.715    dvidInst/clk125
    SLICE_X47Y129        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  dvidInst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.125     1.981    dvidInst/shift_blue[9]
    SLICE_X48Y128        LUT3 (Prop_lut3_I0_O)        0.049     2.030 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.030    dvidInst/shift_blue_0[7]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.512     1.728    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.131     1.859    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131     2.055    dvidInst/shift_clock[0]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[8]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.070     1.866    dvidInst/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.130     2.055    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.066     1.849    dvidInst/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.540%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.574     1.712    dvidInst/clk125
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.148     1.860 r  dvidInst/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.094     1.955    dvidInst/shift_green[7]
    SLICE_X62Y131        LUT3 (Prop_lut3_I0_O)        0.101     2.056 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.056    dvidInst/shift_green_1[5]
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.843     2.240    dvidInst/clk125
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.527     1.712    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.131     1.843    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.508%)  route 0.123ns (46.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123     2.047    dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.047     1.830    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.577     1.715    dvidInst/clk125
    SLICE_X47Y129        FDRE                                         r  dvidInst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  dvidInst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.182     2.038    dvidInst/shift_blue[8]
    SLICE_X48Y128        LUT3 (Prop_lut3_I0_O)        0.045     2.083 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    dvidInst/shift_blue_0[6]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism             -0.512     1.728    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.121     1.849    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.576     1.714    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  dvidInst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.162     2.040    dvidInst/shift_blue[6]
    SLICE_X48Y128        LUT3 (Prop_lut3_I0_O)        0.045     2.085 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.085    dvidInst/shift_blue_0[4]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.121     1.835    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.190ns (47.487%)  route 0.210ns (52.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.579     1.717    dvidInst/clk125
    SLICE_X53Y131        FDRE                                         r  dvidInst/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  dvidInst/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.210     2.068    dvidInst/data1[7]
    SLICE_X54Y131        LUT3 (Prop_lut3_I0_O)        0.049     2.117 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.117    dvidInst/shift_red[7]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.847     2.244    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.492     1.751    
    SLICE_X54Y131        FDRE (Hold_fdre_C_D)         0.107     1.858    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.250ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.576     1.714    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.148     1.862 r  dvidInst/shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.147     2.009    dvidInst/shift_blue[7]
    SLICE_X48Y128        LUT3 (Prop_lut3_I0_O)        0.102     2.111 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.111    dvidInst/shift_blue_0[5]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.131     1.845    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.244%)  route 0.225ns (54.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.574     1.712    dvidInst/clk125
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  dvidInst/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.225     2.078    dvidInst/shift_green[8]
    SLICE_X62Y131        LUT3 (Prop_lut3_I0_O)        0.045     2.123 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.123    dvidInst/shift_green_1[6]
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.843     2.240    dvidInst/clk125
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.514     1.725    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.121     1.846    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X48Y128    dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X48Y128    dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X48Y128    dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X48Y128    dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y128    dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk12_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       73.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.595ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 2.826ns (30.059%)  route 6.575ns (69.941%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 88.716 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.749    15.142    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/E[0]
    SLICE_X67Y162        FDCE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.527    88.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    SLICE_X67Y162        FDCE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
                         clock pessimism              0.205    88.922    
                         clock uncertainty           -0.117    88.805    
    SLICE_X67Y162        FDCE (Setup_fdce_C_D)       -0.067    88.738    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         88.738    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 73.595    

Slack (MET) :             73.693ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 2.826ns (30.822%)  route 6.343ns (69.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.517    14.910    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X67Y158        FDRE (Setup_fdre_C_CE)      -0.205    88.603    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         88.603    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                 73.693    

Slack (MET) :             73.693ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 2.826ns (30.822%)  route 6.343ns (69.178%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.517    14.910    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X67Y158        FDRE (Setup_fdre_C_CE)      -0.205    88.603    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         88.603    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                 73.693    

Slack (MET) :             73.918ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.826ns (31.471%)  route 6.154ns (68.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.327    14.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y158        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                 73.918    

Slack (MET) :             73.918ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.826ns (31.471%)  route 6.154ns (68.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.327    14.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y158        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                 73.918    

Slack (MET) :             73.918ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.826ns (31.471%)  route 6.154ns (68.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.327    14.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y158        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                 73.918    

Slack (MET) :             73.918ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.826ns (31.471%)  route 6.154ns (68.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.327    14.721    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y158        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                 73.918    

Slack (MET) :             74.068ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 2.826ns (32.005%)  route 6.004ns (67.995%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.178    14.571    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y157        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                 74.068    

Slack (MET) :             74.068ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 2.826ns (32.005%)  route 6.004ns (67.995%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.178    14.571    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y157        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                 74.068    

Slack (MET) :             74.068ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 2.826ns (32.005%)  route 6.004ns (67.995%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 88.719 - 83.333 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.686     5.741    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X5Y64         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.195 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[3]
                         net (fo=32, routed)          3.341    11.536    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[3]
    SLICE_X68Y141        LUT6 (Prop_lut6_I4_O)        0.124    11.660 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11/O
                         net (fo=1, routed)           0.670    12.331    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_11_n_0
    SLICE_X68Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6/O
                         net (fo=2, routed)           0.814    13.269    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_6_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.178    14.571    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530    88.719    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/C
                         clock pessimism              0.205    88.925    
                         clock uncertainty           -0.117    88.808    
    SLICE_X66Y157        FDRE (Setup_fdre_C_CE)      -0.169    88.639    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                 74.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.575     1.713    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X75Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y143        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/Q
                         net (fo=2, routed)           0.087     1.941    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/dmid
    SLICE_X74Y143        LUT5 (Prop_lut5_I3_O)        0.045     1.986 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_7
    SLICE_X74Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.845     2.242    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X74Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/C
                         clock pessimism             -0.515     1.726    
    SLICE_X74Y143        FDRE (Hold_fdre_C_D)         0.120     1.846    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X67Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/Q
                         net (fo=1, routed)           0.087     1.942    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[9]_0[0]
    SLICE_X66Y154        LUT4 (Prop_lut4_I0_O)        0.045     1.987 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.987    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_43
    SLICE_X66Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.244    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y154        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
                         clock pessimism             -0.516     1.727    
    SLICE_X66Y154        FDRE (Hold_fdre_C_D)         0.120     1.847    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.575     1.713    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X73Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[7]/Q
                         net (fo=2, routed)           0.126     1.981    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]
    SLICE_X73Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.843     2.240    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X73Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X73Y136        FDRE (Hold_fdre_C_D)         0.070     1.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X73Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/Q
                         net (fo=2, routed)           0.120     1.972    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[6]
    SLICE_X72Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.843     2.240    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]/C
                         clock pessimism             -0.515     1.724    
    SLICE_X72Y136        FDRE (Hold_fdre_C_D)         0.063     1.787    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.572     1.710    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X68Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDRE (Prop_fdre_C_Q)         0.148     1.858 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_rdy_r_reg/Q
                         net (fo=1, routed)           0.059     1.918    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_rdy_r
    SLICE_X68Y132        LUT4 (Prop_lut4_I1_O)        0.098     2.016 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reportPulse_i_1/O
                         net (fo=1, routed)           0.000     2.016    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse0
    SLICE_X68Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.841     2.238    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X68Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                         clock pessimism             -0.527     1.710    
    SLICE_X68Y132        FDRE (Hold_fdre_C_D)         0.120     1.830    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]/Q
                         net (fo=2, routed)           0.113     1.988    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[4]
    SLICE_X71Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.843     2.240    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X71Y136        FDRE (Hold_fdre_C_D)         0.066     1.792    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.572     1.710    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/Q
                         net (fo=2, routed)           0.113     1.987    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[1]
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.841     2.238    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]/C
                         clock pessimism             -0.513     1.724    
    SLICE_X71Y133        FDRE (Hold_fdre_C_D)         0.066     1.790    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.177%)  route 0.146ns (50.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X73Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[7]/Q
                         net (fo=12, routed)          0.146     1.998    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/p_0_in_0[1]
    SLICE_X71Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.842     2.239    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X71Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[3][7]/C
                         clock pessimism             -0.513     1.725    
    SLICE_X71Y134        FDRE (Hold_fdre_C_D)         0.075     1.800    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.822%)  route 0.142ns (50.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[3]/Q
                         net (fo=12, routed)          0.142     1.994    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukpdat[3]
    SLICE_X71Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.843     2.240    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X71Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[1][3]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X71Y135        FDRE (Hold_fdre_C_D)         0.070     1.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.069%)  route 0.146ns (50.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.573     1.711    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X73Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[7]/Q
                         net (fo=12, routed)          0.146     1.999    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/p_0_in_0[1]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.842     2.239    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[4][7]/C
                         clock pessimism             -0.513     1.725    
    SLICE_X70Y134        FDRE (Hold_fdre_C_D)         0.064     1.789    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X5Y64     tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    clk_wiz_1Inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X66Y136    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y136    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y136    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y136    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y136    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X73Y134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X70Y135    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.303ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.305ns  (logic 2.454ns (57.005%)  route 1.851ns (42.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 45.391 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.851    30.156    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[2]
    SLICE_X55Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.534    45.391    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X55Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/C
                         clock pessimism              0.278    45.669    
                         clock uncertainty           -0.105    45.564    
    SLICE_X55Y126        FDRE (Setup_fdre_C_D)       -0.105    45.459    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]
  -------------------------------------------------------------------
                         required time                         45.459    
                         arrival time                         -30.156    
  -------------------------------------------------------------------
                         slack                                 15.303    

Slack (MET) :             15.455ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.190ns  (logic 2.454ns (58.574%)  route 1.736ns (41.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 45.390 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           1.736    30.041    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[24]
    SLICE_X51Y125        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.533    45.390    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X51Y125        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]/C
                         clock pessimism              0.278    45.668    
                         clock uncertainty           -0.105    45.563    
    SLICE_X51Y125        FDRE (Setup_fdre_C_D)       -0.067    45.496    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[24]
  -------------------------------------------------------------------
                         required time                         45.496    
                         arrival time                         -30.041    
  -------------------------------------------------------------------
                         slack                                 15.455    

Slack (MET) :             15.481ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.168ns  (logic 2.454ns (58.875%)  route 1.714ns (41.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 45.395 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           1.714    30.020    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[10]
    SLICE_X51Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.538    45.395    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X51Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]/C
                         clock pessimism              0.278    45.673    
                         clock uncertainty           -0.105    45.568    
    SLICE_X51Y128        FDRE (Setup_fdre_C_D)       -0.067    45.501    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[10]
  -------------------------------------------------------------------
                         required time                         45.501    
                         arrival time                         -30.020    
  -------------------------------------------------------------------
                         slack                                 15.481    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.126ns  (logic 2.454ns (59.473%)  route 1.672ns (40.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 45.392 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.672    29.978    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[5]
    SLICE_X54Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.535    45.392    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X54Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/C
                         clock pessimism              0.278    45.670    
                         clock uncertainty           -0.105    45.565    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)       -0.067    45.498    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]
  -------------------------------------------------------------------
                         required time                         45.498    
                         arrival time                         -29.978    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.532ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.115ns  (logic 2.454ns (59.639%)  route 1.661ns (40.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 45.392 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.661    29.966    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[0]
    SLICE_X53Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.535    45.392    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X53Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/C
                         clock pessimism              0.278    45.670    
                         clock uncertainty           -0.105    45.565    
    SLICE_X53Y126        FDRE (Setup_fdre_C_D)       -0.067    45.498    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]
  -------------------------------------------------------------------
                         required time                         45.498    
                         arrival time                         -29.966    
  -------------------------------------------------------------------
                         slack                                 15.532    

Slack (MET) :             15.545ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.088ns  (logic 2.454ns (60.035%)  route 1.634ns (39.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 45.392 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           1.634    29.939    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[16]
    SLICE_X53Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.535    45.392    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X53Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/C
                         clock pessimism              0.278    45.670    
                         clock uncertainty           -0.105    45.565    
    SLICE_X53Y126        FDRE (Setup_fdre_C_D)       -0.081    45.484    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]
  -------------------------------------------------------------------
                         required time                         45.484    
                         arrival time                         -29.939    
  -------------------------------------------------------------------
                         slack                                 15.545    

Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.088ns  (logic 2.454ns (60.028%)  route 1.634ns (39.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 45.396 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.634    29.940    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[23]
    SLICE_X51Y129        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.539    45.396    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X51Y129        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]/C
                         clock pessimism              0.278    45.674    
                         clock uncertainty           -0.105    45.569    
    SLICE_X51Y129        FDRE (Setup_fdre_C_D)       -0.067    45.502    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]
  -------------------------------------------------------------------
                         required time                         45.502    
                         arrival time                         -29.940    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.088ns  (logic 2.454ns (60.036%)  route 1.634ns (39.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 45.392 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           1.634    29.939    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[18]
    SLICE_X53Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.535    45.392    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X53Y126        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/C
                         clock pessimism              0.278    45.670    
                         clock uncertainty           -0.105    45.565    
    SLICE_X53Y126        FDRE (Setup_fdre_C_D)       -0.061    45.504    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]
  -------------------------------------------------------------------
                         required time                         45.504    
                         arrival time                         -29.939    
  -------------------------------------------------------------------
                         slack                                 15.565    

Slack (MET) :             15.569ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.089ns  (logic 2.454ns (60.014%)  route 1.635ns (39.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 45.395 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           1.635    29.940    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[26]
    SLICE_X51Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.538    45.395    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X51Y128        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/C
                         clock pessimism              0.278    45.673    
                         clock uncertainty           -0.105    45.568    
    SLICE_X51Y128        FDRE (Setup_fdre_C_D)       -0.058    45.510    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]
  -------------------------------------------------------------------
                         required time                         45.510    
                         arrival time                         -29.940    
  -------------------------------------------------------------------
                         slack                                 15.569    

Slack (MET) :             15.577ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.081ns  (logic 2.454ns (60.137%)  route 1.627ns (39.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.851ns = ( 25.851 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.797    25.851    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454    28.305 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.627    29.932    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[31]
    SLICE_X49Y129        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.540    45.397    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X49Y129        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]/C
                         clock pessimism              0.278    45.675    
                         clock uncertainty           -0.105    45.570    
    SLICE_X49Y129        FDRE (Setup_fdre_C_D)       -0.061    45.509    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]
  -------------------------------------------------------------------
                         required time                         45.509    
                         arrival time                         -29.932    
  -------------------------------------------------------------------
                         slack                                 15.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X47Y128        FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  dvidInst/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056     1.911    dvidInst/TDMS_encoder_blue_n_6
    SLICE_X47Y128        FDRE                                         r  dvidInst/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.844     2.241    dvidInst/clk25
    SLICE_X47Y128        FDRE                                         r  dvidInst/latched_blue_reg[8]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X47Y128        FDRE (Hold_fdre_C_D)         0.075     1.789    dvidInst/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLetterColor_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.581     1.719    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X53Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[15]/Q
                         net (fo=3, routed)           0.076     1.937    tangerineSOCInst/pixelGenInst/p_2_in[7]
    SLICE_X52Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  tangerineSOCInst/pixelGenInst/pgG[7]_i_1/O
                         net (fo=1, routed)           0.000     1.982    tangerineSOCInst/pixelGenInst/pgG[7]_i_1_n_0
    SLICE_X52Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.849     2.246    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X52Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[7]/C
                         clock pessimism             -0.513     1.732    
    SLICE_X52Y116        FDRE (Hold_fdre_C_D)         0.121     1.853    tangerineSOCInst/pixelGenInst/pgG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.584     1.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/Q
                         net (fo=1, routed)           0.087     1.950    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    tangerineSOCInst/pixelGenInst/pgDisplayPtr[0]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.855     2.252    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/C
                         clock pessimism             -0.516     1.735    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.120     1.855    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X51Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/Q
                         net (fo=1, routed)           0.058     1.914    tangerineSOCInst/pixelGenGfxInst/in21[4]
    SLICE_X50Y127        LUT4 (Prop_lut4_I3_O)        0.045     1.959 r  tangerineSOCInst/pixelGenGfxInst/pggB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    tangerineSOCInst/pixelGenGfxInst/pggB[4]_i_1_n_0
    SLICE_X50Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.843     2.240    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X50Y127        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]/C
                         clock pessimism             -0.512     1.727    
    SLICE_X50Y127        FDRE (Hold_fdre_C_D)         0.091     1.818    tangerineSOCInst/pixelGenGfxInst/pggB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.581     1.719    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X54Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/Q
                         net (fo=1, routed)           0.116     1.977    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg_n_0_[21]
    SLICE_X52Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.850     2.247    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X52Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/C
                         clock pessimism             -0.492     1.754    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.076     1.830    tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.580     1.718    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[8]/Q
                         net (fo=1, routed)           0.118     1.977    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg_n_0_[8]
    SLICE_X53Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.849     2.246    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X53Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[8]/C
                         clock pessimism             -0.492     1.753    
    SLICE_X53Y116        FDRE (Hold_fdre_C_D)         0.072     1.825    tangerineSOCInst/pixelGenInst/pgLetterColor_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.584     1.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDSE (Prop_fdse_C_Q)         0.141     1.863 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[5]/Q
                         net (fo=3, routed)           0.103     1.966    tangerineSOCInst/pixelGenInst/pgDisplayPtr[5]
    SLICE_X56Y109        LUT2 (Prop_lut2_I1_O)        0.045     2.011 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[5]_i_1/O
                         net (fo=1, routed)           0.000     2.011    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[5]_i_1_n_0
    SLICE_X56Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.855     2.252    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]/C
                         clock pessimism             -0.516     1.735    
    SLICE_X56Y109        FDSE (Hold_fdse_C_D)         0.121     1.856    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.580     1.718    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X54Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/Q
                         net (fo=1, routed)           0.118     1.977    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg_n_0_[23]
    SLICE_X53Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.849     2.246    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X53Y116        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/C
                         clock pessimism             -0.492     1.753    
    SLICE_X53Y116        FDRE (Hold_fdre_C_D)         0.066     1.819    tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.581     1.719    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[3]/Q
                         net (fo=1, routed)           0.118     1.978    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg_n_0_[3]
    SLICE_X52Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.850     2.247    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X52Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]/C
                         clock pessimism             -0.492     1.754    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.063     1.817    tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_green/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.575     1.713    dvidInst/TDMS_encoder_green/clk25
    SLICE_X59Y130        FDRE                                         r  dvidInst/TDMS_encoder_green/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.128     1.841 r  dvidInst/TDMS_encoder_green/encoded_reg[7]/Q
                         net (fo=1, routed)           0.065     1.906    dvidInst/TDMS_encoder_green_n_11
    SLICE_X58Y130        FDRE                                         r  dvidInst/latched_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.844     2.241    dvidInst/clk25
    SLICE_X58Y130        FDRE                                         r  dvidInst/latched_green_reg[7]/C
                         clock pessimism             -0.514     1.726    
    SLICE_X58Y130        FDRE (Hold_fdre_C_D)         0.017     1.743    dvidInst/latched_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y4      tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y4      tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y25     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y20     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y23     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y23     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y22     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y22     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y128    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y128    dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.920ns (17.710%)  route 4.275ns (82.290%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 25.386 - 20.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.647     5.702    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.518     6.220 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.836     7.056    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.136    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.260 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.301    10.897    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.529    25.386    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/C
                         clock pessimism              0.293    25.679    
                         clock uncertainty           -0.094    25.585    
    SLICE_X64Y123        FDRE (Setup_fdre_C_R)       -0.727    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.920ns (17.710%)  route 4.275ns (82.290%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 25.386 - 20.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.647     5.702    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.518     6.220 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.836     7.056    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.136    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.260 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.301    10.897    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.529    25.386    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                         clock pessimism              0.293    25.679    
                         clock uncertainty           -0.094    25.585    
    SLICE_X64Y123        FDRE (Setup_fdre_C_R)       -0.727    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.920ns (17.710%)  route 4.275ns (82.290%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 25.386 - 20.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.647     5.702    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.518     6.220 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.836     7.056    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.136    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.260 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.301    10.897    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.529    25.386    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/C
                         clock pessimism              0.293    25.679    
                         clock uncertainty           -0.094    25.585    
    SLICE_X64Y123        FDRE (Setup_fdre_C_R)       -0.727    24.858    tangerineSOCInst/tickTimerPrescalerCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.920ns (18.198%)  route 4.136ns (81.802%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 25.387 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.646     5.701    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.518     6.219 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/Q
                         net (fo=3, routed)           0.836     7.055    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[30]
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.179 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.135    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.259 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.161    10.757    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.530    25.387    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/C
                         clock pessimism              0.293    25.680    
                         clock uncertainty           -0.094    25.586    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.727    24.859    tangerineSOCInst/tickTimerPrescalerCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.920ns (18.198%)  route 4.136ns (81.802%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 25.387 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.646     5.701    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.518     6.219 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/Q
                         net (fo=3, routed)           0.836     7.055    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[30]
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.179 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.135    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.259 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.161    10.757    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.530    25.387    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/C
                         clock pessimism              0.293    25.680    
                         clock uncertainty           -0.094    25.586    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.727    24.859    tangerineSOCInst/tickTimerPrescalerCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.920ns (18.198%)  route 4.136ns (81.802%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 25.387 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.646     5.701    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.518     6.219 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/Q
                         net (fo=3, routed)           0.836     7.055    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[30]
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.179 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.135    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.259 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.161    10.757    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.530    25.387    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                         clock pessimism              0.293    25.680    
                         clock uncertainty           -0.094    25.586    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.727    24.859    tangerineSOCInst/tickTimerPrescalerCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.920ns (18.198%)  route 4.136ns (81.802%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 25.387 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.646     5.701    tangerineSOCInst/clk50
    SLICE_X64Y123        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.518     6.219 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/Q
                         net (fo=3, routed)           0.836     7.055    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[30]
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.179 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.135    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.259 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.161    10.757    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.530    25.387    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[28]/C
                         clock pessimism              0.293    25.680    
                         clock uncertainty           -0.094    25.586    
    SLICE_X64Y122        FDRE (Setup_fdre_C_R)       -0.727    24.859    tangerineSOCInst/tickTimerPrescalerCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.254ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.920ns (18.756%)  route 3.985ns (81.244%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.647     5.702    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.518     6.220 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.836     7.056    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.136    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.260 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.011    10.607    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y121        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.532    25.389    tangerineSOCInst/clk50
    SLICE_X64Y121        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[21]/C
                         clock pessimism              0.293    25.682    
                         clock uncertainty           -0.094    25.588    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.727    24.861    tangerineSOCInst/tickTimerPrescalerCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         24.861    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 14.254    

Slack (MET) :             14.254ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.920ns (18.756%)  route 3.985ns (81.244%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.647     5.702    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.518     6.220 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.836     7.056    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.136    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.260 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.011    10.607    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y121        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.532    25.389    tangerineSOCInst/clk50
    SLICE_X64Y121        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[22]/C
                         clock pessimism              0.293    25.682    
                         clock uncertainty           -0.094    25.588    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.727    24.861    tangerineSOCInst/tickTimerPrescalerCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.861    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 14.254    

Slack (MET) :             14.254ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.920ns (18.756%)  route 3.985ns (81.244%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.647     5.702    tangerineSOCInst/clk50
    SLICE_X64Y122        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.518     6.220 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.836     7.056    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  tangerineSOCInst/tickTimerCounter[0]_i_8/O
                         net (fo=1, routed)           0.956     8.136    tangerineSOCInst/tickTimerCounter[0]_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.260 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=42, routed)          1.182     9.442    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.154     9.596 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.011    10.607    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y121        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.532    25.389    tangerineSOCInst/clk50
    SLICE_X64Y121        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[23]/C
                         clock pessimism              0.293    25.682    
                         clock uncertainty           -0.094    25.588    
    SLICE_X64Y121        FDRE (Setup_fdre_C_R)       -0.727    24.861    tangerineSOCInst/tickTimerPrescalerCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         24.861    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 14.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y115        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y115        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/Q
                         net (fo=2, routed)           0.102     1.957    tangerineSOCInst/SPIInst/rxBuffer[2]
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[2]/C
                         clock pessimism             -0.513     1.727    
    SLICE_X94Y115        FDRE (Hold_fdre_C_D)         0.085     1.812    tangerineSOCInst/SPIInst/dataReceived_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y115        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y115        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/Q
                         net (fo=2, routed)           0.123     1.978    tangerineSOCInst/SPIInst/rxBuffer[0]
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/C
                         clock pessimism             -0.513     1.727    
    SLICE_X94Y115        FDRE (Hold_fdre_C_D)         0.059     1.786    tangerineSOCInst/SPIInst/dataReceived_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y115        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y115        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/Q
                         net (fo=2, routed)           0.127     1.983    tangerineSOCInst/SPIInst/rxBuffer[4]
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[4]/C
                         clock pessimism             -0.513     1.727    
    SLICE_X94Y115        FDRE (Hold_fdre_C_D)         0.063     1.790    tangerineSOCInst/SPIInst/dataReceived_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.575     1.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y116        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/Q
                         net (fo=2, routed)           0.110     1.988    tangerineSOCInst/SPIInst/rxBuffer[5]
    SLICE_X93Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/SPIInst/clk50
    SLICE_X93Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[5]/C
                         clock pessimism             -0.512     1.728    
    SLICE_X93Y115        FDRE (Hold_fdre_C_D)         0.066     1.794    tangerineSOCInst/SPIInst/dataReceived_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.488%)  route 0.121ns (42.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.575     1.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y116        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/Q
                         net (fo=2, routed)           0.121     1.999    tangerineSOCInst/SPIInst/rxBuffer[3]
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[3]/C
                         clock pessimism             -0.512     1.728    
    SLICE_X94Y115        FDRE (Hold_fdre_C_D)         0.076     1.804    tangerineSOCInst/SPIInst/dataReceived_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/Q
                         net (fo=1, routed)           0.161     2.016    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[5]
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.847     2.244    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/C
                         clock pessimism             -0.492     1.751    
    SLICE_X96Y114        FDRE (Hold_fdre_C_D)         0.063     1.814    tangerineSOCInst/SPIInst/txBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.591%)  route 0.155ns (45.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.574     1.712    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y117        FDRE                                         r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/SPIInst/FSM_sequential_spiState_reg[1]/Q
                         net (fo=22, routed)          0.155     2.008    tangerineSOCInst/SPIInst/spiState[1]
    SLICE_X94Y116        LUT6 (Prop_lut6_I1_O)        0.045     2.053 r  tangerineSOCInst/SPIInst/rxBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.053    tangerineSOCInst/SPIInst/rxBuffer[1]_i_1__0_n_0
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.843     2.240    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/C
                         clock pessimism             -0.512     1.727    
    SLICE_X94Y116        FDRE (Hold_fdre_C_D)         0.121     1.848    tangerineSOCInst/SPIInst/rxBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.577     1.715    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y113        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/Q
                         net (fo=1, routed)           0.105     1.984    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[1]
    SLICE_X97Y113        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.847     2.244    tangerineSOCInst/SPIInst/clk50
    SLICE_X97Y113        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/C
                         clock pessimism             -0.515     1.728    
    SLICE_X97Y113        FDRE (Hold_fdre_C_D)         0.046     1.774    tangerineSOCInst/SPIInst/txBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/Q
                         net (fo=1, routed)           0.168     2.024    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[0]
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.847     2.244    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/C
                         clock pessimism             -0.492     1.751    
    SLICE_X96Y114        FDRE (Hold_fdre_C_D)         0.059     1.810    tangerineSOCInst/SPIInst/txBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/Q
                         net (fo=1, routed)           0.168     2.024    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[4]
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.847     2.244    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[4]/C
                         clock pessimism             -0.492     1.751    
    SLICE_X96Y114        FDRE (Hold_fdre_C_D)         0.052     1.803    tangerineSOCInst/SPIInst/txBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    clk_wiz_0Inst/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y116    tangerineSOCInst/tickTimerCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y120    tangerineSOCInst/tickTimerCounter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y116    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y116    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y116    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y116    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y118    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y119    tangerineSOCInst/tickTimerCounter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    clk_wiz_1Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        1.315ns  (logic 0.456ns (34.677%)  route 0.859ns (65.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 11.061 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.631    11.061    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X87Y122        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.456    11.517 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/Q
                         net (fo=1, routed)           0.859    12.376    tangerineSOCInst/sdramDMAInst/sdramDInLatched[4]
    SLICE_X87Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.520    15.377    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[4]/C
                         clock pessimism              0.110    15.487    
                         clock uncertainty           -0.205    15.282    
    SLICE_X87Y116        FDCE (Setup_fdce_C_D)       -0.067    15.215    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.751%)  route 0.721ns (61.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.685ns = ( 11.060 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.630    11.060    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    11.516 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/Q
                         net (fo=1, routed)           0.721    12.237    tangerineSOCInst/sdramDMAInst/sdramDInLatched[10]
    SLICE_X77Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.521    15.378    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X77Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/C
                         clock pessimism              0.110    15.488    
                         clock uncertainty           -0.205    15.283    
    SLICE_X77Y120        FDCE (Setup_fdce_C_D)       -0.067    15.216    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.943%)  route 0.658ns (59.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns = ( 11.065 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.635    11.065    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X85Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.456    11.521 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/Q
                         net (fo=1, routed)           0.658    12.179    tangerineSOCInst/sdramDMAInst/sdramDInLatched[5]
    SLICE_X86Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.516    15.373    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X86Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[5]/C
                         clock pessimism              0.110    15.483    
                         clock uncertainty           -0.205    15.278    
    SLICE_X86Y120        FDCE (Setup_fdce_C_D)       -0.067    15.211    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        1.132ns  (logic 0.456ns (40.285%)  route 0.676ns (59.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 11.057 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.627    11.057    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X81Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.456    11.513 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/Q
                         net (fo=1, routed)           0.676    12.189    tangerineSOCInst/sdramDMAInst/sdramDInLatched[18]
    SLICE_X80Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.507    15.364    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X80Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[18]/C
                         clock pessimism              0.110    15.474    
                         clock uncertainty           -0.205    15.269    
    SLICE_X80Y124        FDCE (Setup_fdce_C_D)       -0.031    15.238    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[18]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.795%)  route 0.562ns (55.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.685ns = ( 11.060 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.630    11.060    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    11.516 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/Q
                         net (fo=1, routed)           0.562    12.078    tangerineSOCInst/sdramDMAInst/sdramDInLatched[8]
    SLICE_X77Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.521    15.378    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X77Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/C
                         clock pessimism              0.110    15.488    
                         clock uncertainty           -0.205    15.283    
    SLICE_X77Y120        FDCE (Setup_fdce_C_D)       -0.081    15.202    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        1.002ns  (logic 0.456ns (45.498%)  route 0.546ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.359 - 10.000 ) 
    Source Clock Delay      (SCD):    5.678ns = ( 11.053 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.623    11.053    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.456    11.509 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/Q
                         net (fo=1, routed)           0.546    12.055    tangerineSOCInst/sdramDMAInst/sdramDInLatched[29]
    SLICE_X82Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.502    15.359    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X82Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[29]/C
                         clock pessimism              0.110    15.469    
                         clock uncertainty           -0.205    15.264    
    SLICE_X82Y124        FDCE (Setup_fdce_C_D)       -0.058    15.206    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.707%)  route 0.520ns (53.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 15.361 - 10.000 ) 
    Source Clock Delay      (SCD):    5.679ns = ( 11.054 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.624    11.054    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X81Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456    11.510 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/Q
                         net (fo=1, routed)           0.520    12.030    tangerineSOCInst/sdramDMAInst/sdramDInLatched[30]
    SLICE_X82Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.504    15.361    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X82Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]/C
                         clock pessimism              0.110    15.471    
                         clock uncertainty           -0.205    15.266    
    SLICE_X82Y123        FDCE (Setup_fdce_C_D)       -0.081    15.185    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.237%)  route 0.530ns (53.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 15.361 - 10.000 ) 
    Source Clock Delay      (SCD):    5.679ns = ( 11.054 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.624    11.054    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X81Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456    11.510 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/Q
                         net (fo=1, routed)           0.530    12.040    tangerineSOCInst/sdramDMAInst/sdramDInLatched[24]
    SLICE_X82Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.504    15.361    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X82Y123        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/C
                         clock pessimism              0.110    15.471    
                         clock uncertainty           -0.205    15.266    
    SLICE_X82Y123        FDCE (Setup_fdce_C_D)       -0.067    15.199    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.234%)  route 0.509ns (52.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 11.057 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.627    11.057    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.456    11.513 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/Q
                         net (fo=1, routed)           0.509    12.022    tangerineSOCInst/sdramDMAInst/sdramDInLatched[16]
    SLICE_X78Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.507    15.364    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X78Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/C
                         clock pessimism              0.110    15.474    
                         clock uncertainty           -0.205    15.269    
    SLICE_X78Y124        FDCE (Setup_fdce_C_D)       -0.081    15.188    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.625ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.430%)  route 0.526ns (53.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.679ns = ( 11.054 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.624    11.054    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X79Y124        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y124        FDRE (Prop_fdre_C_Q)         0.456    11.510 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/Q
                         net (fo=1, routed)           0.526    12.036    tangerineSOCInst/sdramDMAInst/sdramDInLatched[13]
    SLICE_X78Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.507    15.364    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X78Y124        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/C
                         clock pessimism              0.110    15.474    
                         clock uncertainty           -0.205    15.269    
    SLICE_X78Y124        FDCE (Setup_fdce_C_D)       -0.067    15.202    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.033ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns = ( 7.075 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.562     7.075    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X85Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.141     7.216 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/Q
                         net (fo=1, routed)           0.112     7.328    tangerineSOCInst/sdramDMAInst/sdramDInLatched[12]
    SLICE_X85Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.829     2.226    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X85Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/C
                         clock pessimism             -0.206     2.020    
                         clock uncertainty            0.205     2.225    
    SLICE_X85Y116        FDCE (Hold_fdce_C_D)         0.070     2.295    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           7.328    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.035ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.695ns = ( 7.070 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.557     7.070    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X87Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDRE (Prop_fdre_C_Q)         0.141     7.211 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/Q
                         net (fo=1, routed)           0.116     7.327    tangerineSOCInst/sdramDMAInst/sdramDInLatched[3]
    SLICE_X87Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.827     2.224    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X87Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]/C
                         clock pessimism             -0.206     2.018    
                         clock uncertainty            0.205     2.223    
    SLICE_X87Y118        FDCE (Hold_fdce_C_D)         0.070     2.293    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           7.327    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.037ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.710ns = ( 7.085 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.572     7.085    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X67Y117        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.141     7.226 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/Q
                         net (fo=1, routed)           0.116     7.342    tangerineSOCInst/sdramDMAInst/sdramDInLatched[15]
    SLICE_X71Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.840     2.237    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X71Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.205     2.236    
    SLICE_X71Y117        FDCE (Hold_fdce_C_D)         0.070     2.306    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           7.342    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.040ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.703ns = ( 7.078 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.565     7.078    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X89Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     7.219 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/Q
                         net (fo=1, routed)           0.110     7.329    tangerineSOCInst/sdramDMAInst/sdramDInLatched[6]
    SLICE_X88Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.834     2.231    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X88Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]/C
                         clock pessimism             -0.206     2.025    
                         clock uncertainty            0.205     2.230    
    SLICE_X88Y119        FDCE (Hold_fdce_C_D)         0.059     2.289    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           7.329    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.062ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.694ns = ( 7.069 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.556     7.069    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141     7.210 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/Q
                         net (fo=1, routed)           0.143     7.353    tangerineSOCInst/sdramDMAInst/sdramDInLatched[11]
    SLICE_X79Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.826     2.223    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X79Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/C
                         clock pessimism             -0.206     2.017    
                         clock uncertainty            0.205     2.222    
    SLICE_X79Y120        FDCE (Hold_fdce_C_D)         0.070     2.292    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           7.353    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.062ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.707ns = ( 7.082 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.569     7.082    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X68Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.164     7.246 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/Q
                         net (fo=1, routed)           0.110     7.356    tangerineSOCInst/sdramDMAInst/sdramDInLatched[31]
    SLICE_X68Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.839     2.236    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X68Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.205     2.235    
    SLICE_X68Y119        FDCE (Hold_fdce_C_D)         0.059     2.294    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           7.356    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.063ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.702ns = ( 7.077 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.564     7.077    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X88Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.164     7.241 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/Q
                         net (fo=1, routed)           0.110     7.351    tangerineSOCInst/sdramDMAInst/sdramDInLatched[1]
    SLICE_X88Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.833     2.230    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X88Y120        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.205     2.229    
    SLICE_X88Y120        FDCE (Hold_fdce_C_D)         0.059     2.288    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           7.351    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.703ns = ( 7.078 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.565     7.078    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y128        FDRE (Prop_fdre_C_Q)         0.164     7.242 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/Q
                         net (fo=1, routed)           0.110     7.352    tangerineSOCInst/sdramDMAInst/sdramDInLatched[20]
    SLICE_X74Y127        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.832     2.229    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y127        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]/C
                         clock pessimism             -0.206     2.023    
                         clock uncertainty            0.205     2.228    
    SLICE_X74Y127        FDCE (Hold_fdce_C_D)         0.059     2.287    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           7.352    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.066ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.692ns = ( 7.067 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.554     7.067    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X84Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.164     7.231 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/Q
                         net (fo=1, routed)           0.110     7.341    tangerineSOCInst/sdramDMAInst/sdramDInLatched[27]
    SLICE_X84Y125        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.820     2.217    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X84Y125        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]/C
                         clock pessimism             -0.206     2.011    
                         clock uncertainty            0.205     2.216    
    SLICE_X84Y125        FDCE (Hold_fdce_C_D)         0.059     2.275    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           7.341    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.069ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.375ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.375ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.703ns = ( 7.078 - 5.375 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     5.645 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     5.943 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.514 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.565     7.078    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y128        FDRE (Prop_fdre_C_Q)         0.164     7.242 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/Q
                         net (fo=1, routed)           0.115     7.357    tangerineSOCInst/sdramDMAInst/sdramDInLatched[23]
    SLICE_X74Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.830     2.227    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[23]/C
                         clock pessimism             -0.206     2.021    
                         clock uncertainty            0.205     2.226    
    SLICE_X74Y126        FDCE (Hold_fdce_C_D)         0.063     2.289    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           7.357    
  -------------------------------------------------------------------
                         slack                                  5.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk100_clk_wiz_0

Setup :           23  Failing Endpoints,  Worst Slack       -1.414ns,  Total Violation       -5.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.414ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        3.801ns  (logic 0.670ns (17.626%)  route 3.131ns (82.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 175.388 - 170.000 ) 
    Source Clock Delay      (SCD):    5.712ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.657   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X66Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136        FDRE (Prop_fdre_C_Q)         0.518   172.897 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/Q
                         net (fo=8, routed)           2.028   174.925    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ[0]
    SLICE_X67Y132        LUT5 (Prop_lut5_I4_O)        0.152   175.077 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardWrEn_i_1/O
                         net (fo=1, routed)           1.103   176.180    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_3
    SLICE_X67Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.531   175.388    tangerineSOCInst/usbHostInst/clk100
    SLICE_X67Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/C
                         clock pessimism              0.071   175.458    
                         clock uncertainty           -0.424   175.035    
    SLICE_X67Y131        FDRE (Setup_fdre_C_D)       -0.269   174.766    tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg
  -------------------------------------------------------------------
                         required time                        174.766    
                         arrival time                        -176.180    
  -------------------------------------------------------------------
                         slack                                 -1.414    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        3.100ns  (logic 0.518ns (16.707%)  route 2.582ns (83.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 175.393 - 170.000 ) 
    Source Clock Delay      (SCD):    5.710ns = ( 172.377 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.655   172.377    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X66Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.518   172.895 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[7]/Q
                         net (fo=1, routed)           2.582   175.477    tangerineSOCInst/usbHostInst/key_modifiers[7]
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.536   175.393    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]/C
                         clock pessimism              0.071   175.463    
                         clock uncertainty           -0.424   175.040    
    SLICE_X66Y135        FDRE (Setup_fdre_C_D)       -0.045   174.995    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[31]
  -------------------------------------------------------------------
                         required time                        174.995    
                         arrival time                        -175.477    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        3.027ns  (logic 0.518ns (17.114%)  route 2.509ns (82.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 175.397 - 170.000 ) 
    Source Clock Delay      (SCD):    5.712ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.657   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.518   172.897 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[5]/Q
                         net (fo=1, routed)           2.509   175.405    tangerineSOCInst/usbHostInst/key3[5]
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.540   175.397    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.044    
    SLICE_X62Y136        FDRE (Setup_fdre_C_D)       -0.028   175.016    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[21]
  -------------------------------------------------------------------
                         required time                        175.016    
                         arrival time                        -175.405    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.987ns  (logic 0.518ns (17.344%)  route 2.469ns (82.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 175.397 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.518   172.899 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/Q
                         net (fo=1, routed)           2.469   175.367    tangerineSOCInst/usbHostInst/key2[0]
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.540   175.397    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.044    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)       -0.013   175.031    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                        175.031    
                         arrival time                        -175.367    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.865ns  (logic 0.518ns (18.079%)  route 2.347ns (81.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 175.398 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.518   172.899 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/Q
                         net (fo=1, routed)           2.347   175.246    tangerineSOCInst/usbHostInst/key2[3]
    SLICE_X65Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.541   175.398    tangerineSOCInst/usbHostInst/clk100
    SLICE_X65Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/C
                         clock pessimism              0.071   175.468    
                         clock uncertainty           -0.424   175.045    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)       -0.067   174.978    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                        174.978    
                         arrival time                        -175.246    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.884ns  (logic 0.518ns (17.959%)  route 2.366ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 175.398 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.518   172.899 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[0]/Q
                         net (fo=1, routed)           2.366   175.265    tangerineSOCInst/usbHostInst/key_modifiers[0]
    SLICE_X64Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.541   175.398    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]/C
                         clock pessimism              0.071   175.468    
                         clock uncertainty           -0.424   175.045    
    SLICE_X64Y138        FDRE (Setup_fdre_C_D)       -0.031   175.014    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[24]
  -------------------------------------------------------------------
                         required time                        175.014    
                         arrival time                        -175.265    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.884ns  (logic 0.456ns (15.810%)  route 2.428ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 175.397 - 170.000 ) 
    Source Clock Delay      (SCD):    5.715ns = ( 172.382 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.660   172.382    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X65Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.456   172.838 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/Q
                         net (fo=1, routed)           2.428   175.266    tangerineSOCInst/usbHostInst/key3[4]
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.540   175.397    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.044    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)       -0.028   175.016    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]
  -------------------------------------------------------------------
                         required time                        175.016    
                         arrival time                        -175.266    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.246ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.677ns  (logic 0.478ns (17.858%)  route 2.199ns (82.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 175.397 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.478   172.859 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/Q
                         net (fo=1, routed)           2.199   175.057    tangerineSOCInst/usbHostInst/key2[6]
    SLICE_X63Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.540   175.397    tangerineSOCInst/usbHostInst/clk100
    SLICE_X63Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.044    
    SLICE_X63Y136        FDRE (Setup_fdre_C_D)       -0.233   174.811    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]
  -------------------------------------------------------------------
                         required time                        174.811    
                         arrival time                        -175.057    
  -------------------------------------------------------------------
                         slack                                 -0.246    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.845ns  (logic 0.518ns (18.209%)  route 2.327ns (81.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 175.397 - 170.000 ) 
    Source Clock Delay      (SCD):    5.712ns = ( 172.379 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.657   172.379    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.518   172.897 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/Q
                         net (fo=1, routed)           2.327   175.223    tangerineSOCInst/usbHostInst/key3[2]
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.540   175.397    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.044    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)       -0.043   175.001    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[18]
  -------------------------------------------------------------------
                         required time                        175.001    
                         arrival time                        -175.223    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.834ns  (logic 0.456ns (16.088%)  route 2.378ns (83.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 175.397 - 170.000 ) 
    Source Clock Delay      (SCD):    5.715ns = ( 172.382 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.660   172.382    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X63Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.456   172.838 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/Q
                         net (fo=1, routed)           2.378   175.216    tangerineSOCInst/usbHostInst/key_modifiers[3]
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.540   175.397    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/C
                         clock pessimism              0.071   175.467    
                         clock uncertainty           -0.424   175.044    
    SLICE_X62Y135        FDRE (Setup_fdre_C_D)       -0.028   175.016    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]
  -------------------------------------------------------------------
                         required time                        175.016    
                         arrival time                        -175.216    
  -------------------------------------------------------------------
                         slack                                 -0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.209ns (22.412%)  route 0.724ns (77.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.572     1.710    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X68Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDRE (Prop_fdre_C_Q)         0.164     1.874 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/Q
                         net (fo=2, routed)           0.724     2.598    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/usbH0ReportPulse
    SLICE_X67Y132        LUT4 (Prop_lut4_I2_O)        0.045     2.643 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardSyncState_inv_i_1/O
                         net (fo=1, routed)           0.000     2.643    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_4
    SLICE_X67Y132        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.841     2.238    tangerineSOCInst/usbHostInst/clk100
    SLICE_X67Y132        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/C
                         clock pessimism             -0.188     2.050    
                         clock uncertainty            0.424     2.473    
    SLICE_X67Y132        FDSE (Hold_fdse_C_D)         0.091     2.564    tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.064%)  route 0.862ns (85.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X65Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[1]/Q
                         net (fo=1, routed)           0.862     2.717    tangerineSOCInst/usbHostInst/key1[1]
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]/C
                         clock pessimism             -0.188     2.056    
                         clock uncertainty            0.424     2.479    
    SLICE_X64Y137        FDRE (Hold_fdre_C_D)         0.076     2.555    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.164ns (16.375%)  route 0.838ns (83.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.574     1.712    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X66Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[5]/Q
                         net (fo=1, routed)           0.838     2.714    tangerineSOCInst/usbHostInst/key_modifiers[5]
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.844     2.241    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]/C
                         clock pessimism             -0.188     2.053    
                         clock uncertainty            0.424     2.476    
    SLICE_X66Y135        FDRE (Hold_fdre_C_D)         0.059     2.535    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.231%)  route 0.846ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[1]/Q
                         net (fo=1, routed)           0.846     2.725    tangerineSOCInst/usbHostInst/key2[1]
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/C
                         clock pessimism             -0.188     2.056    
                         clock uncertainty            0.424     2.479    
    SLICE_X62Y135        FDRE (Hold_fdre_C_D)         0.063     2.542    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.148ns (15.510%)  route 0.806ns (84.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.148     1.862 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/Q
                         net (fo=1, routed)           0.806     2.668    tangerineSOCInst/usbHostInst/key2[4]
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/C
                         clock pessimism             -0.188     2.056    
                         clock uncertainty            0.424     2.479    
    SLICE_X62Y135        FDRE (Hold_fdre_C_D)         0.006     2.485    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.879%)  route 0.875ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X65Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[4]/Q
                         net (fo=1, routed)           0.875     2.730    tangerineSOCInst/usbHostInst/key1[4]
    SLICE_X64Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.849     2.246    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[4]/C
                         clock pessimism             -0.188     2.058    
                         clock uncertainty            0.424     2.481    
    SLICE_X64Y138        FDRE (Hold_fdre_C_D)         0.063     2.544    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.913%)  route 0.872ns (86.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.574     1.712    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X67Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[7]/Q
                         net (fo=1, routed)           0.872     2.726    tangerineSOCInst/usbHostInst/key1[7]
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.844     2.241    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]/C
                         clock pessimism             -0.188     2.053    
                         clock uncertainty            0.424     2.476    
    SLICE_X66Y135        FDRE (Hold_fdre_C_D)         0.063     2.539    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.784%)  route 0.882ns (86.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X65Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[0]/Q
                         net (fo=1, routed)           0.882     2.737    tangerineSOCInst/usbHostInst/key1[0]
    SLICE_X63Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/clk100
    SLICE_X63Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]/C
                         clock pessimism             -0.188     2.056    
                         clock uncertainty            0.424     2.479    
    SLICE_X63Y136        FDRE (Hold_fdre_C_D)         0.070     2.549    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.128ns (13.277%)  route 0.836ns (86.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X65Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.128     1.842 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[5]/Q
                         net (fo=1, routed)           0.836     2.678    tangerineSOCInst/usbHostInst/key1[5]
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]/C
                         clock pessimism             -0.188     2.056    
                         clock uncertainty            0.424     2.479    
    SLICE_X62Y136        FDRE (Hold_fdre_C_D)         0.009     2.488    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.148ns (15.389%)  route 0.814ns (84.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X64Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.148     1.862 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[7]/Q
                         net (fo=1, routed)           0.814     2.676    tangerineSOCInst/usbHostInst/key2[7]
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.847     2.244    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]/C
                         clock pessimism             -0.188     2.056    
                         clock uncertainty            0.424     2.479    
    SLICE_X62Y136        FDRE (Hold_fdre_C_D)         0.006     2.485    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.642ns (17.718%)  route 2.981ns (82.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.328     9.331    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X62Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.534    15.391    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X62Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/C
                         clock pessimism              0.110    15.501    
                         clock uncertainty           -0.225    15.276    
    SLICE_X62Y119        FDCE (Setup_fdce_C_CE)      -0.169    15.107    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.642ns (18.914%)  route 2.752ns (81.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.099     9.102    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X59Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.539    15.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X59Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.225    15.281    
    SLICE_X59Y118        FDCE (Setup_fdce_C_CE)      -0.205    15.076    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.642ns (18.897%)  route 2.755ns (81.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.102     9.105    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X60Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.538    15.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/C
                         clock pessimism              0.110    15.505    
                         clock uncertainty           -0.225    15.280    
    SLICE_X60Y119        FDCE (Setup_fdce_C_CE)      -0.169    15.111    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.642ns (18.897%)  route 2.755ns (81.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.102     9.105    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X60Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.538    15.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/C
                         clock pessimism              0.110    15.505    
                         clock uncertainty           -0.225    15.280    
    SLICE_X60Y119        FDCE (Setup_fdce_C_CE)      -0.169    15.111    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.642ns (18.897%)  route 2.755ns (81.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.102     9.105    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X60Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.538    15.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y119        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/C
                         clock pessimism              0.110    15.505    
                         clock uncertainty           -0.225    15.280    
    SLICE_X60Y119        FDCE (Setup_fdce_C_CE)      -0.169    15.111    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.642ns (19.512%)  route 2.648ns (80.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.995     8.998    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X62Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.539    15.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X62Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.225    15.281    
    SLICE_X62Y115        FDCE (Setup_fdce_C_CE)      -0.169    15.112    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.642ns (19.512%)  route 2.648ns (80.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.995     8.998    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X62Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.539    15.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X62Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.225    15.281    
    SLICE_X62Y115        FDCE (Setup_fdce_C_CE)      -0.169    15.112    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.642ns (19.512%)  route 2.648ns (80.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.995     8.998    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X62Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.539    15.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X62Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/C
                         clock pessimism              0.110    15.506    
                         clock uncertainty           -0.225    15.281    
    SLICE_X62Y115        FDCE (Setup_fdce_C_CE)      -0.169    15.112    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.642ns (19.783%)  route 2.603ns (80.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.950     8.953    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.642ns (19.783%)  route 2.603ns (80.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.518     6.226 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          1.653     7.879    tangerineSOCInst/sdramDMAInst/pgVSync
    SLICE_X55Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.950     8.953    tangerineSOCInst/sdramDMAInst/ch3DmaPointer
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.541    15.398    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X60Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]/C
                         clock pessimism              0.110    15.508    
                         clock uncertainty           -0.225    15.283    
    SLICE_X60Y117        FDCE (Setup_fdce_C_CE)      -0.169    15.114    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.185ns (22.798%)  route 0.626ns (77.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X55Y120        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           0.626     2.482    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[1]
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.044     2.526 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1/O
                         net (fo=1, routed)           0.000     2.526    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1_n_0
    SLICE_X55Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.849     2.246    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X55Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X55Y116        FDCE (Hold_fdce_C_D)         0.107     2.372    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerPgPrvVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.240%)  route 0.588ns (73.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.392 r  tangerineSOCInst/pixelGenInst/frameTimerPgPrvVSync_i_1/O
                         net (fo=1, routed)           0.116     2.508    tangerineSOCInst/pixelGenInst_n_0
    SLICE_X70Y118        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.839     2.236    tangerineSOCInst/clk100
    SLICE_X70Y118        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/C
                         clock pessimism             -0.206     2.030    
                         clock uncertainty            0.225     2.255    
    SLICE_X70Y118        FDRE (Hold_fdre_C_D)         0.059     2.314    tangerineSOCInst/frameTimerPgPrvVSync_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.637%)  route 0.674ns (78.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.575     1.713    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X55Y121        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           0.674     2.528    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[0]
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.045     2.573 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1/O
                         net (fo=1, routed)           0.000     2.573    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1_n_0
    SLICE_X55Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.849     2.246    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X55Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X55Y116        FDCE (Hold_fdce_C_D)         0.091     2.356    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.211ns (23.865%)  route 0.673ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.047     2.394 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.202     2.595    tangerineSOCInst/frameTimerValue0
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[4]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X74Y118        FDRE (Hold_fdre_C_CE)       -0.089     2.163    tangerineSOCInst/frameTimerValue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.211ns (23.865%)  route 0.673ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.047     2.394 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.202     2.595    tangerineSOCInst/frameTimerValue0
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[5]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X74Y118        FDRE (Hold_fdre_C_CE)       -0.089     2.163    tangerineSOCInst/frameTimerValue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.211ns (23.865%)  route 0.673ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.047     2.394 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.202     2.595    tangerineSOCInst/frameTimerValue0
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[6]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X74Y118        FDRE (Hold_fdre_C_CE)       -0.089     2.163    tangerineSOCInst/frameTimerValue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.211ns (23.865%)  route 0.673ns (76.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.047     2.394 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.202     2.595    tangerineSOCInst/frameTimerValue0
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/clk100
    SLICE_X74Y118        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[7]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.225     2.252    
    SLICE_X74Y118        FDRE (Hold_fdre_C_CE)       -0.089     2.163    tangerineSOCInst/frameTimerValue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.254ns (23.686%)  route 0.818ns (76.314%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.468     2.343    tangerineSOCInst/picorv32Inst/pgVSync
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.045     2.388 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_3/O
                         net (fo=1, routed)           0.351     2.739    tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_3_n_0
    SLICE_X75Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.784 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     2.784    tangerineSOCInst/p_1_in[0]
    SLICE_X75Y119        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.835     2.232    tangerineSOCInst/clk100
    SLICE_X75Y119        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.206     2.026    
                         clock uncertainty            0.225     2.251    
    SLICE_X75Y119        FDRE (Hold_fdre_C_D)         0.091     2.342    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.211ns (22.518%)  route 0.726ns (77.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.047     2.394 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.255     2.648    tangerineSOCInst/frameTimerValue0
    SLICE_X74Y117        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.837     2.234    tangerineSOCInst/clk100
    SLICE_X74Y117        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[0]/C
                         clock pessimism             -0.206     2.028    
                         clock uncertainty            0.225     2.253    
    SLICE_X74Y117        FDRE (Hold_fdre_C_CE)       -0.089     2.164    tangerineSOCInst/frameTimerValue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.211ns (22.518%)  route 0.726ns (77.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.573     1.711    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X60Y122        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=10, routed)          0.471     2.347    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.047     2.394 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.255     2.648    tangerineSOCInst/frameTimerValue0
    SLICE_X74Y117        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.837     2.234    tangerineSOCInst/clk100
    SLICE_X74Y117        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[1]/C
                         clock pessimism             -0.206     2.028    
                         clock uncertainty            0.225     2.253    
    SLICE_X74Y117        FDRE (Hold_fdre_C_CE)       -0.089     2.164    tangerineSOCInst/frameTimerValue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.076ns (19.173%)  route 4.536ns (80.827%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          1.745     9.845    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0
    SLICE_X85Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.969 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           1.211    11.180    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.304 r  tangerineSOCInst/picorv32Inst/is_alu_reg_reg_i_1/O
                         net (fo=1, routed)           0.000    11.304    tangerineSOCInst/picorv32Inst/is_alu_reg_reg_i_1_n_0
    SLICE_X83Y103        FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.519    15.376    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y103        FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.214    15.271    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.032    15.303    tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.076ns (20.784%)  route 4.101ns (79.216%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 15.490 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          0.481     8.580    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.704 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=4, routed)           0.345     9.049    tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg
    SLICE_X88Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.696    10.869    tangerineSOCInst/picorv32Inst/pcpi_mul/E[0]
    DSP48_X3Y42          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.634    15.490    tangerineSOCInst/picorv32Inst/pcpi_mul/clk100
    DSP48_X3Y42          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0/CLK
                         clock pessimism              0.110    15.600    
                         clock uncertainty           -0.214    15.386    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    14.889    tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.076ns (20.953%)  route 4.059ns (79.047%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 15.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          0.481     8.580    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.704 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=4, routed)           0.345     9.049    tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg
    SLICE_X88Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.173 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.654    10.827    tangerineSOCInst/picorv32Inst/pcpi_mul/E[0]
    DSP48_X3Y43          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.633    15.489    tangerineSOCInst/picorv32Inst/pcpi_mul/clk100
    DSP48_X3Y43          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.110    15.599    
                         clock uncertainty           -0.214    15.385    
    DSP48_X3Y43          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    14.888    tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.145ns (20.711%)  route 4.383ns (79.289%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 15.381 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.657     5.712    tangerineSOCInst/SPIInst/clk50
    SLICE_X90Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.478     6.190 r  tangerineSOCInst/SPIInst/dout_reg[29]/Q
                         net (fo=1, routed)           1.059     7.249    tangerineSOCInst/picorv32Inst/spiDoutForCPU[8]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.295     7.544 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[29]_i_2/O
                         net (fo=8, routed)           2.084     9.628    tangerineSOCInst/picorv32Inst/mem_rdata_q[29]_i_2_n_0
    SLICE_X71Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.752 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[21]_i_1/O
                         net (fo=4, routed)           0.796    10.548    tangerineSOCInst/picorv32Inst/mem_rdata_q[21]_i_1_n_0
    SLICE_X78Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.672 r  tangerineSOCInst/picorv32Inst/reg_out[5]_i_3/O
                         net (fo=1, routed)           0.444    11.116    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[5]
    SLICE_X78Y104        LUT6 (Prop_lut6_I2_O)        0.124    11.240 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.240    tangerineSOCInst/picorv32Inst/reg_out[5]
    SLICE_X78Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.524    15.381    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X78Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[5]/C
                         clock pessimism              0.110    15.491    
                         clock uncertainty           -0.214    15.276    
    SLICE_X78Y104        FDRE (Setup_fdre_C_D)        0.029    15.305    tangerineSOCInst/picorv32Inst/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_auipc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.076ns (19.432%)  route 4.461ns (80.568%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          1.876     9.976    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I3_O)        0.124    10.100 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[6]_i_1_comp/O
                         net (fo=8, routed)           1.006    11.105    tangerineSOCInst/picorv32Inst/mem_rdata_q[6]_i_1_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  tangerineSOCInst/picorv32Inst/instr_auipc_i_1/O
                         net (fo=1, routed)           0.000    11.229    tangerineSOCInst/picorv32Inst/instr_auipc_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_auipc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.520    15.377    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X82Y102        FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_auipc_reg/C
                         clock pessimism              0.110    15.487    
                         clock uncertainty           -0.214    15.272    
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)        0.031    15.303    tangerineSOCInst/picorv32Inst/instr_auipc_reg
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.076ns (19.576%)  route 4.421ns (80.424%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          1.821     9.921    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0
    SLICE_X84Y102        LUT6 (Prop_lut6_I2_O)        0.124    10.045 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[2]_i_1_comp/O
                         net (fo=8, routed)           1.020    11.065    tangerineSOCInst/picorv32Inst/mem_rdata_q[2]_i_1_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.189 r  tangerineSOCInst/picorv32Inst/is_alu_reg_imm_i_1/O
                         net (fo=1, routed)           0.000    11.189    tangerineSOCInst/picorv32Inst/is_alu_reg_imm_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.520    15.377    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X82Y102        FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg/C
                         clock pessimism              0.110    15.487    
                         clock uncertainty           -0.214    15.272    
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)        0.031    15.303    tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.076ns (19.656%)  route 4.398ns (80.344%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          1.821     9.921    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0
    SLICE_X84Y102        LUT6 (Prop_lut6_I2_O)        0.124    10.045 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[2]_i_1_comp/O
                         net (fo=8, routed)           0.997    11.042    tangerineSOCInst/picorv32Inst/mem_rdata_q[2]_i_1_n_0
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.166 r  tangerineSOCInst/picorv32Inst/instr_jal_i_1/O
                         net (fo=1, routed)           0.000    11.166    tangerineSOCInst/picorv32Inst/instr_jal_i_1_n_0
    SLICE_X82Y101        FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.520    15.377    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X82Y101        FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jal_reg/C
                         clock pessimism              0.110    15.487    
                         clock uncertainty           -0.214    15.272    
    SLICE_X82Y101        FDRE (Setup_fdre_C_D)        0.032    15.304    tangerineSOCInst/picorv32Inst/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.145ns (20.851%)  route 4.346ns (79.149%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 15.381 - 10.000 ) 
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.657     5.712    tangerineSOCInst/SPIInst/clk50
    SLICE_X90Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.478     6.190 r  tangerineSOCInst/SPIInst/dout_reg[29]/Q
                         net (fo=1, routed)           1.059     7.249    tangerineSOCInst/picorv32Inst/spiDoutForCPU[8]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.295     7.544 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[29]_i_2/O
                         net (fo=8, routed)           2.049     9.593    tangerineSOCInst/picorv32Inst/mem_rdata_q[29]_i_2_n_0
    SLICE_X77Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.717 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[18]_i_1/O
                         net (fo=4, routed)           0.829    10.546    tangerineSOCInst/picorv32Inst/mem_rdata_q[18]_i_1_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.670 r  tangerineSOCInst/picorv32Inst/reg_out[2]_i_3/O
                         net (fo=1, routed)           0.409    11.079    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[2]
    SLICE_X80Y104        LUT6 (Prop_lut6_I2_O)        0.124    11.203 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[2]_i_1/O
                         net (fo=1, routed)           0.000    11.203    tangerineSOCInst/picorv32Inst/reg_out[2]
    SLICE_X80Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.524    15.381    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X80Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[2]/C
                         clock pessimism              0.110    15.491    
                         clock uncertainty           -0.214    15.276    
    SLICE_X80Y104        FDRE (Setup_fdre_C_D)        0.077    15.353    tangerineSOCInst/picorv32Inst/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.952ns (17.680%)  route 4.433ns (82.320%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 15.381 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          2.141    10.241    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0
    SLICE_X76Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.365 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_1_replica/O
                         net (fo=2, routed)           0.711    11.076    tangerineSOCInst/picorv32Inst/mem_rdata_q[13]_i_1_n_0_repN
    SLICE_X78Y105        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.524    15.381    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X78Y105        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]/C
                         clock pessimism              0.110    15.491    
                         clock uncertainty           -0.214    15.276    
    SLICE_X78Y105        FDRE (Setup_fdre_C_D)       -0.047    15.229    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.076ns (19.771%)  route 4.366ns (80.229%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.637     5.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X85Y118        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     6.148 r  tangerineSOCInst/SPIInst/ready_reg/Q
                         net (fo=2, routed)           0.452     6.600    tangerineSOCInst/picorv32Inst/pcpi_mul/spiReady
    SLICE_X85Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_12/O
                         net (fo=2, routed)           0.292     7.016    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[22]
    SLICE_X87Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.140 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_6/O
                         net (fo=3, routed)           0.836     7.976    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_addr_reg[31]
    SLICE_X88Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.100 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=67, routed)          1.745     9.845    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0
    SLICE_X85Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.969 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           1.041    11.010    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.134 r  tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    11.134    tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X83Y102        FDRE                                         r  tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.520    15.377    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y102        FDRE                                         r  tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.110    15.487    
                         clock uncertainty           -0.214    15.272    
    SLICE_X83Y102        FDRE (Setup_fdre_C_D)        0.029    15.301    tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.621%)  route 0.500ns (68.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.573     1.711    tangerineSOCInst/clk50
    SLICE_X65Y118        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/tickTimerCounter_reg[11]/Q
                         net (fo=2, routed)           0.304     2.157    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[11]
    SLICE_X75Y119        LUT6 (Prop_lut6_I1_O)        0.045     2.202 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[11]_i_2/O
                         net (fo=1, routed)           0.195     2.397    tangerineSOCInst/picorv32Inst/registersDoutForCPU[11]_i_2_n_0
    SLICE_X75Y121        LUT3 (Prop_lut3_I2_O)        0.045     2.442 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[11]_i_1/O
                         net (fo=1, routed)           0.000     2.442    tangerineSOCInst/p_1_in[11]
    SLICE_X75Y121        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.833     2.230    tangerineSOCInst/clk100
    SLICE_X75Y121        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[11]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.214     2.238    
    SLICE_X75Y121        FDRE (Hold_fdre_C_D)         0.091     2.329    tangerineSOCInst/registersDoutForCPU_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.746%)  route 0.597ns (76.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.571     1.709    tangerineSOCInst/clk50
    SLICE_X65Y120        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  tangerineSOCInst/tickTimerCounter_reg[19]/Q
                         net (fo=2, routed)           0.597     2.448    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[19]
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.493 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[19]_i_1/O
                         net (fo=1, routed)           0.000     2.493    tangerineSOCInst/p_1_in[19]
    SLICE_X76Y121        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.832     2.229    tangerineSOCInst/clk100
    SLICE_X76Y121        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/C
                         clock pessimism             -0.206     2.023    
                         clock uncertainty            0.214     2.237    
    SLICE_X76Y121        FDRE (Hold_fdre_C_D)         0.120     2.357    tangerineSOCInst/registersDoutForCPU_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.473%)  route 0.574ns (75.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.570     1.708    tangerineSOCInst/clk50
    SLICE_X65Y121        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  tangerineSOCInst/tickTimerCounter_reg[20]/Q
                         net (fo=2, routed)           0.574     2.423    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[20]
    SLICE_X75Y122        LUT6 (Prop_lut6_I1_O)        0.045     2.468 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[20]_i_1/O
                         net (fo=1, routed)           0.000     2.468    tangerineSOCInst/p_1_in[20]
    SLICE_X75Y122        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.832     2.229    tangerineSOCInst/clk100
    SLICE_X75Y122        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/C
                         clock pessimism             -0.206     2.023    
                         clock uncertainty            0.214     2.237    
    SLICE_X75Y122        FDRE (Hold_fdre_C_D)         0.091     2.328    tangerineSOCInst/registersDoutForCPU_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.525%)  route 0.526ns (69.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.572     1.710    tangerineSOCInst/clk50
    SLICE_X65Y119        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  tangerineSOCInst/tickTimerCounter_reg[13]/Q
                         net (fo=2, routed)           0.384     2.235    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[13]
    SLICE_X77Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.280 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[13]_i_2/O
                         net (fo=1, routed)           0.142     2.422    tangerineSOCInst/picorv32Inst/registersDoutForCPU[13]_i_2_n_0
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.045     2.467 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[13]_i_1/O
                         net (fo=1, routed)           0.000     2.467    tangerineSOCInst/p_1_in[13]
    SLICE_X77Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.829     2.226    tangerineSOCInst/clk100
    SLICE_X77Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[13]/C
                         clock pessimism             -0.206     2.020    
                         clock uncertainty            0.214     2.234    
    SLICE_X77Y123        FDRE (Hold_fdre_C_D)         0.091     2.325    tangerineSOCInst/registersDoutForCPU_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.373%)  route 0.610ns (76.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.568     1.706    tangerineSOCInst/clk50
    SLICE_X65Y123        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.141     1.847 r  tangerineSOCInst/tickTimerCounter_reg[31]/Q
                         net (fo=2, routed)           0.610     2.457    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[31]
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.045     2.502 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_2/O
                         net (fo=1, routed)           0.000     2.502    tangerineSOCInst/p_1_in[31]
    SLICE_X76Y124        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.828     2.225    tangerineSOCInst/clk100
    SLICE_X76Y124        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[31]/C
                         clock pessimism             -0.206     2.019    
                         clock uncertainty            0.214     2.233    
    SLICE_X76Y124        FDRE (Hold_fdre_C_D)         0.121     2.354    tangerineSOCInst/registersDoutForCPU_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.042%)  route 0.588ns (75.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.570     1.708    tangerineSOCInst/clk50
    SLICE_X65Y122        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  tangerineSOCInst/tickTimerCounter_reg[27]/Q
                         net (fo=2, routed)           0.588     2.437    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[27]
    SLICE_X77Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.482 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[27]_i_1/O
                         net (fo=1, routed)           0.000     2.482    tangerineSOCInst/p_1_in[27]
    SLICE_X77Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.829     2.226    tangerineSOCInst/clk100
    SLICE_X77Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[27]/C
                         clock pessimism             -0.206     2.020    
                         clock uncertainty            0.214     2.234    
    SLICE_X77Y123        FDRE (Hold_fdre_C_D)         0.092     2.326    tangerineSOCInst/registersDoutForCPU_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.918%)  route 0.592ns (76.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.570     1.708    tangerineSOCInst/clk50
    SLICE_X65Y121        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  tangerineSOCInst/tickTimerCounter_reg[22]/Q
                         net (fo=2, routed)           0.592     2.441    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[22]
    SLICE_X75Y122        LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[22]_i_1/O
                         net (fo=1, routed)           0.000     2.486    tangerineSOCInst/p_1_in[22]
    SLICE_X75Y122        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.832     2.229    tangerineSOCInst/clk100
    SLICE_X75Y122        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[22]/C
                         clock pessimism             -0.206     2.023    
                         clock uncertainty            0.214     2.237    
    SLICE_X75Y122        FDRE (Hold_fdre_C_D)         0.092     2.329    tangerineSOCInst/registersDoutForCPU_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.492%)  route 0.606ns (76.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.568     1.706    tangerineSOCInst/clk50
    SLICE_X65Y123        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.141     1.847 r  tangerineSOCInst/tickTimerCounter_reg[29]/Q
                         net (fo=2, routed)           0.606     2.453    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[29]
    SLICE_X75Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.498 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[29]_i_1/O
                         net (fo=1, routed)           0.000     2.498    tangerineSOCInst/p_1_in[29]
    SLICE_X75Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.830     2.227    tangerineSOCInst/clk100
    SLICE_X75Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[29]/C
                         clock pessimism             -0.206     2.021    
                         clock uncertainty            0.214     2.235    
    SLICE_X75Y123        FDRE (Hold_fdre_C_D)         0.092     2.327    tangerineSOCInst/registersDoutForCPU_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.467%)  route 0.607ns (76.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.571     1.709    tangerineSOCInst/clk50
    SLICE_X65Y120        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  tangerineSOCInst/tickTimerCounter_reg[18]/Q
                         net (fo=2, routed)           0.607     2.457    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[18]
    SLICE_X75Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.502 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[18]_i_1/O
                         net (fo=1, routed)           0.000     2.502    tangerineSOCInst/p_1_in[18]
    SLICE_X75Y121        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.833     2.230    tangerineSOCInst/clk100
    SLICE_X75Y121        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[18]/C
                         clock pessimism             -0.206     2.024    
                         clock uncertainty            0.214     2.238    
    SLICE_X75Y121        FDRE (Hold_fdre_C_D)         0.092     2.330    tangerineSOCInst/registersDoutForCPU_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.537%)  route 0.604ns (76.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.570     1.708    tangerineSOCInst/clk50
    SLICE_X65Y121        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  tangerineSOCInst/tickTimerCounter_reg[23]/Q
                         net (fo=2, routed)           0.604     2.453    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[23]
    SLICE_X75Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.498 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[23]_i_1/O
                         net (fo=1, routed)           0.000     2.498    tangerineSOCInst/p_1_in[23]
    SLICE_X75Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.830     2.227    tangerineSOCInst/clk100
    SLICE_X75Y123        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[23]/C
                         clock pessimism             -0.206     2.021    
                         clock uncertainty            0.214     2.235    
    SLICE_X75Y123        FDRE (Hold_fdre_C_D)         0.091     2.326    tangerineSOCInst/registersDoutForCPU_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.887%)  route 2.070ns (78.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.658     5.713    dvidInst/clk25
    SLICE_X49Y128        FDRE                                         r  dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456     6.169 r  dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           2.070     8.239    dvidInst/latched_blue[4]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.124     8.363 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     8.363    dvidInst/shift_blue_0[4]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.110    13.506    
                         clock uncertainty           -0.225    13.281    
    SLICE_X48Y128        FDRE (Setup_fdre_C_D)        0.079    13.360    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.722%)  route 1.854ns (74.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.656     5.711    dvidInst/clk25
    SLICE_X62Y132        FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.518     6.229 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           1.854     8.083    dvidInst/latched_green[6]
    SLICE_X62Y131        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     8.207    dvidInst/shift_green_1[6]
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.535    13.392    dvidInst/clk125
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.110    13.502    
                         clock uncertainty           -0.225    13.277    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.079    13.356    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.456ns (19.574%)  route 1.874ns (80.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    dvidInst/clk25
    SLICE_X63Y130        FDRE                                         r  dvidInst/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.456     6.164 r  dvidInst/latched_green_reg[8]/Q
                         net (fo=1, routed)           1.874     8.038    dvidInst/latched_green[8]
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.535    13.392    dvidInst/clk125
    SLICE_X63Y131        FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.110    13.502    
                         clock uncertainty           -0.225    13.277    
    SLICE_X63Y131        FDRE (Setup_fdre_C_D)       -0.067    13.210    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.806ns (32.216%)  route 1.696ns (67.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.655     5.710    dvidInst/clk25
    SLICE_X48Y127        FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDRE (Prop_fdre_C_Q)         0.478     6.188 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           1.696     7.884    dvidInst/latched_blue[7]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.328     8.212 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     8.212    dvidInst/shift_blue_0[7]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.110    13.506    
                         clock uncertainty           -0.225    13.281    
    SLICE_X48Y128        FDRE (Setup_fdre_C_D)        0.118    13.399    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.805ns (32.392%)  route 1.680ns (67.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.653     5.708    dvidInst/clk25
    SLICE_X62Y130        FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.478     6.186 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           1.680     7.866    dvidInst/latched_green[5]
    SLICE_X62Y131        LUT3 (Prop_lut3_I2_O)        0.327     8.193 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     8.193    dvidInst/shift_green_1[5]
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.535    13.392    dvidInst/clk125
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.110    13.502    
                         clock uncertainty           -0.225    13.277    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.118    13.395    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.609ns (24.897%)  route 1.837ns (75.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.658     5.713    dvidInst/clk25
    SLICE_X58Y130        FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.456     6.169 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.837     8.006    dvidInst/latched_green[7]
    SLICE_X62Y131        LUT3 (Prop_lut3_I2_O)        0.153     8.159 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     8.159    dvidInst/shift_green_1[7]
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.535    13.392    dvidInst/clk125
    SLICE_X62Y131        FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.110    13.502    
                         clock uncertainty           -0.225    13.277    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.118    13.395    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.580ns (25.048%)  route 1.736ns (74.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.658     5.713    dvidInst/clk25
    SLICE_X54Y130        FDRE                                         r  dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.456     6.169 r  dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           1.736     7.904    dvidInst/latched_red[6]
    SLICE_X54Y131        LUT3 (Prop_lut3_I2_O)        0.124     8.028 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     8.028    dvidInst/shift_red[6]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.110    13.506    
                         clock uncertainty           -0.225    13.281    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)        0.031    13.312    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.671ns (28.127%)  route 1.715ns (71.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.658     5.713    dvidInst/clk25
    SLICE_X46Y128        FDRE                                         r  dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.518     6.231 r  dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.715     7.946    dvidInst/latched_blue[5]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.153     8.099 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     8.099    dvidInst/shift_blue_0[5]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.110    13.506    
                         clock uncertainty           -0.225    13.281    
    SLICE_X48Y128        FDRE (Setup_fdre_C_D)        0.118    13.399    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.668ns (28.094%)  route 1.710ns (71.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.658     5.713    dvidInst/clk25
    SLICE_X46Y128        FDRE                                         r  dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.518     6.231 r  dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           1.710     7.941    dvidInst/latched_blue[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.150     8.091 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.091    dvidInst/shift_blue_0[1]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.539    13.396    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism              0.110    13.506    
                         clock uncertainty           -0.225    13.281    
    SLICE_X48Y128        FDRE (Setup_fdre_C_D)        0.118    13.399    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.360%)  route 1.707ns (74.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.658     5.713    dvidInst/clk25
    SLICE_X49Y128        FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456     6.169 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.707     7.876    dvidInst/latched_red[2]
    SLICE_X49Y130        LUT3 (Prop_lut3_I2_O)        0.124     8.000 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.000    dvidInst/shift_red[2]
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.540    13.397    dvidInst/clk125
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.110    13.507    
                         clock uncertainty           -0.225    13.282    
    SLICE_X49Y130        FDRE (Setup_fdre_C_D)        0.031    13.313    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  5.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.993%)  route 0.589ns (76.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.577     1.715    dvidInst/clk25
    SLICE_X54Y130        FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.589     2.445    dvidInst/latched_red[7]
    SLICE_X54Y131        LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.490    dvidInst/shift_red[7]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.847     2.244    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.206     2.038    
                         clock uncertainty            0.225     2.263    
    SLICE_X54Y131        FDRE (Hold_fdre_C_D)         0.107     2.370    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.184ns (22.982%)  route 0.617ns (77.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    dvidInst/clk25
    SLICE_X49Y128        FDRE                                         r  dvidInst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  dvidInst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.617     2.472    dvidInst/latched_blue[3]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.043     2.515 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.515    dvidInst/shift_blue_0[3]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.131     2.391    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.227ns (28.661%)  route 0.565ns (71.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    dvidInst/clk25
    SLICE_X49Y128        FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.128     1.842 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.565     2.407    dvidInst/latched_blue[2]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.099     2.506 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.506    dvidInst/shift_blue_0[2]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.121     2.381    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.227ns (28.120%)  route 0.580ns (71.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    dvidInst/clk25
    SLICE_X47Y127        FDRE                                         r  dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.128     1.842 r  dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           0.580     2.423    dvidInst/latched_blue[6]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.099     2.522 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.522    dvidInst/shift_blue_0[6]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.121     2.381    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.593%)  route 0.602ns (76.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.578     1.716    dvidInst/clk25
    SLICE_X50Y130        FDRE                                         r  dvidInst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  dvidInst/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.602     2.460    dvidInst/latched_red[0]
    SLICE_X49Y130        LUT3 (Prop_lut3_I2_O)        0.045     2.505 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.505    dvidInst/shift_red[0]
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.846     2.243    dvidInst/clk125
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.225     2.262    
    SLICE_X49Y130        FDRE (Hold_fdre_C_D)         0.091     2.353    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.451%)  route 0.607ns (76.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.577     1.715    dvidInst/clk25
    SLICE_X55Y130        FDRE                                         r  dvidInst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  dvidInst/latched_red_reg[4]/Q
                         net (fo=1, routed)           0.607     2.463    dvidInst/latched_red[4]
    SLICE_X54Y131        LUT3 (Prop_lut3_I2_O)        0.045     2.508 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.508    dvidInst/shift_red[4]
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.847     2.244    dvidInst/clk125
    SLICE_X54Y131        FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.206     2.038    
                         clock uncertainty            0.225     2.263    
    SLICE_X54Y131        FDRE (Hold_fdre_C_D)         0.091     2.354    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.183ns (22.545%)  route 0.629ns (77.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.578     1.716    dvidInst/clk25
    SLICE_X50Y130        FDRE                                         r  dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           0.629     2.486    dvidInst/latched_red[1]
    SLICE_X49Y130        LUT3 (Prop_lut3_I2_O)        0.042     2.528 r  dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.528    dvidInst/shift_red[1]
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.846     2.243    dvidInst/clk125
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.225     2.262    
    SLICE_X49Y130        FDRE (Hold_fdre_C_D)         0.107     2.369    dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.224ns (27.388%)  route 0.594ns (72.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    dvidInst/clk25
    SLICE_X49Y128        FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.128     1.842 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           0.594     2.436    dvidInst/latched_red[3]
    SLICE_X49Y130        LUT3 (Prop_lut3_I2_O)        0.096     2.532 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.532    dvidInst/shift_red[3]
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.846     2.243    dvidInst/clk125
    SLICE_X49Y130        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.225     2.262    
    SLICE_X49Y130        FDRE (Hold_fdre_C_D)         0.107     2.369    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.208ns (24.741%)  route 0.633ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.576     1.714    dvidInst/clk25
    SLICE_X46Y128        FDRE                                         r  dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.633     2.511    dvidInst/latched_blue[1]
    SLICE_X48Y128        LUT3 (Prop_lut3_I2_O)        0.044     2.555 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.555    dvidInst/shift_blue_0[1]
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.844     2.241    dvidInst/clk125
    SLICE_X48Y128        FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.131     2.391    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.957%)  route 0.644ns (82.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.577     1.715    dvidInst/clk25
    SLICE_X54Y130        FDRE                                         r  dvidInst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  dvidInst/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.644     2.500    dvidInst/latched_red[9]
    SLICE_X53Y131        FDRE                                         r  dvidInst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.847     2.244    dvidInst/clk125
    SLICE_X53Y131        FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism             -0.206     2.038    
                         clock uncertainty            0.225     2.263    
    SLICE_X53Y131        FDRE (Hold_fdre_C_D)         0.070     2.333    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.110ns  (logic 1.776ns (29.066%)  route 4.334ns (70.934%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 45.390 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.831    39.901    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.255 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=4, routed)           0.492    40.748    tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I1_O)        0.332    41.080 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_4/O
                         net (fo=1, routed)           0.620    41.699    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]_0
    SLICE_X53Y124        LUT6 (Prop_lut6_I5_O)        0.124    41.823 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000    41.823    tangerineSOCInst/pixelGenInst_n_34
    SLICE_X53Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.533    45.390    tangerineSOCInst/clk25
    SLICE_X53Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism              0.110    45.500    
                         clock uncertainty           -0.225    45.275    
    SLICE_X53Y124        FDRE (Setup_fdre_C_D)        0.031    45.306    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         45.306    
                         arrival time                         -41.823    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.905ns  (logic 1.776ns (30.075%)  route 4.129ns (69.925%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 45.391 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.831    39.901    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.255 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=4, routed)           0.498    40.753    tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I1_O)        0.332    41.085 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[4]_i_2/O
                         net (fo=1, routed)           0.409    41.494    tangerineSOCInst/pixelGenGfxInst/vgaBlue[4]_i_2_n_0
    SLICE_X48Y124        LUT6 (Prop_lut6_I0_O)        0.124    41.618 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[4]_i_1/O
                         net (fo=1, routed)           0.000    41.618    tangerineSOCInst/pixelGenGfxInst_n_3
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.534    45.391    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/C
                         clock pessimism              0.110    45.501    
                         clock uncertainty           -0.225    45.276    
    SLICE_X48Y124        FDRE (Setup_fdre_C_D)        0.077    45.353    tangerineSOCInst/vgaBlue_reg[4]
  -------------------------------------------------------------------
                         required time                         45.353    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.812ns  (logic 1.770ns (30.456%)  route 4.042ns (69.544%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 45.390 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.829    39.899    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.253 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3/O
                         net (fo=4, routed)           0.382    40.636    tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I2_O)        0.326    40.962 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[2]_i_2/O
                         net (fo=1, routed)           0.439    41.401    tangerineSOCInst/pixelGenInst/vgaGreen_reg[2]
    SLICE_X53Y125        LUT6 (Prop_lut6_I0_O)        0.124    41.525 r  tangerineSOCInst/pixelGenInst/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    41.525    tangerineSOCInst/pixelGenInst_n_24
    SLICE_X53Y125        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.533    45.390    tangerineSOCInst/clk25
    SLICE_X53Y125        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/C
                         clock pessimism              0.110    45.500    
                         clock uncertainty           -0.225    45.275    
    SLICE_X53Y125        FDRE (Setup_fdre_C_D)        0.031    45.306    tangerineSOCInst/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         45.306    
                         arrival time                         -41.525    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.788ns  (logic 1.776ns (30.684%)  route 4.012ns (69.316%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 45.391 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.831    39.901    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.255 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=4, routed)           0.298    40.554    tangerineSOCInst/pixelGenInst/vgaBlue_reg[3]
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.332    40.886 r  tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_2/O
                         net (fo=1, routed)           0.491    41.377    tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_2_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I0_O)        0.124    41.501 r  tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000    41.501    tangerineSOCInst/pixelGenInst_n_42
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.534    45.391    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/C
                         clock pessimism              0.110    45.501    
                         clock uncertainty           -0.225    45.276    
    SLICE_X48Y124        FDRE (Setup_fdre_C_D)        0.079    45.355    tangerineSOCInst/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         45.355    
                         arrival time                         -41.501    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.557ns  (logic 1.646ns (29.623%)  route 3.911ns (70.377%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 45.391 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.829    39.899    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.253 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3/O
                         net (fo=4, routed)           0.690    40.943    tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3_n_0
    SLICE_X48Y124        LUT6 (Prop_lut6_I1_O)        0.326    41.269 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[5]_i_1/O
                         net (fo=1, routed)           0.000    41.269    tangerineSOCInst/pixelGenGfxInst_n_2
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.534    45.391    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/C
                         clock pessimism              0.110    45.501    
                         clock uncertainty           -0.225    45.276    
    SLICE_X48Y124        FDRE (Setup_fdre_C_D)        0.081    45.357    tangerineSOCInst/vgaBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         45.357    
                         arrival time                         -41.269    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.398ns  (logic 1.646ns (30.492%)  route 3.752ns (69.508%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 45.392 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.829    39.899    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.253 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3/O
                         net (fo=4, routed)           0.532    40.785    tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3_n_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I1_O)        0.326    41.111 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_1/O
                         net (fo=1, routed)           0.000    41.111    tangerineSOCInst/pixelGenGfxInst_n_0
    SLICE_X51Y123        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.535    45.392    tangerineSOCInst/clk25
    SLICE_X51Y123        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C
                         clock pessimism              0.110    45.502    
                         clock uncertainty           -0.225    45.277    
    SLICE_X51Y123        FDRE (Setup_fdre_C_D)        0.029    45.306    tangerineSOCInst/vgaBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         45.306    
                         arrival time                         -41.111    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.370ns  (logic 1.652ns (30.763%)  route 3.718ns (69.237%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 45.391 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.831    39.901    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.255 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=4, routed)           0.496    40.751    tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]_0
    SLICE_X48Y124        LUT6 (Prop_lut6_I1_O)        0.332    41.083 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_1/O
                         net (fo=1, routed)           0.000    41.083    tangerineSOCInst/pixelGenGfxInst_n_26
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.534    45.391    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/C
                         clock pessimism              0.110    45.501    
                         clock uncertainty           -0.225    45.276    
    SLICE_X48Y124        FDRE (Setup_fdre_C_D)        0.079    45.355    tangerineSOCInst/vgaRed_reg[6]
  -------------------------------------------------------------------
                         required time                         45.355    
                         arrival time                         -41.083    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.227ns  (logic 1.646ns (31.491%)  route 3.581ns (68.509%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 45.393 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.723    37.892    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.150    38.042 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.669    38.710    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.360    39.070 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.829    39.899    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.253 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3/O
                         net (fo=4, routed)           0.360    40.614    tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3_n_0
    SLICE_X49Y123        LUT6 (Prop_lut6_I1_O)        0.326    40.940 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[6]_i_1/O
                         net (fo=1, routed)           0.000    40.940    tangerineSOCInst/pixelGenGfxInst_n_1
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.536    45.393    tangerineSOCInst/clk25
    SLICE_X49Y123        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/C
                         clock pessimism              0.110    45.503    
                         clock uncertainty           -0.225    45.278    
    SLICE_X49Y123        FDRE (Setup_fdre_C_D)        0.029    45.307    tangerineSOCInst/vgaBlue_reg[6]
  -------------------------------------------------------------------
                         required time                         45.307    
                         arrival time                         -40.940    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.157ns  (logic 1.416ns (27.457%)  route 3.741ns (72.543%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 45.390 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.594    37.763    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[1]
    SLICE_X52Y124        LUT3 (Prop_lut3_I0_O)        0.124    37.887 f  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_4/O
                         net (fo=5, routed)           0.679    38.566    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_4_n_0
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.152    38.718 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_8/O
                         net (fo=6, routed)           0.822    39.540    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_8_n_0
    SLICE_X49Y124        LUT4 (Prop_lut4_I0_O)        0.358    39.898 r  tangerineSOCInst/pixelGenInst/vgaRed[4]_i_3/O
                         net (fo=2, routed)           0.646    40.544    tangerineSOCInst/pixelGenInst/pgB_reg[0]_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.326    40.870 r  tangerineSOCInst/pixelGenInst/vgaRed[4]_i_1/O
                         net (fo=1, routed)           0.000    40.870    tangerineSOCInst/pixelGenInst_n_35
    SLICE_X50Y125        FDRE                                         r  tangerineSOCInst/vgaRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.533    45.390    tangerineSOCInst/clk25
    SLICE_X50Y125        FDRE                                         r  tangerineSOCInst/vgaRed_reg[4]/C
                         clock pessimism              0.110    45.500    
                         clock uncertainty           -0.225    45.275    
    SLICE_X50Y125        FDRE (Setup_fdre_C_D)        0.031    45.306    tangerineSOCInst/vgaRed_reg[4]
  -------------------------------------------------------------------
                         required time                         45.306    
                         arrival time                         -40.870    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.886ns  (logic 1.416ns (28.982%)  route 3.470ns (71.018%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 45.390 - 40.000 ) 
    Source Clock Delay      (SCD):    5.713ns = ( 35.713 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.658    35.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.456    36.169 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          1.594    37.763    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[1]
    SLICE_X52Y124        LUT3 (Prop_lut3_I0_O)        0.124    37.887 f  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_4/O
                         net (fo=5, routed)           0.679    38.566    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_4_n_0
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.152    38.718 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_8/O
                         net (fo=6, routed)           0.822    39.540    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_8_n_0
    SLICE_X49Y124        LUT4 (Prop_lut4_I0_O)        0.358    39.898 r  tangerineSOCInst/pixelGenInst/vgaRed[4]_i_3/O
                         net (fo=2, routed)           0.374    40.273    tangerineSOCInst/pixelGenGfxInst/vgaRed_reg[3]_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I5_O)        0.326    40.599 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    40.599    tangerineSOCInst/pixelGenGfxInst_n_28
    SLICE_X50Y125        FDRE                                         r  tangerineSOCInst/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.533    45.390    tangerineSOCInst/clk25
    SLICE_X50Y125        FDRE                                         r  tangerineSOCInst/vgaRed_reg[3]/C
                         clock pessimism              0.110    45.500    
                         clock uncertainty           -0.225    45.275    
    SLICE_X50Y125        FDRE (Setup_fdre_C_D)        0.029    45.304    tangerineSOCInst/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         45.304    
                         arrival time                         -40.599    
  -------------------------------------------------------------------
                         slack                                  4.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.819%)  route 0.633ns (75.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X62Y117        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.633     2.510    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.045     2.555 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.555    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X50Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.851     2.248    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X50Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X50Y114        FDRE (Hold_fdre_C_D)         0.092     2.359    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.664%)  route 0.714ns (79.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.714     2.568    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.045     2.613 r  tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.613    tangerineSOCInst/pixelGenInst_n_42
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.840     2.237    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.225     2.256    
    SLICE_X48Y124        FDRE (Hold_fdre_C_D)         0.121     2.377    tangerineSOCInst/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.105%)  route 0.739ns (79.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.739     2.593    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.045     2.638 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_1/O
                         net (fo=1, routed)           0.000     2.638    tangerineSOCInst/pixelGenGfxInst_n_26
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.840     2.237    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.225     2.256    
    SLICE_X48Y124        FDRE (Hold_fdre_C_D)         0.121     2.377    tangerineSOCInst/vgaRed_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.623%)  route 0.716ns (79.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.716     2.570    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.615 r  tangerineSOCInst/pixelGenInst/vgaGreen[7]_i_1/O
                         net (fo=1, routed)           0.000     2.615    tangerineSOCInst/pixelGenInst_n_20
    SLICE_X53Y123        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.841     2.238    tangerineSOCInst/clk25
    SLICE_X53Y123        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/C
                         clock pessimism             -0.206     2.032    
                         clock uncertainty            0.225     2.257    
    SLICE_X53Y123        FDRE (Hold_fdre_C_D)         0.092     2.349    tangerineSOCInst/vgaGreen_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.273%)  route 0.779ns (80.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          0.779     2.633    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[1]
    SLICE_X52Y125        LUT6 (Prop_lut6_I3_O)        0.045     2.678 r  tangerineSOCInst/pixelGenInst/vgaGreen[6]_i_1/O
                         net (fo=1, routed)           0.000     2.678    tangerineSOCInst/pixelGenInst_n_21
    SLICE_X52Y125        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.840     2.237    tangerineSOCInst/clk25
    SLICE_X52Y125        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[6]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.225     2.256    
    SLICE_X52Y125        FDRE (Hold_fdre_C_D)         0.121     2.377    tangerineSOCInst/vgaGreen_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.335ns (33.861%)  route 0.654ns (66.139%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X61Y117        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.856 f  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.380     2.236    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X50Y114        LUT5 (Prop_lut5_I0_O)        0.042     2.278 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_6/O
                         net (fo=1, routed)           0.223     2.501    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_6_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I5_O)        0.107     2.608 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_4/O
                         net (fo=1, routed)           0.051     2.660    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_4_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I4_O)        0.045     2.705 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_1/O
                         net (fo=1, routed)           0.000     2.705    tangerineSOCInst/pixelGenInst/pgState__0[4]
    SLICE_X51Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.851     2.248    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X51Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.091     2.358    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.294ns (29.364%)  route 0.707ns (70.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.568     2.422    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X53Y124        LUT2 (Prop_lut2_I1_O)        0.046     2.468 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=1, routed)           0.139     2.607    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X53Y124        LUT6 (Prop_lut6_I0_O)        0.107     2.714 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000     2.714    tangerineSOCInst/pixelGenInst_n_34
    SLICE_X53Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.840     2.237    tangerineSOCInst/clk25
    SLICE_X53Y124        FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.225     2.256    
    SLICE_X53Y124        FDRE (Hold_fdre_C_D)         0.092     2.348    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.231ns (22.109%)  route 0.814ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/vmMode_reg[5]/Q
                         net (fo=6, routed)           0.427     2.281    tangerineSOCInst/pixelGenGfxInst/Q[3]
    SLICE_X57Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.326 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3/O
                         net (fo=1, routed)           0.387     2.713    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3_n_0
    SLICE_X56Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.758 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.758    tangerineSOCInst/pixelGenGfxInst/pggState__0[1]
    SLICE_X56Y121        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.844     2.241    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X56Y121        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.225     2.260    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.120     2.380    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.231ns (22.111%)  route 0.814ns (77.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.640     2.494    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X49Y124        LUT4 (Prop_lut4_I3_O)        0.045     2.539 r  tangerineSOCInst/pixelGenInst/vgaBlue[4]_i_3/O
                         net (fo=2, routed)           0.174     2.713    tangerineSOCInst/pixelGenGfxInst/vgaBlue_reg[4]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.045     2.758 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.758    tangerineSOCInst/pixelGenGfxInst_n_3
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.840     2.237    tangerineSOCInst/clk25
    SLICE_X48Y124        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.225     2.256    
    SLICE_X48Y124        FDRE (Hold_fdre_C_D)         0.120     2.376    tangerineSOCInst/vgaBlue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.231ns (22.503%)  route 0.796ns (77.497%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.575     1.713    tangerineSOCInst/clk100
    SLICE_X61Y119        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.854 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.568     2.422    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X53Y124        LUT4 (Prop_lut4_I0_O)        0.045     2.467 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.228     2.695    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X54Y124        LUT6 (Prop_lut6_I1_O)        0.045     2.740 r  tangerineSOCInst/pixelGenInst/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000     2.740    tangerineSOCInst/pixelGenInst_n_23
    SLICE_X54Y124        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.840     2.237    tangerineSOCInst/clk25
    SLICE_X54Y124        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/C
                         clock pessimism             -0.206     2.031    
                         clock uncertainty            0.225     2.256    
    SLICE_X54Y124        FDRE (Hold_fdre_C_D)         0.091     2.347    tangerineSOCInst/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        7.112ns  (logic 0.704ns (9.898%)  route 6.408ns (90.102%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.810    22.804    tangerineSOCInst/SPIInst/E[0]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                         clock pessimism              0.110    25.513    
                         clock uncertainty           -0.214    25.298    
    SLICE_X96Y113        FDRE (Setup_fdre_C_CE)      -0.169    25.129    tangerineSOCInst/SPIInst/dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -22.804    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        7.112ns  (logic 0.704ns (9.898%)  route 6.408ns (90.102%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.810    22.804    tangerineSOCInst/SPIInst/E[0]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[2]/C
                         clock pessimism              0.110    25.513    
                         clock uncertainty           -0.214    25.298    
    SLICE_X96Y113        FDRE (Setup_fdre_C_CE)      -0.169    25.129    tangerineSOCInst/SPIInst/dataToSend_reg[2]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -22.804    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        7.112ns  (logic 0.704ns (9.898%)  route 6.408ns (90.102%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.810    22.804    tangerineSOCInst/SPIInst/E[0]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                         clock pessimism              0.110    25.513    
                         clock uncertainty           -0.214    25.298    
    SLICE_X96Y113        FDRE (Setup_fdre_C_CE)      -0.169    25.129    tangerineSOCInst/SPIInst/dataToSend_reg[3]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -22.804    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        7.112ns  (logic 0.704ns (9.898%)  route 6.408ns (90.102%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.810    22.804    tangerineSOCInst/SPIInst/E[0]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[6]/C
                         clock pessimism              0.110    25.513    
                         clock uncertainty           -0.214    25.298    
    SLICE_X96Y113        FDRE (Setup_fdre_C_CE)      -0.169    25.129    tangerineSOCInst/SPIInst/dataToSend_reg[6]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -22.804    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        7.112ns  (logic 0.704ns (9.898%)  route 6.408ns (90.102%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.810    22.804    tangerineSOCInst/SPIInst/E[0]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/C
                         clock pessimism              0.110    25.513    
                         clock uncertainty           -0.214    25.298    
    SLICE_X96Y113        FDRE (Setup_fdre_C_CE)      -0.169    25.129    tangerineSOCInst/SPIInst/dataToSend_reg[7]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -22.804    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.968ns  (logic 0.704ns (10.103%)  route 6.264ns (89.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 25.399 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.666    22.660    tangerineSOCInst/SPIInst/E[0]
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.542    25.399    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                         clock pessimism              0.110    25.509    
                         clock uncertainty           -0.214    25.294    
    SLICE_X95Y114        FDRE (Setup_fdre_C_CE)      -0.205    25.089    tangerineSOCInst/SPIInst/dataToSend_reg[0]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -22.660    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.968ns  (logic 0.704ns (10.103%)  route 6.264ns (89.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 25.399 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.666    22.660    tangerineSOCInst/SPIInst/E[0]
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.542    25.399    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/C
                         clock pessimism              0.110    25.509    
                         clock uncertainty           -0.214    25.294    
    SLICE_X95Y114        FDRE (Setup_fdre_C_CE)      -0.205    25.089    tangerineSOCInst/SPIInst/dataToSend_reg[4]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -22.660    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.968ns  (logic 0.704ns (10.103%)  route 6.264ns (89.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 25.399 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.666    22.660    tangerineSOCInst/SPIInst/E[0]
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.542    25.399    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
                         clock pessimism              0.110    25.509    
                         clock uncertainty           -0.214    25.294    
    SLICE_X95Y114        FDRE (Setup_fdre_C_CE)      -0.205    25.089    tangerineSOCInst/SPIInst/dataToSend_reg[5]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -22.660    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSendStrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.988ns  (logic 0.704ns (10.075%)  route 6.284ns (89.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 25.402 - 20.000 ) 
    Source Clock Delay      (SCD):    5.692ns = ( 15.692 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.637    15.692    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X83Y111        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.456    16.148 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[1]/Q
                         net (fo=8, routed)           2.472    18.620    tangerineSOCInst/picorv32Inst/p_1_in12_in
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    18.744 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_4/O
                         net (fo=14, routed)          3.127    21.870    tangerineSOCInst/picorv32Inst/wr
    SLICE_X89Y115        LUT5 (Prop_lut5_I1_O)        0.124    21.994 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.685    22.680    tangerineSOCInst/SPIInst/E[0]
    SLICE_X96Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSendStrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.545    25.402    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y115        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSendStrobe_reg/C
                         clock pessimism              0.110    25.512    
                         clock uncertainty           -0.214    25.297    
    SLICE_X96Y115        FDRE (Setup_fdre_C_D)       -0.031    25.266    tangerineSOCInst/SPIInst/dataToSendStrobe_reg
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                         -22.680    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.683ns  (logic 0.456ns (6.823%)  route 6.227ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 25.403 - 20.000 ) 
    Source Clock Delay      (SCD):    5.708ns = ( 15.708 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.653    15.708    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X77Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.456    16.164 r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[3]/Q
                         net (fo=74, routed)          6.227    22.391    tangerineSOCInst/SPIInst/mem_wdata[3]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546    25.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                         clock pessimism              0.110    25.513    
                         clock uncertainty           -0.214    25.298    
    SLICE_X96Y113        FDRE (Setup_fdre_C_D)       -0.028    25.270    tangerineSOCInst/SPIInst/dataToSend_reg[3]
  -------------------------------------------------------------------
                         required time                         25.270    
                         arrival time                         -22.391    
  -------------------------------------------------------------------
                         slack                                  2.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.263%)  route 0.614ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.507    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.214     2.249    
    SLICE_X63Y117        FDRE (Hold_fdre_C_R)        -0.018     2.231    tangerineSOCInst/tickTimerPrescalerCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.263%)  route 0.614ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.507    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.214     2.249    
    SLICE_X63Y117        FDRE (Hold_fdre_C_R)        -0.018     2.231    tangerineSOCInst/tickTimerPrescalerCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.263%)  route 0.614ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.507    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.214     2.249    
    SLICE_X63Y117        FDRE (Hold_fdre_C_R)        -0.018     2.231    tangerineSOCInst/tickTimerPrescalerCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.263%)  route 0.614ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.507    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.214     2.249    
    SLICE_X63Y117        FDRE (Hold_fdre_C_R)        -0.018     2.231    tangerineSOCInst/tickTimerPrescalerCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.263%)  route 0.614ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.507    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.214     2.249    
    SLICE_X63Y117        FDRE (Hold_fdre_C_R)        -0.018     2.231    tangerineSOCInst/tickTimerPrescalerCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.263%)  route 0.614ns (76.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.308 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.507    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[9]/C
                         clock pessimism             -0.206     2.035    
                         clock uncertainty            0.214     2.249    
    SLICE_X63Y117        FDRE (Hold_fdre_C_R)        -0.018     2.231    tangerineSOCInst/tickTimerPrescalerCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.475%)  route 0.770ns (84.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.566     1.704    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X87Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[1]/Q
                         net (fo=74, routed)          0.770     2.615    tangerineSOCInst/SPIInst/mem_wdata[1]
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.847     2.244    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y113        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                         clock pessimism             -0.206     2.038    
                         clock uncertainty            0.214     2.252    
    SLICE_X96Y113        FDRE (Hold_fdre_C_D)         0.075     2.327    tangerineSOCInst/SPIInst/dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.103%)  route 0.793ns (84.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.566     1.704    tangerineSOCInst/picorv32Inst/clk100
    SLICE_X87Y104        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[0]/Q
                         net (fo=76, routed)          0.793     2.638    tangerineSOCInst/SPIInst/mem_wdata[0]
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.845     2.242    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y114        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.214     2.250    
    SLICE_X95Y114        FDRE (Hold_fdre_C_D)         0.070     2.320    tangerineSOCInst/SPIInst/dataToSend_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.184ns (22.876%)  route 0.620ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I1_O)        0.043     2.306 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.206     2.512    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.842     2.239    tangerineSOCInst/clk50
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/C
                         clock pessimism             -0.206     2.033    
                         clock uncertainty            0.214     2.247    
    SLICE_X64Y118        FDRE (Hold_fdre_C_R)        -0.056     2.191    tangerineSOCInst/tickTimerPrescalerCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.184ns (22.876%)  route 0.620ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.569     1.707    tangerineSOCInst/clk100
    SLICE_X71Y119        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     1.848 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.414     2.263    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X63Y119        LUT3 (Prop_lut3_I1_O)        0.043     2.306 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.206     2.512    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.842     2.239    tangerineSOCInst/clk50
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/C
                         clock pessimism             -0.206     2.033    
                         clock uncertainty            0.214     2.247    
    SLICE_X64Y118        FDRE (Hold_fdre_C_R)        -0.056     2.191    tangerineSOCInst/tickTimerPrescalerCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.320    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 0.220ns (2.277%)  route 9.442ns (97.723%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.006     9.662    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X56Y97         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.715     5.571    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X56Y97         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 0.220ns (2.326%)  route 9.237ns (97.674%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.801     9.457    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.521     5.378    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.455ns  (logic 0.220ns (2.327%)  route 9.235ns (97.673%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.799     9.455    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X69Y128        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.529     5.386    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X69Y128        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.225ns  (logic 0.071ns (1.680%)  route 4.154ns (98.320%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         3.319     3.319    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.364 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.578    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.604 r  reset_BUFG_inst/O
                         net (fo=558, routed)         0.621     4.225    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X69Y128        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.837     2.234    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X69Y128        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.226ns  (logic 0.071ns (1.680%)  route 4.155ns (98.320%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         3.319     3.319    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.364 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.578    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.604 r  reset_BUFG_inst/O
                         net (fo=558, routed)         0.622     4.226    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.832     2.229    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X70Y125        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.315ns  (logic 0.071ns (1.645%)  route 4.244ns (98.355%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         3.319     3.319    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.364 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.578    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.604 r  reset_BUFG_inst/O
                         net (fo=558, routed)         0.711     4.315    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X56Y97         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.927     2.324    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X56Y97         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.961ns  (logic 0.518ns (26.410%)  route 1.443ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.642     5.697    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y122        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDRE (Prop_fdre_C_Q)         0.518     6.215 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          1.443     7.658    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X69Y127        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.527     5.384    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X69Y127        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.129%)  route 0.806ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.648     5.703    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y128        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDRE (Prop_fdre_C_Q)         0.518     6.221 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.806     7.027    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X69Y124        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.524     5.381    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X69Y124        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.917%)  route 0.350ns (68.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.568     1.706    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y128        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDRE (Prop_fdre_C_Q)         0.164     1.870 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.350     2.220    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X69Y124        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.833     2.230    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X69Y124        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.164ns (20.015%)  route 0.655ns (79.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.567     1.705    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y122        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDRE (Prop_fdre_C_Q)         0.164     1.869 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.655     2.525    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X69Y127        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.836     2.233    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X69Y127        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 0.220ns (2.229%)  route 9.652ns (97.771%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.216     9.872    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.127ns (71.166%)  route 1.672ns (28.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           1.672     2.231    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         3.568     5.799 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.426ns (81.535%)  route 0.323ns (18.465%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           0.323     0.481    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         1.268     1.749 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     1.749    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.389ns  (logic 0.071ns (1.618%)  route 4.318ns (98.382%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         3.319     3.319    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.364 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.578    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.604 r  reset_BUFG_inst/O
                         net (fo=558, routed)         0.786     4.389    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.511ns  (logic 4.027ns (29.805%)  route 9.484ns (70.195%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          9.484    15.662    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    19.232 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.232    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.220ns  (logic 4.049ns (30.628%)  route 9.171ns (69.372%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          9.171    15.349    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.593    18.942 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.942    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.541ns  (logic 4.067ns (32.431%)  route 8.474ns (67.569%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.474    14.652    sdramD_IOBUF[18]_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.611    18.263 r  sdramD_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.263    sdramD[18]
    C1                                                                r  sdramD[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 4.068ns (32.829%)  route 8.324ns (67.171%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.324    14.502    sdramD_IOBUF[17]_inst/T
    B1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.612    18.114 r  sdramD_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.114    sdramD[17]
    B1                                                                r  sdramD[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 4.051ns (33.138%)  route 8.174ns (66.862%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.174    14.352    sdramD_IOBUF[22]_inst/T
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.595    17.947 r  sdramD_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.947    sdramD[22]
    F2                                                                r  sdramD[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.076ns  (logic 4.052ns (33.551%)  route 8.024ns (66.449%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.024    14.202    sdramD_IOBUF[21]_inst/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    17.798 r  sdramD_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.798    sdramD[21]
    E2                                                                r  sdramD[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.933ns  (logic 4.059ns (34.013%)  route 7.874ns (65.987%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.874    14.052    sdramD_IOBUF[20]_inst/T
    E1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    17.655 r  sdramD_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.655    sdramD[20]
    E1                                                                r  sdramD[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.783ns  (logic 4.059ns (34.446%)  route 7.724ns (65.554%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.724    13.902    sdramD_IOBUF[19]_inst/T
    D1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    17.505 r  sdramD_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.505    sdramD[19]
    D1                                                                r  sdramD[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 4.002ns (36.280%)  route 7.028ns (63.720%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.028    13.206    sdramD_IOBUF[3]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.546    16.752 r  sdramD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.752    sdramD[3]
    M6                                                                r  sdramD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 4.006ns (36.623%)  route 6.933ns (63.377%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.667     5.722    clk100
    SLICE_X54Y111        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.178 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.933    13.111    sdramD_IOBUF[29]_inst/T
    G20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550    16.661 r  sdramD_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.661    sdramD[29]
    G20                                                               r  sdramD[29] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.412ns (60.529%)  route 0.921ns (39.471%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.615     1.753    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/Q
                         net (fo=1, routed)           0.921     2.838    sdramD_IOBUF[14]_inst/I
    T25                  OBUFT (Prop_obuft_I_O)       1.248     4.085 r  sdramD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.085    sdramD[14]
    T25                                                               r  sdramD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.415ns (60.562%)  route 0.922ns (39.438%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.613     1.751    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y112        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.164     1.915 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/Q
                         net (fo=1, routed)           0.922     2.837    sdramD_IOBUF[15]_inst/I
    R25                  OBUFT (Prop_obuft_I_O)       1.251     4.088 r  sdramD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    sdramD[15]
    R25                                                               r  sdramD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.409ns (59.487%)  route 0.959ns (40.513%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.615     1.753    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y109        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.959     2.877    sdramD_IOBUF[13]_inst/I
    T24                  OBUFT (Prop_obuft_I_O)       1.245     4.121 r  sdramD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.121    sdramD[13]
    T24                                                               r  sdramD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.418ns (55.537%)  route 1.135ns (44.463%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.615     1.753    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/Q
                         net (fo=1, routed)           1.135     3.053    sdramD_IOBUF[8]_inst/I
    Y23                  OBUFT (Prop_obuft_I_O)       1.254     4.307 r  sdramD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.307    sdramD[8]
    Y23                                                               r  sdramD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.469ns (56.470%)  route 1.132ns (43.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.579     1.717    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X59Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/Q
                         net (fo=1, routed)           1.132     2.978    sdramA_OBUF[4]
    AB26                 OBUF (Prop_obuf_I_O)         1.341     4.319 r  sdramA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.319    sdramA[4]
    AB26                                                              r  sdramA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.383ns (51.146%)  route 1.321ns (48.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.579     1.717    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X59Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[9]/Q
                         net (fo=1, routed)           1.321     3.179    sdramA_OBUF[9]
    Y21                  OBUF (Prop_obuf_I_O)         1.242     4.421 r  sdramA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.421    sdramA[9]
    Y21                                                               r  sdramA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.419ns (52.581%)  route 1.280ns (47.419%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.615     1.753    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y109        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[9]/Q
                         net (fo=1, routed)           1.280     3.197    sdramD_IOBUF[9]_inst/I
    V23                  OBUFT (Prop_obuft_I_O)       1.255     4.452 r  sdramD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.452    sdramD[9]
    V23                                                               r  sdramD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.387ns (50.287%)  route 1.371ns (49.713%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.615     1.753    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/Q
                         net (fo=1, routed)           1.371     3.288    sdramD_IOBUF[12]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       1.223     4.511 r  sdramD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.511    sdramD[12]
    V21                                                               r  sdramD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.397ns (50.097%)  route 1.392ns (49.903%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.615     1.753    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X37Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/Q
                         net (fo=1, routed)           1.392     3.286    sdramD_IOBUF[10]_inst/I
    W23                  OBUFT (Prop_obuft_I_O)       1.256     4.543 r  sdramD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.543    sdramD[10]
    W23                                                               r  sdramD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.385ns (48.476%)  route 1.472ns (51.524%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.553     1.691    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X85Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[0]/Q
                         net (fo=1, routed)           1.472     3.304    sdramD_IOBUF[0]_inst/I
    N2                   OBUFT (Prop_obuft_I_O)       1.244     4.548 r  sdramD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.548    sdramD[0]
    N2                                                                r  sdramD[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.676ns (41.557%)  route 5.170ns (58.443%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.191    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.490 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          3.326    12.756    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.336 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.336    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.306ns (47.918%)  route 1.420ns (52.082%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.375     0.375 f  
    U22                                               0.000     0.375 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.645 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.514 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     2.123    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     0.943 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     1.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.514 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.875     2.389    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     3.669 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk12_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/um_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.044ns (44.398%)  route 5.065ns (55.602%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659     5.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/um_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y145        FDRE (Prop_fdre_C_Q)         0.456     6.170 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/um_reg/Q
                         net (fo=2, routed)           5.065    11.235    usb1dm_IOBUF_inst/I
    B2                   OBUFT (Prop_obuft_I_O)       3.588    14.823 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.823    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.044ns (44.395%)  route 5.065ns (55.605%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.659     5.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y146        FDRE (Prop_fdre_C_Q)         0.456     6.170 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/Q
                         net (fo=3, routed)           5.065    11.235    usb1dp_IOBUF_inst/I
    C2                   OBUFT (Prop_obuft_I_O)       3.588    14.822 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.822    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 0.965ns (34.770%)  route 1.810ns (65.230%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y144        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y144        FDSE (Prop_fdse_C_Q)         0.141     1.856 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          1.810     3.667    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.491 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.491    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 0.965ns (34.093%)  route 1.865ns (65.907%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X71Y144        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y144        FDSE (Prop_fdse_C_Q)         0.141     1.856 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          1.865     3.722    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.546 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.546    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 4.059ns (43.794%)  route 5.209ns (56.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.661     5.716    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y116        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y116        FDRE (Prop_fdre_C_Q)         0.456     6.172 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           5.209    11.381    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.603    14.984 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000    14.984    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.053ns (44.355%)  route 5.084ns (55.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.664     5.719    tangerineSOCInst/SPIInst/clk50
    SLICE_X97Y116        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456     6.175 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           5.084    11.259    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.597    14.856 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000    14.856    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.438ns (42.515%)  route 1.944ns (57.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.576     1.714    tangerineSOCInst/SPIInst/clk50
    SLICE_X97Y116        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           1.944     3.800    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.297     5.097 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000     5.097    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.422ns  (logic 1.444ns (42.195%)  route 1.978ns (57.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.575     1.713    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y116        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y116        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           1.978     3.832    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.303     5.135 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000     5.135    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay           584 Endpoints
Min Delay           584 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.896ns  (logic 0.220ns (2.223%)  route 9.676ns (97.777%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.240     9.896    tangerineSOCInst/UARTInst/reset_BUFG
    SLICE_X65Y114        FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.539     5.396    tangerineSOCInst/UARTInst/clk100
    SLICE_X65Y114        FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/fastRamReady_reg/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.896ns  (logic 0.220ns (2.223%)  route 9.676ns (97.777%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 f  reset_BUFG_inst/O
                         net (fo=558, routed)         2.240     9.896    tangerineSOCInst/reset_BUFG
    SLICE_X64Y114        FDCE                                         f  tangerineSOCInst/fastRamReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.539     5.396    tangerineSOCInst/clk100
    SLICE_X64Y114        FDCE                                         r  tangerineSOCInst/fastRamReady_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/gpoRegister_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.874ns  (logic 0.220ns (2.228%)  route 9.654ns (97.772%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.218     9.874    tangerineSOCInst/reset_BUFG
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/gpoRegister_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.874ns  (logic 0.220ns (2.228%)  route 9.654ns (97.772%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.218     9.874    tangerineSOCInst/reset_BUFG
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/gpoRegister_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.874ns  (logic 0.220ns (2.228%)  route 9.654ns (97.772%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.218     9.874    tangerineSOCInst/reset_BUFG
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/gpoRegister_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.874ns  (logic 0.220ns (2.228%)  route 9.654ns (97.772%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.218     9.874    tangerineSOCInst/reset_BUFG
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/gpoRegister_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.874ns  (logic 0.220ns (2.228%)  route 9.654ns (97.772%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.218     9.874    tangerineSOCInst/reset_BUFG
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/gpoRegister_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.874ns  (logic 0.220ns (2.228%)  route 9.654ns (97.772%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.218     9.874    tangerineSOCInst/reset_BUFG
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X78Y119        FDSE                                         r  tangerineSOCInst/gpoRegister_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.870ns  (logic 0.220ns (2.229%)  route 9.650ns (97.771%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.214     9.870    tangerineSOCInst/reset_BUFG
    SLICE_X79Y119        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X79Y119        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.870ns  (logic 0.220ns (2.229%)  route 9.650ns (97.771%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         2.214     9.870    tangerineSOCInst/reset_BUFG
    SLICE_X79Y119        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        1.513     5.370    tangerineSOCInst/clk100
    SLICE_X79Y119        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.045ns (3.279%)  route 1.327ns (96.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.327     1.327    tangerineSOCInst/UARTInst/rxdSyncInst/locked
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.372 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.372    tangerineSOCInst/UARTInst/rxdSyncInst_n_3
    SLICE_X53Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.857     2.254    tangerineSOCInst/UARTInst/clk100
    SLICE_X53Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.045ns (3.263%)  route 1.334ns (96.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.334     1.334    tangerineSOCInst/UARTInst/rxdSyncInst/locked
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.379 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.379    tangerineSOCInst/UARTInst/rxdSyncInst_n_2
    SLICE_X53Y103        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.856     2.253    tangerineSOCInst/UARTInst/clk100
    SLICE_X53Y103        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.045ns (3.255%)  route 1.337ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.337     1.337    tangerineSOCInst/picorv32Inst/locked
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.382 r  tangerineSOCInst/picorv32Inst/dataReceivedReadAcknowledge_i_1/O
                         net (fo=1, routed)           0.000     1.382    tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg_0
    SLICE_X58Y102        FDRE                                         r  tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.855     2.252    tangerineSOCInst/UARTInst/clk100
    SLICE_X58Y102        FDRE                                         r  tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSendStrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.045ns (3.253%)  route 1.338ns (96.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.338     1.338    tangerineSOCInst/picorv32Inst/locked
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.383 r  tangerineSOCInst/picorv32Inst/dataToSendStrobe_i_1/O
                         net (fo=1, routed)           0.000     1.383    tangerineSOCInst/UARTInst/dataToSendStrobe_reg_0
    SLICE_X58Y102        FDRE                                         r  tangerineSOCInst/UARTInst/dataToSendStrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.855     2.252    tangerineSOCInst/UARTInst/clk100
    SLICE_X58Y102        FDRE                                         r  tangerineSOCInst/UARTInst/dataToSendStrobe_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.045ns (3.144%)  route 1.386ns (96.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.386     1.386    tangerineSOCInst/UARTInst/rxdSyncInst/locked
    SLICE_X54Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.431 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.431    tangerineSOCInst/UARTInst/rxdSyncInst_n_4
    SLICE_X54Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.857     2.254    tangerineSOCInst/UARTInst/clk100
    SLICE_X54Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.045ns (3.139%)  route 1.389ns (96.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.389     1.389    tangerineSOCInst/UARTInst/rxdSyncInst/locked
    SLICE_X54Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.434 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.434    tangerineSOCInst/UARTInst/rxdSyncInst_n_5
    SLICE_X54Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.857     2.254    tangerineSOCInst/UARTInst/clk100
    SLICE_X54Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[4]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.277ns (18.547%)  route 1.217ns (81.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=2, routed)           1.217     1.494    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[24]
    SLICE_X42Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.842     2.239    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X42Y126        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.090ns (5.664%)  route 1.499ns (94.336%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.443     1.443    tangerineSOCInst/UARTInst/locked
    SLICE_X52Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.488 r  tangerineSOCInst/UARTInst/rxBuffer[3]_i_3/O
                         net (fo=1, routed)           0.056     1.544    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[3]_0
    SLICE_X52Y102        LUT3 (Prop_lut3_I1_O)        0.045     1.589 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.589    tangerineSOCInst/UARTInst/rxdSyncInst_n_6
    SLICE_X52Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.857     2.254    tangerineSOCInst/UARTInst/clk100
    SLICE_X52Y102        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 sdramD[15]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.263ns (16.402%)  route 1.342ns (83.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  sdramD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[15]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sdramD_IOBUF[15]_inst/IBUF/O
                         net (fo=2, routed)           1.342     1.605    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[15]
    SLICE_X43Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.846     2.243    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X43Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[15]/C

Slack:                    inf
  Source:                 sdramD[13]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.257ns (15.989%)  route 1.350ns (84.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  sdramD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[13]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[13]_inst/IBUF/O
                         net (fo=2, routed)           1.350     1.607    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[13]
    SLICE_X42Y127        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=2285, routed)        0.844     2.241    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X42Y127        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100ps_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[11]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.016ns  (logic 1.464ns (20.870%)  route 5.552ns (79.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 10.744 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  sdramD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[11]_inst/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sdramD_IOBUF[11]_inst/IBUF/O
                         net (fo=2, routed)           5.552     7.016    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[11]
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.512    10.744    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C

Slack:                    inf
  Source:                 sdramD[30]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 1.482ns (21.359%)  route 5.458ns (78.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 10.739 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  sdramD[30] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[30]_inst/IO
    G21                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sdramD_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           5.458     6.940    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[30]
    SLICE_X81Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.507    10.739    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X81Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C

Slack:                    inf
  Source:                 sdramD[26]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.901ns  (logic 1.465ns (21.223%)  route 5.436ns (78.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 10.737 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  sdramD[26] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[26]_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sdramD_IOBUF[26]_inst/IBUF/O
                         net (fo=2, routed)           5.436     6.901    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[26]
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.505    10.737    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C

Slack:                    inf
  Source:                 sdramD[25]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.857ns  (logic 1.463ns (21.336%)  route 5.394ns (78.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 10.737 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  sdramD[25] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[25]_inst/IO
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sdramD_IOBUF[25]_inst/IBUF/O
                         net (fo=2, routed)           5.394     6.857    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[25]
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.505    10.737    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C

Slack:                    inf
  Source:                 sdramD[28]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.853ns  (logic 1.478ns (21.574%)  route 5.374ns (78.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 10.736 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  sdramD[28] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[28]_inst/IO
    H22                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sdramD_IOBUF[28]_inst/IBUF/O
                         net (fo=2, routed)           5.374     6.853    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[28]
    SLICE_X82Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.504    10.736    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X82Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/C

Slack:                    inf
  Source:                 sdramD[29]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.758ns  (logic 1.480ns (21.902%)  route 5.278ns (78.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 10.737 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  sdramD[29] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[29]_inst/IO
    G20                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sdramD_IOBUF[29]_inst/IBUF/O
                         net (fo=2, routed)           5.278     6.758    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[29]
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.505    10.737    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X82Y127        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C

Slack:                    inf
  Source:                 sdramD[27]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.479ns (21.985%)  route 5.249ns (78.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 10.744 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  sdramD[27] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[27]_inst/IO
    H21                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sdramD_IOBUF[27]_inst/IBUF/O
                         net (fo=2, routed)           5.249     6.728    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[27]
    SLICE_X84Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.512    10.744    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X84Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C

Slack:                    inf
  Source:                 sdramD[23]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.501ns (22.437%)  route 5.188ns (77.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 10.755 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  sdramD[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[23]_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sdramD_IOBUF[23]_inst/IBUF/O
                         net (fo=2, routed)           5.188     6.689    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[23]
    SLICE_X74Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.523    10.755    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C

Slack:                    inf
  Source:                 sdramD[8]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 1.499ns (22.607%)  route 5.131ns (77.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 10.744 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y23                                               0.000     0.000 r  sdramD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[8]_inst/IO
    Y23                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sdramD_IOBUF[8]_inst/IBUF/O
                         net (fo=2, routed)           5.131     6.630    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[8]
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.512    10.744    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X79Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/C

Slack:                    inf
  Source:                 sdramD[12]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 1.467ns (22.462%)  route 5.064ns (77.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 10.753 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 r  sdramD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[12]_inst/IO
    V21                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sdramD_IOBUF[12]_inst/IBUF/O
                         net (fo=2, routed)           5.064     6.531    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[12]
    SLICE_X85Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     6.806 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.140    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    10.875    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.380 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.140    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.521    10.753    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X85Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[1]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.257ns (16.167%)  route 1.332ns (83.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 7.604 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  sdramD[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[1]_inst/IO
    N3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           1.332     1.589    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[1]
    SLICE_X88Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.832     7.604    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X88Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C

Slack:                    inf
  Source:                 sdramD[6]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.255ns (14.494%)  route 1.502ns (85.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 7.605 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  sdramD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[6]_inst/IO
    P3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  sdramD_IOBUF[6]_inst/IBUF/O
                         net (fo=2, routed)           1.502     1.757    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[6]
    SLICE_X89Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.833     7.605    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X89Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[6]/C

Slack:                    inf
  Source:                 sdramD[7]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.257ns (14.444%)  route 1.523ns (85.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.592 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sdramD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[7]_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[7]_inst/IBUF/O
                         net (fo=2, routed)           1.523     1.780    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[7]
    SLICE_X84Y124        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.820     7.592    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X84Y124        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[7]/C

Slack:                    inf
  Source:                 sdramD[2]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.237ns (12.714%)  route 1.627ns (87.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 7.604 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  sdramD[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[2]_inst/IO
    M5                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sdramD_IOBUF[2]_inst/IBUF/O
                         net (fo=2, routed)           1.627     1.864    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[2]
    SLICE_X88Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.832     7.604    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X88Y121        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/C

Slack:                    inf
  Source:                 sdramD[0]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.256ns (13.389%)  route 1.656ns (86.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 7.614 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sdramD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[0]_inst/IO
    N2                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  sdramD_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.656     1.912    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[0]
    SLICE_X90Y113        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.842     7.614    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X90Y113        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C

Slack:                    inf
  Source:                 sdramD[3]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.244ns (11.791%)  route 1.823ns (88.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 7.597 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  sdramD[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[3]_inst/IO
    M6                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sdramD_IOBUF[3]_inst/IBUF/O
                         net (fo=2, routed)           1.823     2.066    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[3]
    SLICE_X87Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.825     7.597    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X87Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C

Slack:                    inf
  Source:                 sdramD[4]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.283ns (13.588%)  route 1.797ns (86.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 7.595 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  sdramD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[4]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.283     0.283 r  sdramD_IOBUF[4]_inst/IBUF/O
                         net (fo=2, routed)           1.797     2.079    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[4]
    SLICE_X87Y122        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.823     7.595    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X87Y122        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/C

Slack:                    inf
  Source:                 sdramD[5]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.272ns (12.991%)  route 1.820ns (87.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 7.597 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sdramD[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[5]_inst/IO
    K1                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  sdramD_IOBUF[5]_inst/IBUF/O
                         net (fo=2, routed)           1.820     2.092    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[5]
    SLICE_X85Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.825     7.597    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X85Y120        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/C

Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.133ns  (logic 0.260ns (12.178%)  route 1.873ns (87.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 7.602 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=2, routed)           1.873     2.133    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[14]
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.830     7.602    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C

Slack:                    inf
  Source:                 sdramD[20]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.375ns fall@10.375ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.300ns (13.644%)  route 1.899ns (86.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 7.605 - 5.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sdramD[20] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[20]_inst/IO
    E1                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sdramD_IOBUF[20]_inst/IBUF/O
                         net (fo=2, routed)           1.899     2.199    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[20]
    SLICE_X74Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     5.833 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.743    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     7.651    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.149 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     6.743    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.772 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.833     7.605    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X74Y128        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk12_clk_wiz_1

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.029ns  (logic 1.112ns (9.244%)  route 10.917ns (90.756%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.150     9.233 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_20/O
                         net (fo=8, routed)           1.646    10.879    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X66Y158        LUT6 (Prop_lut6_I2_O)        0.328    11.207 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_2/O
                         net (fo=1, routed)           0.670    11.877    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_2_n_0
    SLICE_X66Y158        LUT3 (Prop_lut3_I2_O)        0.152    12.029 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    12.029    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_36
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.015ns  (logic 1.112ns (9.255%)  route 10.903ns (90.745%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.150     9.233 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_20/O
                         net (fo=8, routed)           1.631    10.865    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X66Y157        LUT6 (Prop_lut6_I0_O)        0.328    11.193 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[3]_i_2/O
                         net (fo=1, routed)           0.670    11.863    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[3]_i_2_n_0
    SLICE_X66Y157        LUT3 (Prop_lut3_I2_O)        0.152    12.015 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    12.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_40
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.884ns  (logic 0.882ns (7.422%)  route 11.002ns (92.578%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.124     9.207 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.736    10.943    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]_0
    SLICE_X67Y158        LUT6 (Prop_lut6_I0_O)        0.124    11.067 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_10/O
                         net (fo=1, routed)           0.665    11.732    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_10_n_0
    SLICE_X67Y158        LUT3 (Prop_lut3_I2_O)        0.152    11.884 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_2/O
                         net (fo=1, routed)           0.000    11.884    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_34
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.844ns  (logic 0.876ns (7.396%)  route 10.968ns (92.604%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.124     9.207 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.706    10.913    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]_0
    SLICE_X67Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.037 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[5]_i_2/O
                         net (fo=1, routed)           0.661    11.698    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[5]_i_2_n_0
    SLICE_X66Y158        LUT3 (Prop_lut3_I2_O)        0.146    11.844 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    11.844    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_38
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.812ns  (logic 1.084ns (9.177%)  route 10.728ns (90.823%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.150     9.233 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_20/O
                         net (fo=8, routed)           1.632    10.865    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X66Y158        LUT6 (Prop_lut6_I2_O)        0.328    11.193 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_2/O
                         net (fo=1, routed)           0.494    11.688    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_2_n_0
    SLICE_X66Y158        LUT3 (Prop_lut3_I2_O)        0.124    11.812 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    11.812    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_37
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.802ns  (logic 1.084ns (9.185%)  route 10.718ns (90.815%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.150     9.233 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_20/O
                         net (fo=8, routed)           1.622    10.856    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X66Y157        LUT6 (Prop_lut6_I0_O)        0.328    11.184 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[2]_i_2/O
                         net (fo=1, routed)           0.494    11.678    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[2]_i_2_n_0
    SLICE_X66Y157        LUT3 (Prop_lut3_I2_O)        0.124    11.802 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    11.802    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_41
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.799ns  (logic 1.084ns (9.187%)  route 10.715ns (90.813%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.150     9.233 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_20/O
                         net (fo=8, routed)           1.253    10.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]
    SLICE_X66Y156        LUT6 (Prop_lut6_I0_O)        0.328    10.814 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[4]_i_2/O
                         net (fo=1, routed)           0.861    11.675    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[4]_i_2_n_0
    SLICE_X66Y158        LUT3 (Prop_lut3_I2_O)        0.124    11.799 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    11.799    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_39
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.632ns  (logic 0.854ns (7.342%)  route 10.778ns (92.658%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.606     7.596    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.332     7.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21/O
                         net (fo=2, routed)           1.156     9.083    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_21_n_0
    SLICE_X68Y146        LUT5 (Prop_lut5_I0_O)        0.124     9.207 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_19/O
                         net (fo=8, routed)           1.707    10.914    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[2]_0
    SLICE_X67Y158        LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_2/O
                         net (fo=1, routed)           0.469    11.508    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_2_n_0
    SLICE_X67Y158        LUT3 (Prop_lut3_I2_O)        0.124    11.632 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    11.632    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_35
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X67Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.621ns  (logic 0.606ns (6.299%)  route 9.015ns (93.701%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.840     6.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.150     6.990 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           0.603     7.593    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[9]_1
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.332     7.925 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9/O
                         net (fo=10, routed)          1.572     9.497    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_9_n_0
    SLICE_X66Y157        LUT4 (Prop_lut4_I1_O)        0.124     9.621 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.621    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_42
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.530     5.386    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X66Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.514ns  (logic 0.220ns (2.312%)  route 9.294ns (97.688%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.858     9.514    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X75Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.533     5.390    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X75Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb1dp
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.312ns  (logic 0.300ns (12.985%)  route 2.012ns (87.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  usb1dp (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dp_IOBUF_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  usb1dp_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.012     2.312    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dp_IBUF
    SLICE_X76Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.241    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X76Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/C

Slack:                    inf
  Source:                 usb1dm
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 0.301ns (13.009%)  route 2.012ns (86.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  usb1dm (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dm_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.301     0.301 r  usb1dm_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.012     2.313    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dm_IBUF
    SLICE_X76Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.241    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X76Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.558ns  (logic 0.000ns (0.000%)  route 2.558ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.558     2.558    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.241    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.558ns  (logic 0.000ns (0.000%)  route 2.558ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.558     2.558    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.241    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.558ns  (logic 0.000ns (0.000%)  route 2.558ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.558     2.558    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.241    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.558ns  (logic 0.000ns (0.000%)  route 2.558ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.558     2.558    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.844     2.241    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.623ns  (logic 0.000ns (0.000%)  route 2.623ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.623     2.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.243    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.623ns  (logic 0.000ns (0.000%)  route 2.623ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.623     2.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.243    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.623ns  (logic 0.000ns (0.000%)  route 2.623ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.623     2.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.243    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.623ns  (logic 0.000ns (0.000%)  route 2.623ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.623     2.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.846     2.243    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X72Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.532ns  (logic 0.220ns (2.308%)  route 9.312ns (97.692%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.876     9.532    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X50Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.545     5.402    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X50Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.530ns  (logic 0.220ns (2.308%)  route 9.310ns (97.692%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.874     9.530    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.548     5.405    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.530ns  (logic 0.220ns (2.308%)  route 9.310ns (97.692%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.874     9.530    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.548     5.405    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.530ns  (logic 0.220ns (2.308%)  route 9.310ns (97.692%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.874     9.530    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X56Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.548     5.405    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 0.220ns (2.309%)  route 9.309ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.873     9.529    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X56Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.547     5.404    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 0.220ns (2.309%)  route 9.309ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.873     9.529    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X56Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.547     5.404    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 0.220ns (2.309%)  route 9.309ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.873     9.529    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X56Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.547     5.404    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 0.220ns (2.309%)  route 9.309ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.873     9.529    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X56Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.547     5.404    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X56Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 0.220ns (2.309%)  route 9.309ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.873     9.529    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X57Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.547     5.404    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 0.220ns (2.309%)  route 9.309ns (97.691%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.873     9.529    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X57Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.547     5.404    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X57Y109        FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.045ns (2.486%)  route 1.765ns (97.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.146     1.810    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X46Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.852     2.249    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X46Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.308%)  route 1.905ns (97.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.285     1.950    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.853     2.250    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.308%)  route 1.905ns (97.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.285     1.950    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.853     2.250    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.308%)  route 1.905ns (97.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.285     1.950    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.853     2.250    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.308%)  route 1.905ns (97.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.285     1.950    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.853     2.250    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y112        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.045ns (2.297%)  route 1.914ns (97.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.795     1.795    tangerineSOCInst/pixelGenInst/locked
    SLICE_X50Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  tangerineSOCInst/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.120     1.959    tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.850     2.247    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X51Y115        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgR_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/fontRomA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.045ns (2.243%)  route 1.961ns (97.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.677     1.677    tangerineSOCInst/pixelGenInst/locked
    SLICE_X51Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.722 r  tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1/O
                         net (fo=12, routed)          0.285     2.006    tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0
    SLICE_X45Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X45Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.045ns (2.243%)  route 1.961ns (97.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.677     1.677    tangerineSOCInst/pixelGenInst/locked
    SLICE_X51Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.722 r  tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1/O
                         net (fo=12, routed)          0.285     2.006    tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0
    SLICE_X45Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X45Y109        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.344     2.009    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X42Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.852     2.249    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.045ns (2.240%)  route 1.964ns (97.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         1.620     1.620    tangerineSOCInst/pixelGenInst/locked
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.665 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.344     2.009    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X42Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.852     2.249    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y114        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/mosi_reg/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.525ns  (logic 0.220ns (2.310%)  route 9.305ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.869     9.525    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X97Y116        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.544     5.401    tangerineSOCInst/SPIInst/clk50
    SLICE_X97Y116        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/spiReady_reg/S
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.525ns  (logic 0.220ns (2.310%)  route 9.305ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.869     9.525    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X96Y116        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.544     5.401    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y116        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.522ns  (logic 0.220ns (2.310%)  route 9.302ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.866     9.522    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.540     5.397    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.522ns  (logic 0.220ns (2.310%)  route 9.302ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.866     9.522    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.540     5.397    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.522ns  (logic 0.220ns (2.310%)  route 9.302ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.866     9.522    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.540     5.397    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.522ns  (logic 0.220ns (2.310%)  route 9.302ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.866     9.522    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.540     5.397    tangerineSOCInst/SPIInst/clk50
    SLICE_X94Y116        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/sclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.522ns  (logic 0.220ns (2.310%)  route 9.302ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.866     9.522    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X95Y116        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.540     5.397    tangerineSOCInst/SPIInst/clk50
    SLICE_X95Y116        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.518ns  (logic 0.220ns (2.311%)  route 9.298ns (97.689%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.862     9.518    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546     5.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X96Y114        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.518ns  (logic 0.220ns (2.311%)  route 9.298ns (97.689%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.862     9.518    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X97Y113        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546     5.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X97Y113        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.518ns  (logic 0.220ns (2.311%)  route 9.298ns (97.689%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         6.854     6.854    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.978 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.560    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.656 r  reset_BUFG_inst/O
                         net (fo=558, routed)         1.862     9.518    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X97Y113        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.546     5.403    tangerineSOCInst/SPIInst/clk50
    SLICE_X97Y113        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.045ns (1.939%)  route 2.276ns (98.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.321    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.045ns (1.939%)  route 2.276ns (98.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.321    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.045ns (1.939%)  route 2.276ns (98.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.321    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.045ns (1.939%)  route 2.276ns (98.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.321    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.045ns (1.939%)  route 2.276ns (98.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.321    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.045ns (1.939%)  route 2.276ns (98.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.199     2.321    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.844     2.241    tangerineSOCInst/clk50
    SLICE_X63Y117        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.334ns  (logic 0.051ns (2.185%)  route 2.283ns (97.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT3 (Prop_lut3_I0_O)        0.051     2.128 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.206     2.334    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.842     2.239    tangerineSOCInst/clk50
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.334ns  (logic 0.051ns (2.185%)  route 2.283ns (97.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT3 (Prop_lut3_I0_O)        0.051     2.128 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.206     2.334    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.842     2.239    tangerineSOCInst/clk50
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.334ns  (logic 0.051ns (2.185%)  route 2.283ns (97.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT3 (Prop_lut3_I0_O)        0.051     2.128 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.206     2.334    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.842     2.239    tangerineSOCInst/clk50
    SLICE_X64Y118        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.372ns  (logic 0.045ns (1.897%)  route 2.327ns (98.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=124, routed)         2.077     2.077    tangerineSOCInst/locked
    SLICE_X63Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.250     2.372    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X63Y119        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.842     2.239    tangerineSOCInst/clk50
    SLICE_X63Y119        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C





