// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32fYi.h"
#include "matmul_hw_fmul_32g8j.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_fadd_32fYi<1,5,32,32,32>* matmul_hw_fadd_32fYi_U1;
    matmul_hw_fadd_32fYi<1,5,32,32,32>* matmul_hw_fadd_32fYi_U2;
    matmul_hw_fadd_32fYi<1,5,32,32,32>* matmul_hw_fadd_32fYi_U3;
    matmul_hw_fmul_32g8j<1,4,32,32,32>* matmul_hw_fmul_32g8j_U4;
    matmul_hw_fmul_32g8j<1,4,32,32,32>* matmul_hw_fmul_32g8j_U5;
    matmul_hw_fmul_32g8j<1,4,32,32,32>* matmul_hw_fmul_32g8j_U6;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_844;
    sc_signal< sc_lv<5> > i_reg_855;
    sc_signal< sc_lv<5> > j_reg_866;
    sc_signal< sc_lv<32> > reg_918;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > tmp_3_reg_1749;
    sc_signal< sc_lv<32> > reg_922;
    sc_signal< sc_lv<32> > reg_926;
    sc_signal< sc_lv<32> > reg_930;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > reg_934;
    sc_signal< sc_lv<32> > reg_938;
    sc_signal< sc_lv<32> > grp_fu_886_p2;
    sc_signal< sc_lv<32> > reg_942;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1607;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_948_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1607;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_954_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_1611;
    sc_signal< sc_lv<5> > j_mid2_fu_972_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1616;
    sc_signal< sc_lv<1> > tmp_mid2_fu_992_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1628;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_fu_1000_p3;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_reg_1632;
    sc_signal< sc_lv<8> > tmp_7_fu_1028_p2;
    sc_signal< sc_lv<8> > tmp_7_reg_1638;
    sc_signal< sc_lv<7> > tmp_14_fu_1040_p3;
    sc_signal< sc_lv<7> > tmp_14_reg_1657;
    sc_signal< sc_lv<64> > tmp_6_fu_1053_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1669;
    sc_signal< sc_lv<1> > tmp_3_fu_1126_p2;
    sc_signal< sc_lv<64> > tmp_9_fu_1141_p1;
    sc_signal< sc_lv<64> > tmp_9_reg_1784;
    sc_signal< sc_lv<32> > a_row_load_12_fu_1181_p3;
    sc_signal< sc_lv<32> > a_row_load_6_fu_1189_p3;
    sc_signal< sc_lv<32> > a_row_load_fu_1197_p3;
    sc_signal< sc_lv<7> > tmp_6_cast6_fu_1220_p1;
    sc_signal< sc_lv<7> > tmp_6_cast6_reg_1846;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<32> > a_row_load_13_fu_1256_p3;
    sc_signal< sc_lv<32> > a_row_load_7_fu_1264_p3;
    sc_signal< sc_lv<32> > a_row_load_1_fu_1272_p3;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > a_row_load_14_fu_1324_p3;
    sc_signal< sc_lv<32> > a_row_load_8_fu_1332_p3;
    sc_signal< sc_lv<32> > a_row_load_2_fu_1340_p3;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<5> > j_1_fu_1374_p2;
    sc_signal< sc_lv<5> > j_1_reg_2026;
    sc_signal< sc_lv<32> > a_row_load_15_fu_1411_p3;
    sc_signal< sc_lv<32> > a_row_load_11_fu_1419_p3;
    sc_signal< sc_lv<32> > a_row_load_11_reg_2036;
    sc_signal< sc_lv<32> > a_row_load_10_fu_1426_p3;
    sc_signal< sc_lv<32> > a_row_load_10_reg_2041;
    sc_signal< sc_lv<32> > a_row_load_9_fu_1433_p3;
    sc_signal< sc_lv<32> > a_row_load_5_fu_1441_p3;
    sc_signal< sc_lv<32> > a_row_load_5_reg_2051;
    sc_signal< sc_lv<32> > a_row_load_4_fu_1448_p3;
    sc_signal< sc_lv<32> > a_row_load_4_reg_2056;
    sc_signal< sc_lv<32> > a_row_load_3_fu_1455_p3;
    sc_signal< sc_lv<10> > tmp_28_fu_1501_p2;
    sc_signal< sc_lv<10> > tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter2_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter3_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter4_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter5_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter6_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter7_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter8_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter9_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter10_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter11_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter12_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter13_tmp_28_reg_2066;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter14_tmp_28_reg_2066;
    sc_signal< sc_lv<32> > grp_fu_890_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_2071;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > grp_fu_895_p2;
    sc_signal< sc_lv<32> > tmp_2_6_reg_2086;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2086;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2086;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2086;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2086;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2086;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > grp_fu_900_p2;
    sc_signal< sc_lv<32> > tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2101;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > tmp_2_1_reg_2111;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > tmp_2_7_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2126;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2141;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2146;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2156;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > tmp_2_3_reg_2171;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2171;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2171;
    sc_signal< sc_lv<32> > tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2176;
    sc_signal< sc_lv<32> > tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2181;
    sc_signal< sc_lv<32> > tmp_2_4_reg_2186;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2186;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2186;
    sc_signal< sc_lv<32> > tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2191;
    sc_signal< sc_lv<32> > grp_fu_877_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_2196;
    sc_signal< sc_lv<32> > tmp_2_5_reg_2201;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2201;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2201;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2201;
    sc_signal< sc_lv<32> > tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2206;
    sc_signal< sc_lv<32> > tmp_5_1_reg_2211;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_5_2_reg_2216;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_5_3_reg_2221;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_5_4_reg_2226;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_5_5_reg_2231;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > grp_fu_882_p2;
    sc_signal< sc_lv<32> > tmp_5_6_reg_2236;
    sc_signal< sc_lv<32> > tmp_5_7_reg_2241;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > tmp_5_8_reg_2246;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<32> > tmp_5_9_reg_2251;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > tmp_5_s_reg_2256;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<32> > tmp_5_10_reg_2261;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<32> > tmp_5_11_reg_2266;
    sc_signal< sc_lv<32> > tmp_5_12_reg_2271;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<4> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<4> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<4> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<4> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<4> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<4> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<4> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<4> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<4> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<4> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<4> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<4> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<4> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<4> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<4> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<4> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_848_p4;
    sc_signal< sc_lv<5> > i_phi_fu_859_p4;
    sc_signal< sc_lv<5> > j_phi_fu_870_p4;
    sc_signal< sc_lv<64> > tmp_7_cast_fu_1034_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_1048_p1;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_1065_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_1076_p3;
    sc_signal< sc_lv<64> > tmp_24_cast_fu_1094_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_1106_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_1117_p3;
    sc_signal< sc_lv<64> > tmp_24_fu_1131_p3;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_1161_p1;
    sc_signal< sc_lv<64> > tmp_21_fu_1172_p3;
    sc_signal< sc_lv<64> > tmp_26_cast_fu_1229_p1;
    sc_signal< sc_lv<64> > tmp_12_cast_fu_1250_p1;
    sc_signal< sc_lv<64> > tmp_26_fu_1295_p3;
    sc_signal< sc_lv<64> > tmp_13_cast_fu_1318_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_1368_p1;
    sc_signal< sc_lv<64> > tmp_29_cast_fu_1507_p1;
    sc_signal< sc_lv<32> > a_row_load_015_fu_120;
    sc_signal< sc_lv<32> > a_row_load_29_fu_124;
    sc_signal< sc_lv<32> > a_row_load_28_fu_128;
    sc_signal< sc_lv<32> > a_row_load_27_fu_132;
    sc_signal< sc_lv<32> > a_row_load_26_fu_136;
    sc_signal< sc_lv<32> > a_row_load_25_fu_140;
    sc_signal< sc_lv<32> > a_row_load_24_fu_144;
    sc_signal< sc_lv<32> > a_row_load_23_fu_148;
    sc_signal< sc_lv<32> > a_row_load_22_fu_152;
    sc_signal< sc_lv<32> > a_row_load_21_fu_156;
    sc_signal< sc_lv<32> > a_row_load_20_fu_160;
    sc_signal< sc_lv<32> > a_row_load_19_fu_164;
    sc_signal< sc_lv<32> > a_row_load_18_fu_168;
    sc_signal< sc_lv<32> > a_row_load_17_fu_172;
    sc_signal< sc_lv<32> > a_row_load_16_fu_176;
    sc_signal< sc_lv<32> > a_row_load_s_fu_180;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_877_p0;
    sc_signal< sc_lv<32> > grp_fu_877_p1;
    sc_signal< sc_lv<32> > grp_fu_882_p0;
    sc_signal< sc_lv<32> > grp_fu_882_p1;
    sc_signal< sc_lv<32> > grp_fu_886_p0;
    sc_signal< sc_lv<32> > grp_fu_886_p1;
    sc_signal< sc_lv<32> > grp_fu_890_p0;
    sc_signal< sc_lv<32> > grp_fu_890_p1;
    sc_signal< sc_lv<32> > grp_fu_895_p0;
    sc_signal< sc_lv<32> > grp_fu_895_p1;
    sc_signal< sc_lv<32> > grp_fu_900_p0;
    sc_signal< sc_lv<32> > grp_fu_900_p1;
    sc_signal< sc_lv<1> > exitcond_fu_966_p2;
    sc_signal< sc_lv<5> > i_1_fu_960_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_980_p2;
    sc_signal< sc_lv<1> > tmp2_fu_986_p2;
    sc_signal< sc_lv<6> > tmp_4_fu_1016_p3;
    sc_signal< sc_lv<8> > tmp_1_fu_1008_p3;
    sc_signal< sc_lv<8> > p_shl1_cast_fu_1024_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_1060_p2;
    sc_signal< sc_lv<7> > tmp_16_fu_1071_p2;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_1085_p1;
    sc_signal< sc_lv<6> > tmp_23_fu_1088_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_1101_p2;
    sc_signal< sc_lv<7> > tmp_18_fu_1112_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_1156_p2;
    sc_signal< sc_lv<7> > tmp_20_fu_1167_p2;
    sc_signal< sc_lv<7> > tmp_25_fu_1223_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_1245_p2;
    sc_signal< sc_lv<8> > tmp_13_fu_1313_p2;
    sc_signal< sc_lv<7> > tmp_27_fu_1363_p2;
    sc_signal< sc_lv<9> > tmp_22_fu_1400_p3;
    sc_signal< sc_lv<10> > tmp_23_cast_fu_1407_p1;
    sc_signal< sc_lv<10> > tmp_9_cast_fu_1498_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state90;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_state90;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<57> ap_const_lv57_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_row_load_10_fu_1426_p3();
    void thread_a_row_load_11_fu_1419_p3();
    void thread_a_row_load_12_fu_1181_p3();
    void thread_a_row_load_13_fu_1256_p3();
    void thread_a_row_load_14_fu_1324_p3();
    void thread_a_row_load_15_fu_1411_p3();
    void thread_a_row_load_1_fu_1272_p3();
    void thread_a_row_load_2_fu_1340_p3();
    void thread_a_row_load_3_fu_1455_p3();
    void thread_a_row_load_4_fu_1448_p3();
    void thread_a_row_load_5_fu_1441_p3();
    void thread_a_row_load_6_fu_1189_p3();
    void thread_a_row_load_7_fu_1264_p3();
    void thread_a_row_load_8_fu_1332_p3();
    void thread_a_row_load_9_fu_1433_p3();
    void thread_a_row_load_fu_1197_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state90();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_948_p2();
    void thread_exitcond_fu_966_p2();
    void thread_grp_fu_877_p0();
    void thread_grp_fu_877_p1();
    void thread_grp_fu_882_p0();
    void thread_grp_fu_882_p1();
    void thread_grp_fu_886_p0();
    void thread_grp_fu_886_p1();
    void thread_grp_fu_890_p0();
    void thread_grp_fu_890_p1();
    void thread_grp_fu_895_p0();
    void thread_grp_fu_895_p1();
    void thread_grp_fu_900_p0();
    void thread_grp_fu_900_p1();
    void thread_i_1_fu_960_p2();
    void thread_i_phi_fu_859_p4();
    void thread_indvar_flatten_next_fu_954_p2();
    void thread_indvar_flatten_phi_fu_848_p4();
    void thread_j_1_fu_1374_p2();
    void thread_j_mid2_fu_972_p3();
    void thread_j_phi_fu_870_p4();
    void thread_p_shl1_cast_fu_1024_p1();
    void thread_tmp2_fu_986_p2();
    void thread_tmp_10_cast_fu_1106_p1();
    void thread_tmp_10_fu_1101_p2();
    void thread_tmp_11_cast_fu_1161_p1();
    void thread_tmp_11_fu_1156_p2();
    void thread_tmp_12_cast_fu_1250_p1();
    void thread_tmp_12_fu_1245_p2();
    void thread_tmp_13_cast_fu_1318_p1();
    void thread_tmp_13_fu_1313_p2();
    void thread_tmp_14_fu_1040_p3();
    void thread_tmp_15_fu_1048_p1();
    void thread_tmp_16_fu_1071_p2();
    void thread_tmp_17_fu_1076_p3();
    void thread_tmp_18_fu_1112_p2();
    void thread_tmp_19_fu_1117_p3();
    void thread_tmp_1_fu_1008_p3();
    void thread_tmp_1_mid2_v_fu_1000_p3();
    void thread_tmp_20_fu_1167_p2();
    void thread_tmp_21_fu_1172_p3();
    void thread_tmp_22_fu_1400_p3();
    void thread_tmp_23_cast_fu_1407_p1();
    void thread_tmp_23_fu_1088_p2();
    void thread_tmp_24_cast_fu_1094_p1();
    void thread_tmp_24_fu_1131_p3();
    void thread_tmp_25_fu_1223_p2();
    void thread_tmp_26_cast_fu_1229_p1();
    void thread_tmp_26_fu_1295_p3();
    void thread_tmp_27_fu_1363_p2();
    void thread_tmp_28_cast_fu_1368_p1();
    void thread_tmp_28_fu_1501_p2();
    void thread_tmp_29_cast_fu_1507_p1();
    void thread_tmp_3_fu_1126_p2();
    void thread_tmp_4_fu_1016_p3();
    void thread_tmp_6_cast6_fu_1220_p1();
    void thread_tmp_6_cast_fu_1085_p1();
    void thread_tmp_6_fu_1053_p1();
    void thread_tmp_7_cast_fu_1034_p1();
    void thread_tmp_7_fu_1028_p2();
    void thread_tmp_8_cast_fu_1065_p1();
    void thread_tmp_8_fu_1060_p2();
    void thread_tmp_9_cast_fu_1498_p1();
    void thread_tmp_9_fu_1141_p1();
    void thread_tmp_mid1_fu_980_p2();
    void thread_tmp_mid2_fu_992_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
