// Seed: 563962128
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3 = id_2;
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1)
  );
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12 = id_4;
  wire id_13;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1
);
  assign id_3 = 1;
  wire id_4;
  assign id_3 = id_0;
  tri id_5;
  logic [7:0] id_6 = id_6;
  assign id_5 = 1'b0;
  assign id_6[1?1-1 : 1] = 1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
