#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bac9f979f0 .scope module, "dedispersor" "dedispersor" 2 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 1 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9f9a390 .param/l "DELAY_ARRAY" 0 2 9, C4<0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000>;
P_0x55bac9f9a3d0 .param/l "DIN_WIDTH" 0 2 10, +C4<00000000000000000000000000100000>;
P_0x55bac9f9a410 .param/l "N_CHANNELS" 0 2 8, +C4<00000000000000000000000000001000>;
L_0x55bac9fdd120 .functor BUFZ 1, v0x55bac9fca630_0, C4<0>, C4<0>, C4<0>;
v0x55bac9fc9b00_0 .var "addr_counter", 2 0;
o0x7f11b147c2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bac9fc9c00_0 .net "ce", 0 0, o0x7f11b147c2b8;  0 drivers
o0x7f11b147c018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bac9fc9dd0_0 .net "clk", 0 0, o0x7f11b147c018;  0 drivers
o0x7f11b147c108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bac9fc9e70_0 .net "din", 31 0, o0x7f11b147c108;  0 drivers
o0x7f11b147e6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bac9fca120_0 .net "din_valid", 0 0, o0x7f11b147e6b8;  0 drivers
v0x55bac9fca210_0 .net "dout", 0 0, L_0x55bac9fdd080;  1 drivers
L_0x7f11b1433498 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f11b147e718 .resolv tri, L_0x55bac9fcc6d0, L_0x7f11b1433498;
v0x55bac9fca2d0_0 .net8 "dout_block", 255 0, RS_0x7f11b147e718;  2 drivers
L_0x7f11b14334e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f11b147e748 .resolv tri, L_0x55bac9fcca40, L_0x7f11b14334e0;
v0x55bac9fca3b0_0 .net8 "dout_block_valid", 7 0, RS_0x7f11b147e748;  2 drivers
v0x55bac9fca490_0 .var "dout_r", 31 0;
v0x55bac9fca570_0 .net "dout_valid", 0 0, L_0x55bac9fdd120;  1 drivers
v0x55bac9fca630_0 .var "dout_valid_r", 0 0;
o0x7f11b147c348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bac9fca6f0_0 .net "rst", 0 0, o0x7f11b147c348;  0 drivers
LS_0x55bac9fcc6d0_0_0 .concat8 [ 32 32 32 32], v0x55bac9fba560_0, v0x55bac9fbc3e0_0, v0x55bac9fbe400_0, v0x55bac9fc0580_0;
LS_0x55bac9fcc6d0_0_4 .concat8 [ 32 32 32 32], v0x55bac9fc28c0_0, v0x55bac9fc4920_0, v0x55bac9fc6a20_0, v0x55bac9fc8c10_0;
L_0x55bac9fcc6d0 .concat8 [ 128 128 0 0], LS_0x55bac9fcc6d0_0_0, LS_0x55bac9fcc6d0_0_4;
LS_0x55bac9fcca40_0_0 .concat8 [ 1 1 1 1], v0x55bac9fbacd0_0, v0x55bac9fbcbe0_0, v0x55bac9fbec80_0, v0x55bac9fc0da0_0;
LS_0x55bac9fcca40_0_4 .concat8 [ 1 1 1 1], v0x55bac9fc3090_0, v0x55bac9fc5140_0, v0x55bac9fc7240_0, v0x55bac9fc9430_0;
L_0x55bac9fcca40 .concat8 [ 4 4 0 0], LS_0x55bac9fcca40_0_0, LS_0x55bac9fcca40_0_4;
L_0x55bac9fdd080 .part v0x55bac9fca490_0, 0, 1;
S_0x55bac9f88590 .scope generate, "genblk1[0]" "genblk1[0]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9f7e2f0 .param/l "i" 0 2 37, +C4<00>;
L_0x55bac9f43010 .functor AND 1, L_0x55bac9fca990, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fbaef0_0 .net *"_s0", 3 0, L_0x55bac9fca870;  1 drivers
L_0x7f11b1433018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac9fbaff0_0 .net *"_s3", 0 0, L_0x7f11b1433018;  1 drivers
L_0x7f11b1433060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55bac9fbb0d0_0 .net/2u *"_s4", 3 0, L_0x7f11b1433060;  1 drivers
v0x55bac9fbb190_0 .net *"_s6", 0 0, L_0x55bac9fca990;  1 drivers
v0x55bac9fbb250_0 .net "valid_block", 0 0, L_0x55bac9f43010;  1 drivers
L_0x55bac9fca870 .concat [ 3 1 0 0], v0x55bac9fc9b00_0, L_0x7f11b1433018;
L_0x55bac9fca990 .cmp/eq 4, L_0x55bac9fca870, L_0x7f11b1433060;
S_0x55bac9f8d6d0 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9f88590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9f9d390 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000001000>;
P_0x55bac9f9d3d0 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fba720_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fba800_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fba8c0_0 .var "counter_r", 2 0;
v0x55bac9fba960_0 .var "counter_w", 2 0;
v0x55bac9fbaa00_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fbaaa0_0 .net "din_valid", 0 0, L_0x55bac9f43010;  alias, 1 drivers
v0x55bac9fbab90_0 .net "dout", 31 0, v0x55bac9fba560_0;  1 drivers
v0x55bac9fbac30_0 .net "dout_valid", 0 0, v0x55bac9fbacd0_0;  1 drivers
v0x55bac9fbacd0_0 .var "dout_valid_r", 0 0;
v0x55bac9fbad70_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9f92810 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9f8d6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 3 "wadd"
    .port_info 4 /INPUT 3 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f90b30 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f90b70 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f90bb0 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000001000>;
v0x55bac9f7a0a0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9f7a5d0_0 .var/i "i", 31 0;
v0x55bac9f76930 .array "mem", 0 7, 31 0;
v0x55bac9f773f0_0 .net "radd", 2 0, v0x55bac9fba8c0_0;  1 drivers
v0x55bac9f77a50_0 .net "ren", 0 0, L_0x55bac9f43010;  alias, 1 drivers
v0x55bac9f74e40_0 .net "wadd", 2 0, v0x55bac9fba960_0;  1 drivers
v0x55bac9f9baa0_0 .net "wen", 0 0, L_0x55bac9f43010;  alias, 1 drivers
v0x55bac9fba4a0_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fba560_0 .var "wout", 31 0;
E_0x55bac9f3feb0 .event posedge, v0x55bac9f7a0a0_0;
S_0x55bac9fbb2f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fbb500 .param/l "i" 0 2 37, +C4<01>;
L_0x55bac9f4a030 .functor AND 1, L_0x55bac9fcaca0, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fbce00_0 .net *"_s0", 3 0, L_0x55bac9fcab00;  1 drivers
L_0x7f11b14330a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac9fbcf00_0 .net *"_s3", 0 0, L_0x7f11b14330a8;  1 drivers
L_0x7f11b14330f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55bac9fbcfe0_0 .net/2u *"_s4", 3 0, L_0x7f11b14330f0;  1 drivers
v0x55bac9fbd0d0_0 .net *"_s6", 0 0, L_0x55bac9fcaca0;  1 drivers
v0x55bac9fbd190_0 .net "valid_block", 0 0, L_0x55bac9f4a030;  1 drivers
L_0x55bac9fcab00 .concat [ 3 1 0 0], v0x55bac9fc9b00_0, L_0x7f11b14330a8;
L_0x55bac9fcaca0 .cmp/eq 4, L_0x55bac9fcab00, L_0x7f11b14330f0;
S_0x55bac9fbb5c0 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fbb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9f9d8a0 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000111>;
P_0x55bac9f9d8e0 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fbc5e0_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fbc6a0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fbc740_0 .var "counter_r", 2 0;
v0x55bac9fbc840_0 .var "counter_w", 2 0;
v0x55bac9fbc910_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fbc9b0_0 .net "din_valid", 0 0, L_0x55bac9f4a030;  alias, 1 drivers
v0x55bac9fbcaa0_0 .net "dout", 31 0, v0x55bac9fbc3e0_0;  1 drivers
v0x55bac9fbcb40_0 .net "dout_valid", 0 0, v0x55bac9fbcbe0_0;  1 drivers
v0x55bac9fbcbe0_0 .var "dout_valid_r", 0 0;
v0x55bac9fbcca0_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fbb8e0 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fbb5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 3 "wadd"
    .port_info 4 /INPUT 3 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f90070 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f900b0 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f900f0 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000111>;
v0x55bac9fbbcf0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fbbe00_0 .var/i "i", 31 0;
v0x55bac9fbbee0 .array "mem", 0 6, 31 0;
v0x55bac9fbbf80_0 .net "radd", 2 0, v0x55bac9fbc740_0;  1 drivers
v0x55bac9fbc060_0 .net "ren", 0 0, L_0x55bac9f4a030;  alias, 1 drivers
v0x55bac9fbc170_0 .net "wadd", 2 0, v0x55bac9fbc840_0;  1 drivers
v0x55bac9fbc250_0 .net "wen", 0 0, L_0x55bac9f4a030;  alias, 1 drivers
v0x55bac9fbc2f0_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fbc3e0_0 .var "wout", 31 0;
S_0x55bac9fbd230 .scope generate, "genblk1[2]" "genblk1[2]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fbd420 .param/l "i" 0 2 37, +C4<010>;
L_0x55bac9f09950 .functor AND 1, L_0x55bac9fcb030, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fbef50_0 .net *"_s0", 3 0, L_0x55bac9fcaef0;  1 drivers
L_0x7f11b1433138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac9fbf050_0 .net *"_s3", 0 0, L_0x7f11b1433138;  1 drivers
L_0x7f11b1433180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55bac9fbf130_0 .net/2u *"_s4", 3 0, L_0x7f11b1433180;  1 drivers
v0x55bac9fbf1f0_0 .net *"_s6", 0 0, L_0x55bac9fcb030;  1 drivers
v0x55bac9fbf2b0_0 .net "valid_block", 0 0, L_0x55bac9f09950;  1 drivers
L_0x55bac9fcaef0 .concat [ 3 1 0 0], v0x55bac9fc9b00_0, L_0x7f11b1433138;
L_0x55bac9fcb030 .cmp/eq 4, L_0x55bac9fcaef0, L_0x7f11b1433180;
S_0x55bac9fbd4e0 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fbd230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9f9db30 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000110>;
P_0x55bac9f9db70 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fbe690_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fbe750_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fbe810_0 .var "counter_r", 2 0;
v0x55bac9fbe8e0_0 .var "counter_w", 2 0;
v0x55bac9fbe9b0_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fbea50_0 .net "din_valid", 0 0, L_0x55bac9f09950;  alias, 1 drivers
v0x55bac9fbeb40_0 .net "dout", 31 0, v0x55bac9fbe400_0;  1 drivers
v0x55bac9fbebe0_0 .net "dout_valid", 0 0, v0x55bac9fbec80_0;  1 drivers
v0x55bac9fbec80_0 .var "dout_valid_r", 0 0;
v0x55bac9fbedd0_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fbd8f0 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fbd4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 3 "wadd"
    .port_info 4 /INPUT 3 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f96390 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f963d0 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f96410 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000110>;
v0x55bac9fbdd40_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fbde00_0 .var/i "i", 31 0;
v0x55bac9fbdee0 .array "mem", 0 5, 31 0;
v0x55bac9fbdfb0_0 .net "radd", 2 0, v0x55bac9fbe810_0;  1 drivers
v0x55bac9fbe090_0 .net "ren", 0 0, L_0x55bac9f09950;  alias, 1 drivers
v0x55bac9fbe150_0 .net "wadd", 2 0, v0x55bac9fbe8e0_0;  1 drivers
v0x55bac9fbe230_0 .net "wen", 0 0, L_0x55bac9f09950;  alias, 1 drivers
v0x55bac9fbe2d0_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fbe400_0 .var "wout", 31 0;
S_0x55bac9fbf3a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fbf590 .param/l "i" 0 2 37, +C4<011>;
L_0x55bac9f09810 .functor AND 1, L_0x55bac9fcb360, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fc1070_0 .net *"_s0", 3 0, L_0x55bac9fcb200;  1 drivers
L_0x7f11b14331c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc1170_0 .net *"_s3", 0 0, L_0x7f11b14331c8;  1 drivers
L_0x7f11b1433210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc1250_0 .net/2u *"_s4", 3 0, L_0x7f11b1433210;  1 drivers
v0x55bac9fc1310_0 .net *"_s6", 0 0, L_0x55bac9fcb360;  1 drivers
v0x55bac9fc13d0_0 .net "valid_block", 0 0, L_0x55bac9f09810;  1 drivers
L_0x55bac9fcb200 .concat [ 3 1 0 0], v0x55bac9fc9b00_0, L_0x7f11b14331c8;
L_0x55bac9fcb360 .cmp/eq 4, L_0x55bac9fcb200, L_0x7f11b1433210;
S_0x55bac9fbf670 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fbf3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9fbf840 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000101>;
P_0x55bac9fbf880 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fc0780_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fc0840_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc0900_0 .var "counter_r", 2 0;
v0x55bac9fc0a00_0 .var "counter_w", 2 0;
v0x55bac9fc0ad0_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc0b70_0 .net "din_valid", 0 0, L_0x55bac9f09810;  alias, 1 drivers
v0x55bac9fc0c60_0 .net "dout", 31 0, v0x55bac9fc0580_0;  1 drivers
v0x55bac9fc0d00_0 .net "dout_valid", 0 0, v0x55bac9fc0da0_0;  1 drivers
v0x55bac9fc0da0_0 .var "dout_valid_r", 0 0;
v0x55bac9fc0ef0_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fbfab0 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fbf670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 3 "wadd"
    .port_info 4 /INPUT 3 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f95d10 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f95d50 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f95d90 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000101>;
v0x55bac9fbff00_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fbffc0_0 .var/i "i", 31 0;
v0x55bac9fc00a0 .array "mem", 0 4, 31 0;
v0x55bac9fc0170_0 .net "radd", 2 0, v0x55bac9fc0900_0;  1 drivers
v0x55bac9fc0250_0 .net "ren", 0 0, L_0x55bac9f09810;  alias, 1 drivers
v0x55bac9fc0360_0 .net "wadd", 2 0, v0x55bac9fc0a00_0;  1 drivers
v0x55bac9fc0440_0 .net "wen", 0 0, L_0x55bac9f09810;  alias, 1 drivers
v0x55bac9fc04e0_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc0580_0 .var "wout", 31 0;
S_0x55bac9fc1470 .scope generate, "genblk1[4]" "genblk1[4]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fc16b0 .param/l "i" 0 2 37, +C4<0100>;
L_0x55bac9fcb8e0 .functor AND 1, L_0x55bac9fcb7c0, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fc3360_0 .net *"_s0", 4 0, L_0x55bac9fcb660;  1 drivers
L_0x7f11b1433258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc3460_0 .net *"_s3", 1 0, L_0x7f11b1433258;  1 drivers
L_0x7f11b14332a0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc3540_0 .net/2u *"_s4", 4 0, L_0x7f11b14332a0;  1 drivers
v0x55bac9fc3600_0 .net *"_s6", 0 0, L_0x55bac9fcb7c0;  1 drivers
v0x55bac9fc36c0_0 .net "valid_block", 0 0, L_0x55bac9fcb8e0;  1 drivers
L_0x55bac9fcb660 .concat [ 3 2 0 0], v0x55bac9fc9b00_0, L_0x7f11b1433258;
L_0x55bac9fcb7c0 .cmp/eq 5, L_0x55bac9fcb660, L_0x7f11b14332a0;
S_0x55bac9fc1790 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fc1470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9fc1960 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000100>;
P_0x55bac9fc19a0 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fc2ac0_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fc2b80_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc2c40_0 .var "counter_r", 1 0;
v0x55bac9fc2d40_0 .var "counter_w", 1 0;
v0x55bac9fc2e10_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc2eb0_0 .net "din_valid", 0 0, L_0x55bac9fcb8e0;  alias, 1 drivers
v0x55bac9fc2f50_0 .net "dout", 31 0, v0x55bac9fc28c0_0;  1 drivers
v0x55bac9fc2ff0_0 .net "dout_valid", 0 0, v0x55bac9fc3090_0;  1 drivers
v0x55bac9fc3090_0 .var "dout_valid_r", 0 0;
v0x55bac9fc3150_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fc1bd0 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fc1790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 2 "wadd"
    .port_info 4 /INPUT 2 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f95200 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f95240 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f95280 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000100>;
v0x55bac9fc2020_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc21f0_0 .var/i "i", 31 0;
v0x55bac9fc22d0 .array "mem", 0 3, 31 0;
v0x55bac9fc23a0_0 .net "radd", 1 0, v0x55bac9fc2c40_0;  1 drivers
v0x55bac9fc2480_0 .net "ren", 0 0, L_0x55bac9fcb8e0;  alias, 1 drivers
v0x55bac9fc2590_0 .net "wadd", 1 0, v0x55bac9fc2d40_0;  1 drivers
v0x55bac9fc2670_0 .net "wen", 0 0, L_0x55bac9fcb8e0;  alias, 1 drivers
v0x55bac9fc2710_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc28c0_0 .var "wout", 31 0;
S_0x55bac9fc3760 .scope generate, "genblk1[5]" "genblk1[5]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fc3900 .param/l "i" 0 2 37, +C4<0101>;
L_0x55bac9fcbce0 .functor AND 1, L_0x55bac9fcbb70, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fc5410_0 .net *"_s0", 4 0, L_0x55bac9fcba50;  1 drivers
L_0x7f11b14332e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc5510_0 .net *"_s3", 1 0, L_0x7f11b14332e8;  1 drivers
L_0x7f11b1433330 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc55f0_0 .net/2u *"_s4", 4 0, L_0x7f11b1433330;  1 drivers
v0x55bac9fc56b0_0 .net *"_s6", 0 0, L_0x55bac9fcbb70;  1 drivers
v0x55bac9fc5770_0 .net "valid_block", 0 0, L_0x55bac9fcbce0;  1 drivers
L_0x55bac9fcba50 .concat [ 3 2 0 0], v0x55bac9fc9b00_0, L_0x7f11b14332e8;
L_0x55bac9fcbb70 .cmp/eq 5, L_0x55bac9fcba50, L_0x7f11b1433330;
S_0x55bac9fc39e0 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fc3760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9fc3bb0 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000011>;
P_0x55bac9fc3bf0 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fc4b20_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fc4be0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc4ca0_0 .var "counter_r", 1 0;
v0x55bac9fc4da0_0 .var "counter_w", 1 0;
v0x55bac9fc4e70_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc4f10_0 .net "din_valid", 0 0, L_0x55bac9fcbce0;  alias, 1 drivers
v0x55bac9fc5000_0 .net "dout", 31 0, v0x55bac9fc4920_0;  1 drivers
v0x55bac9fc50a0_0 .net "dout_valid", 0 0, v0x55bac9fc5140_0;  1 drivers
v0x55bac9fc5140_0 .var "dout_valid_r", 0 0;
v0x55bac9fc5290_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fc3e50 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fc39e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 2 "wadd"
    .port_info 4 /INPUT 2 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f9b4d0 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f9b510 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f9b550 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000011>;
v0x55bac9fc42a0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc4360_0 .var/i "i", 31 0;
v0x55bac9fc4440 .array "mem", 0 2, 31 0;
v0x55bac9fc4510_0 .net "radd", 1 0, v0x55bac9fc4ca0_0;  1 drivers
v0x55bac9fc45f0_0 .net "ren", 0 0, L_0x55bac9fcbce0;  alias, 1 drivers
v0x55bac9fc4700_0 .net "wadd", 1 0, v0x55bac9fc4da0_0;  1 drivers
v0x55bac9fc47e0_0 .net "wen", 0 0, L_0x55bac9fcbce0;  alias, 1 drivers
v0x55bac9fc4880_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc4920_0 .var "wout", 31 0;
S_0x55bac9fc5810 .scope generate, "genblk1[6]" "genblk1[6]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fc5a00 .param/l "i" 0 2 37, +C4<0110>;
L_0x55bac9fcc0e0 .functor AND 1, L_0x55bac9fcbf70, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fc7510_0 .net *"_s0", 4 0, L_0x55bac9fcbe50;  1 drivers
L_0x7f11b1433378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc7610_0 .net *"_s3", 1 0, L_0x7f11b1433378;  1 drivers
L_0x7f11b14333c0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc76f0_0 .net/2u *"_s4", 4 0, L_0x7f11b14333c0;  1 drivers
v0x55bac9fc77b0_0 .net *"_s6", 0 0, L_0x55bac9fcbf70;  1 drivers
v0x55bac9fc7870_0 .net "valid_block", 0 0, L_0x55bac9fcc0e0;  1 drivers
L_0x55bac9fcbe50 .concat [ 3 2 0 0], v0x55bac9fc9b00_0, L_0x7f11b1433378;
L_0x55bac9fcbf70 .cmp/eq 5, L_0x55bac9fcbe50, L_0x7f11b14333c0;
S_0x55bac9fc5ae0 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fc5810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9fc5cb0 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000010>;
P_0x55bac9fc5cf0 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fc6c20_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fc6ce0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc6da0_0 .var "counter_r", 0 0;
v0x55bac9fc6ea0_0 .var "counter_w", 0 0;
v0x55bac9fc6f70_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc7010_0 .net "din_valid", 0 0, L_0x55bac9fcc0e0;  alias, 1 drivers
v0x55bac9fc7100_0 .net "dout", 31 0, v0x55bac9fc6a20_0;  1 drivers
v0x55bac9fc71a0_0 .net "dout_valid", 0 0, v0x55bac9fc7240_0;  1 drivers
v0x55bac9fc7240_0 .var "dout_valid_r", 0 0;
v0x55bac9fc7390_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fc5f50 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fc5ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 1 "wadd"
    .port_info 4 /INPUT 1 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9f9ae50 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9f9ae90 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9f9aed0 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000010>;
v0x55bac9fc63a0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc6460_0 .var/i "i", 31 0;
v0x55bac9fc6540 .array "mem", 0 1, 31 0;
v0x55bac9fc6610_0 .net "radd", 0 0, v0x55bac9fc6da0_0;  1 drivers
v0x55bac9fc66f0_0 .net "ren", 0 0, L_0x55bac9fcc0e0;  alias, 1 drivers
v0x55bac9fc6800_0 .net "wadd", 0 0, v0x55bac9fc6ea0_0;  1 drivers
v0x55bac9fc68e0_0 .net "wen", 0 0, L_0x55bac9fcc0e0;  alias, 1 drivers
v0x55bac9fc6980_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc6a20_0 .var "wout", 31 0;
S_0x55bac9fc7910 .scope generate, "genblk1[7]" "genblk1[7]" 2 37, 2 37 0, S_0x55bac9f979f0;
 .timescale -9 -12;
P_0x55bac9fc7b00 .param/l "i" 0 2 37, +C4<0111>;
L_0x55bac9fcc4e0 .functor AND 1, L_0x55bac9fcc370, o0x7f11b147e6b8, C4<1>, C4<1>;
v0x55bac9fc9700_0 .net *"_s0", 4 0, L_0x55bac9fcc250;  1 drivers
L_0x7f11b1433408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc9800_0 .net *"_s3", 1 0, L_0x7f11b1433408;  1 drivers
L_0x7f11b1433450 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x55bac9fc98e0_0 .net/2u *"_s4", 4 0, L_0x7f11b1433450;  1 drivers
v0x55bac9fc99a0_0 .net *"_s6", 0 0, L_0x55bac9fcc370;  1 drivers
v0x55bac9fc9a60_0 .net "valid_block", 0 0, L_0x55bac9fcc4e0;  1 drivers
L_0x55bac9fcc250 .concat [ 3 2 0 0], v0x55bac9fc9b00_0, L_0x7f11b1433408;
L_0x55bac9fcc370 .cmp/eq 5, L_0x55bac9fcc250, L_0x7f11b1433450;
S_0x55bac9fc7be0 .scope module, "dedispersor_block_inst" "dedispersor_block" 2 44, 3 4 0, S_0x55bac9fc7910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55bac9fc7db0 .param/l "DELAY_LINE" 0 3 5, C4<00000000000000000000000000000001>;
P_0x55bac9fc7df0 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x55bac9fc8e10_0 .net "ce", 0 0, o0x7f11b147c2b8;  alias, 0 drivers
v0x55bac9fc8ed0_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc8f90_0 .var "counter_r", -1 0;
v0x55bac9fc9090_0 .var "counter_w", -1 0;
v0x55bac9fc9160_0 .net "din", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc9200_0 .net "din_valid", 0 0, L_0x55bac9fcc4e0;  alias, 1 drivers
v0x55bac9fc92f0_0 .net "dout", 31 0, v0x55bac9fc8c10_0;  1 drivers
v0x55bac9fc9390_0 .net "dout_valid", 0 0, v0x55bac9fc9430_0;  1 drivers
v0x55bac9fc9430_0 .var "dout_valid_r", 0 0;
v0x55bac9fc9580_0 .net "rst", 0 0, o0x7f11b147c348;  alias, 0 drivers
S_0x55bac9fc8050 .scope module, "bram_infer_inst" "bram_infer" 3 50, 4 6 0, S_0x55bac9fc7be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 2 "wadd"
    .port_info 4 /INPUT 2 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55bac9fc8240 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac9fc8280 .param/str "INIT_VALS" 0 4 9, "w_1_15.mif";
P_0x55bac9fc82c0 .param/l "N_ADDR" 0 4 7, C4<00000000000000000000000000000001>;
v0x55bac9fc8570_0 .net "clk", 0 0, o0x7f11b147c018;  alias, 0 drivers
v0x55bac9fc8630_0 .var/i "i", 31 0;
v0x55bac9fc8710 .array "mem", 0 0, 31 0;
v0x55bac9fc8800_0 .net "radd", -1 0, v0x55bac9fc8f90_0;  1 drivers
v0x55bac9fc88e0_0 .net "ren", 0 0, L_0x55bac9fcc4e0;  alias, 1 drivers
v0x55bac9fc89f0_0 .net "wadd", -1 0, v0x55bac9fc9090_0;  1 drivers
v0x55bac9fc8ad0_0 .net "wen", 0 0, L_0x55bac9fcc4e0;  alias, 1 drivers
v0x55bac9fc8b70_0 .net "win", 31 0, o0x7f11b147c108;  alias, 0 drivers
v0x55bac9fc8c10_0 .var "wout", 31 0;
    .scope S_0x55bac9f92810;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9f7a5d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55bac9f7a5d0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9f7a5d0_0;
    %store/vec4a v0x55bac9f76930, 4, 0;
    %load/vec4 v0x55bac9f7a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9f7a5d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55bac9f92810;
T_1 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9f9baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55bac9fba4a0_0;
    %load/vec4 v0x55bac9f74e40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9f76930, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bac9f92810;
T_2 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9f77a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55bac9f773f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bac9f76930, 4;
    %assign/vec4 v0x55bac9fba560_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bac9f8d6d0;
T_3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac9fba8c0_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x55bac9f8d6d0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bac9fba960_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x55bac9f8d6d0;
T_5 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fba960_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bac9fbaaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55bac9fba960_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fba960_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55bac9fba960_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fba960_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55bac9fba960_0;
    %assign/vec4 v0x55bac9fba960_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bac9f8d6d0;
T_6 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac9fba8c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55bac9fbaaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55bac9fba8c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fba8c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55bac9fba8c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fba8c0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55bac9fba8c0_0;
    %assign/vec4 v0x55bac9fba8c0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bac9f8d6d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fbacd0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55bac9f8d6d0;
T_8 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fbacd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bac9fbaaa0_0;
    %assign/vec4 v0x55bac9fbacd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bac9fbb8e0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fbbe00_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55bac9fbbe00_0;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fbbe00_0;
    %store/vec4a v0x55bac9fbbee0, 4, 0;
    %load/vec4 v0x55bac9fbbe00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fbbe00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x55bac9fbb8e0;
T_10 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbc250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55bac9fbc2f0_0;
    %load/vec4 v0x55bac9fbc170_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fbbee0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55bac9fbb8e0;
T_11 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbc060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55bac9fbbf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fbbee0, 4;
    %assign/vec4 v0x55bac9fbc3e0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55bac9fbb5c0;
T_12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac9fbc740_0, 0, 3;
    %end;
    .thread T_12;
    .scope S_0x55bac9fbb5c0;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bac9fbc840_0, 0, 3;
    %end;
    .thread T_13;
    .scope S_0x55bac9fbb5c0;
T_14 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbcca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fbc840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55bac9fbc9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55bac9fbc840_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fbc840_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55bac9fbc840_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fbc840_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55bac9fbc840_0;
    %assign/vec4 v0x55bac9fbc840_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55bac9fbb5c0;
T_15 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbcca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac9fbc740_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55bac9fbc9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55bac9fbc740_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fbc740_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55bac9fbc740_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fbc740_0, 0;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55bac9fbc740_0;
    %assign/vec4 v0x55bac9fbc740_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55bac9fbb5c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fbcbe0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55bac9fbb5c0;
T_17 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbcca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fbcbe0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55bac9fbc9b0_0;
    %assign/vec4 v0x55bac9fbcbe0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55bac9fbd8f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fbde00_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55bac9fbde00_0;
    %cmpi/u 6, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fbde00_0;
    %store/vec4a v0x55bac9fbdee0, 4, 0;
    %load/vec4 v0x55bac9fbde00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fbde00_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x55bac9fbd8f0;
T_19 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbe230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55bac9fbe2d0_0;
    %load/vec4 v0x55bac9fbe150_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fbdee0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55bac9fbd8f0;
T_20 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbe090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55bac9fbdfb0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fbdee0, 4;
    %assign/vec4 v0x55bac9fbe400_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55bac9fbd4e0;
T_21 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac9fbe810_0, 0, 3;
    %end;
    .thread T_21;
    .scope S_0x55bac9fbd4e0;
T_22 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bac9fbe8e0_0, 0, 3;
    %end;
    .thread T_22;
    .scope S_0x55bac9fbd4e0;
T_23 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fbe8e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55bac9fbea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x55bac9fbe8e0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fbe8e0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55bac9fbe8e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fbe8e0_0, 0;
T_23.5 ;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55bac9fbe8e0_0;
    %assign/vec4 v0x55bac9fbe8e0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55bac9fbd4e0;
T_24 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac9fbe810_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55bac9fbea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55bac9fbe810_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fbe810_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55bac9fbe810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fbe810_0, 0;
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55bac9fbe810_0;
    %assign/vec4 v0x55bac9fbe810_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55bac9fbd4e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fbec80_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55bac9fbd4e0;
T_26 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fbedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fbec80_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55bac9fbea50_0;
    %assign/vec4 v0x55bac9fbec80_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55bac9fbfab0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fbffc0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55bac9fbffc0_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fbffc0_0;
    %store/vec4a v0x55bac9fc00a0, 4, 0;
    %load/vec4 v0x55bac9fbffc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fbffc0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_0x55bac9fbfab0;
T_28 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc0440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55bac9fc04e0_0;
    %load/vec4 v0x55bac9fc0360_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fc00a0, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55bac9fbfab0;
T_29 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55bac9fc0170_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fc00a0, 4;
    %assign/vec4 v0x55bac9fc0580_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55bac9fbf670;
T_30 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac9fc0900_0, 0, 3;
    %end;
    .thread T_30;
    .scope S_0x55bac9fbf670;
T_31 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bac9fc0a00_0, 0, 3;
    %end;
    .thread T_31;
    .scope S_0x55bac9fbf670;
T_32 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fc0a00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55bac9fc0b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55bac9fc0a00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fc0a00_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x55bac9fc0a00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fc0a00_0, 0;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x55bac9fc0a00_0;
    %assign/vec4 v0x55bac9fc0a00_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55bac9fbf670;
T_33 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac9fc0900_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55bac9fc0b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55bac9fc0900_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fc0900_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x55bac9fc0900_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fc0900_0, 0;
T_33.5 ;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55bac9fc0900_0;
    %assign/vec4 v0x55bac9fc0900_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55bac9fbf670;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fc0da0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55bac9fbf670;
T_35 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc0da0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55bac9fc0b70_0;
    %assign/vec4 v0x55bac9fc0da0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55bac9fc1bd0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fc21f0_0, 0, 32;
T_36.0 ;
    %load/vec4 v0x55bac9fc21f0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fc21f0_0;
    %store/vec4a v0x55bac9fc22d0, 4, 0;
    %load/vec4 v0x55bac9fc21f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fc21f0_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_0x55bac9fc1bd0;
T_37 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55bac9fc2710_0;
    %load/vec4 v0x55bac9fc2590_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fc22d0, 0, 4;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55bac9fc1bd0;
T_38 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc2480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x55bac9fc23a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fc22d0, 4;
    %assign/vec4 v0x55bac9fc28c0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55bac9fc1790;
T_39 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bac9fc2c40_0, 0, 2;
    %end;
    .thread T_39;
    .scope S_0x55bac9fc1790;
T_40 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bac9fc2d40_0, 0, 2;
    %end;
    .thread T_40;
    .scope S_0x55bac9fc1790;
T_41 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc2d40_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55bac9fc2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x55bac9fc2d40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc2d40_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55bac9fc2d40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55bac9fc2d40_0, 0;
T_41.5 ;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55bac9fc2d40_0;
    %assign/vec4 v0x55bac9fc2d40_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55bac9fc1790;
T_42 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac9fc2c40_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55bac9fc2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55bac9fc2c40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc2c40_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x55bac9fc2c40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55bac9fc2c40_0, 0;
T_42.5 ;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x55bac9fc2c40_0;
    %assign/vec4 v0x55bac9fc2c40_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55bac9fc1790;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fc3090_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x55bac9fc1790;
T_44 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc3090_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55bac9fc2eb0_0;
    %assign/vec4 v0x55bac9fc3090_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55bac9fc3e50;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fc4360_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x55bac9fc4360_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_45.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fc4360_0;
    %store/vec4a v0x55bac9fc4440, 4, 0;
    %load/vec4 v0x55bac9fc4360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fc4360_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .thread T_45;
    .scope S_0x55bac9fc3e50;
T_46 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x55bac9fc4880_0;
    %load/vec4 v0x55bac9fc4700_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fc4440, 0, 4;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55bac9fc3e50;
T_47 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc45f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x55bac9fc4510_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fc4440, 4;
    %assign/vec4 v0x55bac9fc4920_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55bac9fc39e0;
T_48 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bac9fc4ca0_0, 0, 2;
    %end;
    .thread T_48;
    .scope S_0x55bac9fc39e0;
T_49 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bac9fc4da0_0, 0, 2;
    %end;
    .thread T_49;
    .scope S_0x55bac9fc39e0;
T_50 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc4da0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55bac9fc4f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x55bac9fc4da0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc4da0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x55bac9fc4da0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55bac9fc4da0_0, 0;
T_50.5 ;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x55bac9fc4da0_0;
    %assign/vec4 v0x55bac9fc4da0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55bac9fc39e0;
T_51 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac9fc4ca0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55bac9fc4f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x55bac9fc4ca0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_51.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc4ca0_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x55bac9fc4ca0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55bac9fc4ca0_0, 0;
T_51.5 ;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x55bac9fc4ca0_0;
    %assign/vec4 v0x55bac9fc4ca0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55bac9fc39e0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fc5140_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x55bac9fc39e0;
T_53 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc5140_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55bac9fc4f10_0;
    %assign/vec4 v0x55bac9fc5140_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55bac9fc5f50;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fc6460_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x55bac9fc6460_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fc6460_0;
    %store/vec4a v0x55bac9fc6540, 4, 0;
    %load/vec4 v0x55bac9fc6460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fc6460_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0x55bac9fc5f50;
T_55 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc68e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x55bac9fc6980_0;
    %load/vec4 v0x55bac9fc6800_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fc6540, 0, 4;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55bac9fc5f50;
T_56 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc66f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x55bac9fc6610_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fc6540, 4;
    %assign/vec4 v0x55bac9fc6a20_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55bac9fc5ae0;
T_57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac9fc6da0_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x55bac9fc5ae0;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fc6ea0_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x55bac9fc5ae0;
T_59 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc6ea0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55bac9fc7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x55bac9fc6ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc6ea0_0, 0;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x55bac9fc6ea0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55bac9fc6ea0_0, 0;
T_59.5 ;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x55bac9fc6ea0_0;
    %assign/vec4 v0x55bac9fc6ea0_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55bac9fc5ae0;
T_60 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac9fc6da0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55bac9fc7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x55bac9fc6da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_60.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc6da0_0, 0;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x55bac9fc6da0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55bac9fc6da0_0, 0;
T_60.5 ;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x55bac9fc6da0_0;
    %assign/vec4 v0x55bac9fc6da0_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55bac9fc5ae0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fc7240_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x55bac9fc5ae0;
T_62 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc7240_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x55bac9fc7010_0;
    %assign/vec4 v0x55bac9fc7240_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55bac9fc8050;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fc8630_0, 0, 32;
T_63.0 ;
    %load/vec4 v0x55bac9fc8630_0;
    %cmpi/u 1, 0, 32;
    %jmp/0xz T_63.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bac9fc8630_0;
    %store/vec4a v0x55bac9fc8710, 4, 0;
    %load/vec4 v0x55bac9fc8630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac9fc8630_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %end;
    .thread T_63;
    .scope S_0x55bac9fc8050;
T_64 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x55bac9fc8b70_0;
    %load/vec4 v0x55bac9fc89f0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac9fc8710, 0, 4;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x55bac9fc8050;
T_65 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc88e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x55bac9fc8800_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55bac9fc8710, 4;
    %assign/vec4 v0x55bac9fc8c10_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55bac9fc7be0;
T_66 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bac9fc8f90_0, 0, 2;
    %end;
    .thread T_66;
    .scope S_0x55bac9fc7be0;
T_67 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bac9fc9090_0, 0, 2;
    %end;
    .thread T_67;
    .scope S_0x55bac9fc7be0;
T_68 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc9090_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x55bac9fc9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x55bac9fc9090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc9090_0, 0;
    %jmp T_68.5;
T_68.4 ;
    %load/vec4 v0x55bac9fc9090_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55bac9fc9090_0, 0;
T_68.5 ;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x55bac9fc9090_0;
    %assign/vec4 v0x55bac9fc9090_0, 0;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55bac9fc7be0;
T_69 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac9fc8f90_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x55bac9fc9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x55bac9fc8f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac9fc8f90_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v0x55bac9fc8f90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55bac9fc8f90_0, 0;
T_69.5 ;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x55bac9fc8f90_0;
    %assign/vec4 v0x55bac9fc8f90_0, 0;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55bac9fc7be0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fc9430_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x55bac9fc7be0;
T_71 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fc9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac9fc9430_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x55bac9fc9200_0;
    %assign/vec4 v0x55bac9fc9430_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55bac9f979f0;
T_72 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bac9fc9b00_0, 0, 3;
    %end;
    .thread T_72;
    .scope S_0x55bac9f979f0;
T_73 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fca6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac9fc9b00_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55bac9fca120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x55bac9fc9b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55bac9fc9b00_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x55bac9fc9b00_0;
    %assign/vec4 v0x55bac9fc9b00_0, 0;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55bac9f979f0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac9fca490_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_0x55bac9f979f0;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac9fca630_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x55bac9f979f0;
T_76 ;
    %wait E_0x55bac9f3feb0;
    %load/vec4 v0x55bac9fca3b0_0;
    %or/r;
    %assign/vec4 v0x55bac9fca630_0, 0;
    %load/vec4 v0x55bac9fca3b0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x55bac9fca3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.2 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.3 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.4 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.5 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.6 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 128, 9;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.7 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 160, 9;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.8 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 192, 9;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.9 ;
    %load/vec4 v0x55bac9fca2d0_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v0x55bac9fca490_0, 0;
    %jmp T_76.11;
T_76.11 ;
    %pop/vec4 1;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "dedispersor.v";
    "./dedispersor_block.v";
    "./bram_infer.v";
