Fitter Place Stage Report for syntest_fifo_generic
Wed Apr  3 16:13:46 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter RAM Summary
  5. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                        ;
+-------------------------------------------------------------+----------------+-------+
; Resource                                                    ; Usage          ; %     ;
+-------------------------------------------------------------+----------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 115 / 427,200  ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 115            ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 129 / 427,200  ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 38             ;       ;
;         [b] ALMs used for LUT logic                         ; 63             ;       ;
;         [c] ALMs used for registers                         ; 18             ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 10             ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 15 / 427,200   ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 427,200    ; < 1 % ;
;         [a] Due to location constrained logic               ; 0              ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1              ;       ;
;         [c] Due to LAB input limits                         ; 0              ;       ;
;         [d] Due to virtual I/Os                             ; 0              ;       ;
;                                                             ;                ;       ;
; Difficulty packing design                                   ; Low            ;       ;
;                                                             ;                ;       ;
; Total LABs:  partially or completely used                   ; 15 / 42,720    ; < 1 % ;
;     -- Logic LABs                                           ; 14             ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 1              ;       ;
;                                                             ;                ;       ;
; Combinational ALUT usage for logic                          ; 164            ;       ;
;     -- 7 input functions                                    ; 0              ;       ;
;     -- 6 input functions                                    ; 114            ;       ;
;     -- 5 input functions                                    ; 15             ;       ;
;     -- 4 input functions                                    ; 3              ;       ;
;     -- <=3 input functions                                  ; 32             ;       ;
; Combinational ALUT usage for route-throughs                 ; 24             ;       ;
; Memory ALUT usage                                           ; 20             ;       ;
;     -- 64-address deep                                      ; 0              ;       ;
;     -- 32-address deep                                      ; 20             ;       ;
;                                                             ;                ;       ;
;                                                             ;                ;       ;
; Dedicated logic registers                                   ; 131            ;       ;
;     -- By type:                                             ;                ;       ;
;         -- Primary logic registers                          ; 111 / 854,400  ; < 1 % ;
;         -- Secondary logic registers                        ; 20 / 854,400   ; < 1 % ;
;     -- By function:                                         ;                ;       ;
;         -- Design implementation registers                  ; 131            ;       ;
;         -- Routing optimization registers                   ; 0              ;       ;
;                                                             ;                ;       ;
; ALMs adjustment for power estimation                        ; 4              ;       ;
;                                                             ;                ;       ;
; Virtual pins                                                ; 0              ;       ;
; I/O pins                                                    ; 2 / 960        ; < 1 % ;
;     -- Clock pins                                           ; 1 / 50         ; 2 %   ;
;     -- Dedicated input pins                                 ; 0 / 155        ; 0 %   ;
;                                                             ;                ;       ;
; M20K blocks                                                 ; 0 / 2,713      ; 0 %   ;
; Total MLAB memory bits                                      ; 640            ;       ;
; Total block memory bits                                     ; 0 / 55,562,240 ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 55,562,240 ; 0 %   ;
;                                                             ;                ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 0 / 1,518      ; 0 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0              ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0              ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0              ;       ;
;                                                             ;                ;       ;
; IOPLLs                                                      ; 0 / 13         ; 0 %   ;
; FPLLs                                                       ; 0 / 32         ; 0 %   ;
; Global signals                                              ; 1              ;       ;
;     -- Global clocks                                        ; 1 / 32         ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16         ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384        ; 0 %   ;
; JTAGs                                                       ; 0 / 1          ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1          ; 0 %   ;
; CRC blocks                                                  ; 0 / 1          ; 0 %   ;
; Remote update blocks                                        ; 0 / 1          ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1          ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4          ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 72         ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 72         ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 72         ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 72         ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 72         ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 72         ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 24         ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16         ; 0 %   ;
; Maximum fan-out                                             ; 171            ;       ;
; Highest non-global fan-out                                  ; 85             ;       ;
; Total fan-out                                               ; 1436           ;       ;
; Average fan-out                                             ; 4.43           ;       ;
+-------------------------------------------------------------+----------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                         ; Entity Name          ; Library Name ;
+----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------+----------------------+--------------+
; |                                            ; 114.5 (0.0)          ; 128.5 (0.0)                      ; 15.0 (0.0)                                        ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 164 (0)             ; 131 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 2    ; 0            ; 0 (0)  ; |                                                           ; syntest_fifo_generic ; altera_work  ;
;    |i_mut|                                   ; 32.3 (21.1)          ; 32.5 (21.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 29 (29)             ; 43 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut                                                       ; fifo_generic         ; altera_work  ;
;       |ram_data_rtl_0|                       ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|ram_data_rtl_0                                        ; altdpram             ; work         ;
;          |auto_generated|                    ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|ram_data_rtl_0|auto_generated                         ; dpram_1e12           ; work         ;
;    |i_sink|                                  ; 80.3 (75.8)          ; 83.5 (78.8)                      ; 4.2 (3.9)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 134 (128)           ; 42 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink                                                      ; atv_dummy_sink       ; altera_work  ;
;       |i_atv_dummy_reduce|                   ; 4.5 (3.7)            ; 4.8 (3.7)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 6 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce                                   ; atv_dummy_reduce     ; altera_work  ;
;          |\g_reduce_more:i_atv_dummy_reduce| ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce ; atv_dummy_reduce     ; altera_work  ;
;    |i_source|                                ; 1.8 (1.8)            ; 12.5 (12.5)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_source                                                    ; atv_dummy_source     ; altera_work  ;
+----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------------------------------+-----------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF                                                                                                            ; Location        ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------------------------------+-----------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
; i_mut|ram_data_rtl_0|auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 20           ; 32           ; 20           ; yes                    ; no                      ; no                     ; yes                     ; 640  ; 32                          ; 20                          ; 32                          ; 20                          ; 640                 ; 0           ; 1     ; qdb/_compiler/syntest_fifo_generic/root_partition/18.1.0/partitioned/1/mifs/ram0_fifo_generic_f3113376.hdl.mif ; LAB_X74_Y122_N0 ; Don't care          ;                 ;                 ;          ;                        ;               ;
+-------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------------------------------------------------------------------------+-----------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------+
; Place Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Wed Apr  3 16:12:04 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic
Info: qfit2_default_script.tcl version: #1
Info: Project  = syntest_fifo_generic
Info: Revision = syntest_fifo_generic
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:42
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:12
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07


