
---------- Begin Simulation Statistics ----------
final_tick                               534319477000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84561                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                    84842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7254.09                       # Real time elapsed on the host
host_tick_rate                               73657665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613410731                       # Number of instructions simulated
sim_ops                                     615449502                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534319                       # Number of seconds simulated
sim_ticks                                534319477000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.425292                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75704512                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86593376                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7271636                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118749043                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10041794                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10158529                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          116735                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151955749                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055430                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509391                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4977945                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138988551                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13740263                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39454405                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561811580                       # Number of instructions committed
system.cpu0.commit.committedOps             562322256                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    978293564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.294264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    697215401     71.27%     71.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166100305     16.98%     88.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44640194      4.56%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40802154      4.17%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9707195      0.99%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2955881      0.30%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       920385      0.09%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2211786      0.23%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13740263      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    978293564                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671939                       # Number of function calls committed.
system.cpu0.commit.int_insts                543439300                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759513                       # Number of loads committed
system.cpu0.commit.membars                    1019961                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019967      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311076321     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268896     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69803339     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562322256                       # Class of committed instruction
system.cpu0.commit.refs                     245072263                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561811580                       # Number of Instructions Simulated
system.cpu0.committedOps                    562322256                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.875027                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.875027                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             87280701                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2300512                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75084159                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             614170887                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               466079501                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426175831                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4984348                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7383576                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1923059                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151955749                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109733193                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    525153317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1891976                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     629204540                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14556158                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144251                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         454011682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85746306                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.597302                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         986443440                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918455                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               545260408     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               327802269     33.23%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58859788      5.97%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42105865      4.27%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7594628      0.77%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2601783      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  175694      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040237      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2768      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           986443440                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       66968175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5026213                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142726892                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556525                       # Inst execution rate
system.cpu0.iew.exec_refs                   258187800                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72231764                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               70439271                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189944160                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1014143                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1922971                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74706504                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          601763544                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            185956036                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5506316                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            586249800                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                499291                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2243484                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4984348                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3247664                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7589808                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25036                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6442                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2258016                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15184647                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4393754                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6442                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       800481                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4225732                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                239076009                       # num instructions consuming a value
system.cpu0.iew.wb_count                    580675193                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891199                       # average fanout of values written-back
system.cpu0.iew.wb_producers                213064391                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551233                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     580712275                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               715271789                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370617555                       # number of integer regfile writes
system.cpu0.ipc                              0.533326                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533326                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021019      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324343911     54.81%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139455      0.70%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018044      0.17%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           188513285     31.86%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72720352     12.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             591756117                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     704055                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001190                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 118303     16.80%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                507401     72.07%     88.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                78349     11.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             591439100                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2170705930                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    580675143                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        641210610                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598726169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                591756117                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3037375                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39441284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            46306                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1505001                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21597893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    986443440                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599889                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808327                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          554242874     56.19%     56.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          307464616     31.17%     87.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           97168328      9.85%     97.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21688774      2.20%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5130675      0.52%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             340069      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             232182      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             134990      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              40932      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      986443440                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561752                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10371745                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2038446                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189944160                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74706504                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1044                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1053411615                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15228060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               77533885                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357829465                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3379618                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               471889270                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3081300                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7042                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742820024                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             608953981                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          389982553                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421684421                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3525425                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4984348                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10257453                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32153083                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742819980                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94063                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3176                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7149493                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3131                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1566316962                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1211710826                       # The number of ROB writes
system.cpu0.timesIdled                       15423488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1011                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.451255                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2876002                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3488124                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           384898                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4795435                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            133461                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         136843                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3382                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5409326                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         9003                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           286133                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418146                       # Number of branches committed
system.cpu1.commit.bw_lim_events               469603                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2286333                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19237584                       # Number of instructions committed
system.cpu1.commit.committedOps              19746982                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    106323593                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185725                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.841268                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     97960619     92.13%     92.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4182015      3.93%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1464027      1.38%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1313494      1.24%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       297631      0.28%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       111163      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       482019      0.45%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        43022      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       469603      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    106323593                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227283                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18546654                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319204                       # Number of loads committed
system.cpu1.commit.membars                    1018449                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018449      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11641391     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828392     29.52%     93.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1258612      6.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19746982                       # Class of committed instruction
system.cpu1.commit.refs                       7087016                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19237584                       # Number of Instructions Simulated
system.cpu1.committedOps                     19746982                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.569941                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.569941                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93142004                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               104267                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2759901                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23021660                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3660717                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8543105                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                286520                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               249531                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1164972                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5409326                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3269700                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    102835212                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                35794                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23432694                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 770572                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050483                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3576801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3009463                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.218686                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         106797318                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.224191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.663448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                92198324     86.33%     86.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8752681      8.20%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3411292      3.19%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1672236      1.57%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  474680      0.44%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  277022      0.26%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10567      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           106797318                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         354889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              305677                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4736417                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199275                       # Inst execution rate
system.cpu1.iew.exec_refs                     7701474                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1844122                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               81521993                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5936774                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510001                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245741                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1900570                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22026408                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5857352                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           301931                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21352719                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                442436                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1377882                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                286520                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2371219                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          115057                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3504                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          813                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       617570                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       132758                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           338                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91744                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        213933                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11786898                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21127142                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.863773                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10181200                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197169                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21133357                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26635832                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14168484                       # number of integer regfile writes
system.cpu1.ipc                              0.179535                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.179535                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018658      4.70%      4.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12841110     59.30%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6445455     29.76%     93.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1349283      6.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21654650                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     568554                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026256                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 110089     19.36%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                412837     72.61%     91.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                45626      8.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21204532                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         150702919                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21127130                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24306038                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20497826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21654650                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528582                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2279425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            27773                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           332                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       900952                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    106797318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202764                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           93577377     87.62%     87.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8394476      7.86%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2855158      2.67%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             945116      0.88%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             702227      0.66%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             122588      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             130129      0.12%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              50088      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              20159      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      106797318                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202092                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3206187                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          312356                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5936774                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1900570                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       107152207                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   961481481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               87721278                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13161335                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3267711                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4162258                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                644585                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5030                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28256257                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22610372                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15146367                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8949675                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1652228                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                286520                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5652873                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1985032                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28256245                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24714                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               765                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6651390                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           758                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   127886356                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44541416                       # The number of ROB writes
system.cpu1.timesIdled                           4513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.317787                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2372920                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2749051                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           415842                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4561464                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             95190                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         145008                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           49818                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5045261                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2573                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509149                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           274852                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646698                       # Number of branches committed
system.cpu2.commit.bw_lim_events               419057                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3321148                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16502512                       # Number of instructions committed
system.cpu2.commit.committedOps              17011857                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    106314722                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.160014                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.791383                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     99249980     93.35%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3495119      3.29%     96.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1189473      1.12%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1136343      1.07%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       263685      0.25%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        85684      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       434520      0.41%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        40861      0.04%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       419057      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    106314722                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              173994                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15890366                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696781                       # Number of loads committed
system.cpu2.commit.membars                    1018388                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018388      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9794808     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5205930     30.60%     94.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992593      5.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17011857                       # Class of committed instruction
system.cpu2.commit.refs                       6198535                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16502512                       # Number of Instructions Simulated
system.cpu2.committedOps                     17011857                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.488569                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.488569                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             94585038                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               143623                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2205990                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21706909                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3097358                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7903012                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                275147                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               287828                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1053882                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5045261                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2812769                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    103387771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                31370                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23505063                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 832276                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047118                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3110509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2468110                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.219514                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         106914437                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.227058                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.697045                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                92750107     86.75%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8144696      7.62%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3559300      3.33%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1488259      1.39%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  409648      0.38%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  465858      0.44%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   96330      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      97      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           106914437                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         163256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              291367                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4053060                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.172461                       # Inst execution rate
system.cpu2.iew.exec_refs                     6632624                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1522792                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               84298299                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5624411                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            610637                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           272519                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1709961                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20326367                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5109832                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           189644                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18466743                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                524588                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1430054                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                275147                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2410920                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           77605                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         2568                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          362                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       927630                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       208207                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           174                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       129638                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        161729                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10367503                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18317141                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.879728                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9120585                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.171064                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18321112                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22906566                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12334551                       # number of integer regfile writes
system.cpu2.ipc                              0.154117                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.154117                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018589      5.46%      5.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10962333     58.76%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5657900     30.33%     94.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1017424      5.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18656387                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     541920                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029047                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 101544     18.74%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                403744     74.50%     93.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                36630      6.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18179704                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         144797550                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18317129                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23640978                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18495467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18656387                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1830900                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3314509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            28445                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        302750                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1939129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    106914437                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.174498                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.621407                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           95600782     89.42%     89.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7221873      6.75%     96.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2339413      2.19%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             776736      0.73%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             697587      0.65%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             102233      0.10%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             119417      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              43703      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12693      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      106914437                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.174232                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3650903                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          418979                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5624411                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1709961                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu2.numCycles                       107077693                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   961555510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               89605987                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11440209                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2751587                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3658773                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                706611                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3240                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             25913517                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21007810                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14221445                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8127677                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1732975                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                275147                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5215918                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2781236                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        25913505                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30935                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               797                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5835531                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   126227591                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41265943                       # The number of ROB writes
system.cpu2.timesIdled                           2070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.415220                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2490693                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2817041                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           768233                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4775991                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            106878                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         249432                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          142554                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5378324                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1285                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           449977                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470172                       # Number of branches committed
system.cpu3.commit.bw_lim_events               401695                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5684929                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859055                       # Number of instructions committed
system.cpu3.commit.committedOps              16368407                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     98775802                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.165713                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.794758                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     91740473     92.88%     92.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3598473      3.64%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1247816      1.26%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1022364      1.04%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       275081      0.28%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        82519      0.08%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       370936      0.38%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36445      0.04%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       401695      0.41%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     98775802                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151188                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253430                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568410                       # Number of loads committed
system.cpu3.commit.membars                    1018392                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018392      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352687     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077572     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919618      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368407                       # Class of committed instruction
system.cpu3.commit.refs                       5997202                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859055                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368407                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.298659                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.298659                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             85012228                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               320707                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2259863                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              24385384                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4095850                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9173099                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                450269                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               421494                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1029919                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5378324                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3210916                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     95318874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               104806                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      26319458                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                1537096                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.053842                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3673774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2597571                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.263482                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          99761365                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.273066                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.774450                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                84394479     84.60%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8497355      8.52%     93.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3936445      3.95%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1750916      1.76%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  466507      0.47%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  541925      0.54%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  173519      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      93      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            99761365                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         129415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              464446                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4054708                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.184313                       # Inst execution rate
system.cpu3.iew.exec_refs                     6414421                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442656                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               75475209                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              6085775                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            704076                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           340664                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1802442                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           22046470                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4971765                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           365223                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18411216                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                472449                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1378040                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                450269                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2367486                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           63007                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1708                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           90                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1517365                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       373650                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       187768                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        276678                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10407728                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18271324                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.879663                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9155294                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.182913                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18274963                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22763472                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12360489                       # number of integer regfile writes
system.cpu3.ipc                              0.158764                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158764                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018629      5.43%      5.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11305420     60.21%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5516122     29.38%     95.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936128      4.99%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18776439                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     542556                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028896                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  98100     18.08%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                403038     74.29%     92.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                41416      7.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18300352                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         137891155                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18271312                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         27724607                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  19930677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18776439                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2115793                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5678062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            34382                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        587611                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3621780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     99761365                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.188214                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.640612                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           88246544     88.46%     88.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7499984      7.52%     95.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2272839      2.28%     98.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             744968      0.75%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             732106      0.73%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              92798      0.09%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             115929      0.12%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41691      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14506      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       99761365                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.187970                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4095315                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          446453                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             6085775                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1802442                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                        99890780                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   968742613                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               80416747                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11035849                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2494041                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4925607                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                697763                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1813                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             28344376                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              23100556                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           15923763                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  9119435                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1553847                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                450269                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4821982                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4887914                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        28344364                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27325                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               794                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5335768                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           791                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   120426219                       # The number of ROB reads
system.cpu3.rob.rob_writes                   45092734                       # The number of ROB writes
system.cpu3.timesIdled                           1697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3451646                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                47448                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3560407                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 80699                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4697421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9346128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       345195                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        91481                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32786768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2781034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65734200                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2872515                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3505962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1613217                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3035388                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            521                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1189770                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1189741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3505962                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           280                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14041818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14041818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    403770880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               403770880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1388                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4697510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4697510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4697510                       # Request fanout histogram
system.membus.respLayer1.occupancy        24200968439                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16807560612                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4142132202.586207                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23659386149.186119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 220577200500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    53832141500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 480487335500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2809340                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2809340                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2809340                       # number of overall hits
system.cpu2.icache.overall_hits::total        2809340                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3429                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3429                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3429                       # number of overall misses
system.cpu2.icache.overall_misses::total         3429                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    182510500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    182510500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    182510500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    182510500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2812769                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2812769                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2812769                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2812769                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001219                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001219                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001219                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001219                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 53225.575970                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53225.575970                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 53225.575970                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53225.575970                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2903                       # number of writebacks
system.cpu2.icache.writebacks::total             2903                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          494                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          494                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          494                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          494                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2935                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2935                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2935                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2935                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    159309500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    159309500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    159309500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    159309500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001043                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001043                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001043                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001043                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 54279.216354                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54279.216354                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 54279.216354                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54279.216354                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2903                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2809340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2809340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3429                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3429                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    182510500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    182510500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2812769                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2812769                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001219                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 53225.575970                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53225.575970                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          494                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2935                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2935                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    159309500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    159309500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 54279.216354                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54279.216354                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.982099                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2768221                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2903                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           953.572511                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        293367000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.982099                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999441                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999441                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5628473                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5628473                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4761661                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4761661                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4761661                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4761661                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1202846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1202846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1202846                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1202846                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 105154592068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 105154592068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 105154592068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 105154592068                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5964507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5964507                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5964507                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5964507                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.201667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201667                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.201667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.201667                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 87421.492085                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87421.492085                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 87421.492085                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 87421.492085                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1032056                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        23146                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14982                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            227                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    68.886397                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   101.964758                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       551282                       # number of writebacks
system.cpu2.dcache.writebacks::total           551282                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       857922                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       857922                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       857922                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       857922                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344924                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344924                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344924                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344924                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30831082240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30831082240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30831082240                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30831082240                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057829                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057829                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057829                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057829                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89385.146409                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89385.146409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89385.146409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89385.146409                       # average overall mshr miss latency
system.cpu2.dcache.replacements                551282                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4285835                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4285835                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       686481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       686481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  52116014000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52116014000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4972316                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4972316                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.138061                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.138061                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75917.635011                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75917.635011                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       517276                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       517276                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       169205                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       169205                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  11720019500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11720019500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034029                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034029                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 69265.207884                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69265.207884                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       475826                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        475826                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       516365                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       516365                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  53038578068                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  53038578068                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.520429                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.520429                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102715.284862                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102715.284862                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       340646                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       340646                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175719                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175719                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19111062740                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19111062740                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.177102                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.177102                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108759.227744                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108759.227744                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4613000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4613000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.372624                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.372624                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23535.714286                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23535.714286                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           55                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       284500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       284500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.104563                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.104563                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5172.727273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5172.727273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1053500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1053500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458115                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458115                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6020                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6020                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       907500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       907500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5369.822485                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5369.822485                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       258000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       258000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       235000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       235000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284174                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284174                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224975                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224975                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20964777000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20964777000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509149                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509149                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441865                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441865                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93187.140793                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93187.140793                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224975                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224975                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20739802000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20739802000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441865                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441865                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92187.140793                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92187.140793                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.381004                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5614742                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569709                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.855456                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        293378500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.381004                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13518864                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13518864                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4033961166.666667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23266838922.323753                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 220577243500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    50244137000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 484075340000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3208269                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3208269                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3208269                       # number of overall hits
system.cpu3.icache.overall_hits::total        3208269                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2647                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2647                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2647                       # number of overall misses
system.cpu3.icache.overall_misses::total         2647                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    142460000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    142460000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    142460000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    142460000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3210916                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3210916                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3210916                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3210916                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000824                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000824                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000824                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000824                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53819.418209                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53819.418209                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53819.418209                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53819.418209                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          342                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2267                       # number of writebacks
system.cpu3.icache.writebacks::total             2267                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          348                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          348                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          348                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          348                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2299                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2299                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2299                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2299                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    120567500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    120567500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    120567500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    120567500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000716                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000716                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000716                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000716                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52443.453676                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52443.453676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52443.453676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52443.453676                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2267                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3208269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3208269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2647                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2647                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    142460000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    142460000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3210916                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3210916                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000824                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000824                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53819.418209                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53819.418209                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          348                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          348                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2299                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2299                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    120567500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    120567500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000716                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000716                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52443.453676                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52443.453676                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.981997                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3180901                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2267                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1403.132333                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        298821000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.981997                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999437                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999437                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6424131                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6424131                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4594171                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4594171                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4594171                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4594171                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1182684                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1182684                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1182684                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1182684                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  97804323307                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  97804323307                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  97804323307                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  97804323307                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5776855                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5776855                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5776855                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5776855                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.204728                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.204728                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.204728                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.204728                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82696.919301                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82696.919301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82696.919301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82696.919301                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       999188                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16680                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            13811                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            172                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.347259                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    96.976744                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       514093                       # number of writebacks
system.cpu3.dcache.writebacks::total           514093                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       858963                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       858963                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       858963                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       858963                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       323721                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       323721                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       323721                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       323721                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  27658120821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  27658120821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  27658120821                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  27658120821                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.056038                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.056038                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.056038                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.056038                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85438.142169                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85438.142169                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85438.142169                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85438.142169                       # average overall mshr miss latency
system.cpu3.dcache.replacements                514093                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4168924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4168924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       688715                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       688715                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  51054395000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  51054395000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4857639                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4857639                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.141780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.141780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74129.930378                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74129.930378                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       524986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       524986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  11326097000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11326097000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033705                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033705                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 69175.875990                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69175.875990                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       425247                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        425247                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       493969                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       493969                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  46749928307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  46749928307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.537381                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.537381                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 94641.421439                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94641.421439                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       333977                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       333977                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159992                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159992                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16332023821                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16332023821                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.174053                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.174053                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 102080.252894                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 102080.252894                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5362500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5362500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.375701                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.375701                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26679.104478                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26679.104478                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           58                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       358000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       358000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.108411                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.108411                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6172.413793                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6172.413793                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1095000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1095000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.434667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.434667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6717.791411                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6717.791411                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       952000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       952000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5913.043478                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5913.043478                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       197000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       197000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       179000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       179000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305283                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305283                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203879                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203879                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19082317000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19082317000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400421                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400421                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93596.285051                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93596.285051                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203879                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203879                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18878438000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18878438000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400421                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400421                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92596.285051                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92596.285051                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.781235                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5426233                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           527398                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.288687                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        298832500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.781235                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.836914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.836914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13101278                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13101278                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       634503000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   996491671.860286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       150000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2574459500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   526705441000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7614036000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91951519                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91951519                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91951519                       # number of overall hits
system.cpu0.icache.overall_hits::total       91951519                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17781674                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17781674                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17781674                       # number of overall misses
system.cpu0.icache.overall_misses::total     17781674                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231522612497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231522612497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231522612497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231522612497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109733193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109733193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109733193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109733193                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162045                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13020.293393                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13020.293393                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13020.293393                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13020.293393                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1456                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.652174                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16760955                       # number of writebacks
system.cpu0.icache.writebacks::total         16760955                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1020683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1020683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1020683                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1020683                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16760991                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16760991                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16760991                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16760991                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 204984297998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 204984297998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 204984297998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 204984297998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152743                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152743                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152743                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152743                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12229.843569                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12229.843569                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12229.843569                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12229.843569                       # average overall mshr miss latency
system.cpu0.icache.replacements              16760955                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91951519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91951519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17781674                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17781674                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231522612497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231522612497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109733193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109733193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13020.293393                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13020.293393                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1020683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1020683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16760991                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16760991                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 204984297998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 204984297998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152743                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152743                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12229.843569                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12229.843569                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999921                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108712269                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16760957                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.486042                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236227375                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236227375                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226578209                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226578209                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226578209                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226578209                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19030987                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19030987                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19030987                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19030987                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 412866768380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 412866768380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 412866768380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 412866768380                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245609196                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245609196                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245609196                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245609196                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.077485                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.077485                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.077485                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.077485                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21694.448553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21694.448553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21694.448553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21694.448553                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3668393                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        53851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            74901                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            757                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.976556                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.137384                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14426889                       # number of writebacks
system.cpu0.dcache.writebacks::total         14426889                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4776056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4776056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4776056                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4776056                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14254931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14254931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14254931                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14254931                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 223096423503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 223096423503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 223096423503                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 223096423503                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058039                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058039                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058039                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058039                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15650.473756                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15650.473756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15650.473756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15650.473756                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14426889                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160464042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160464042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15343800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15343800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 287895808000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 287895808000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175807842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175807842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18763.005774                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18763.005774                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3150920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3150920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12192880                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12192880                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 173193326500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 173193326500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069353                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069353                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14204.464122                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14204.464122                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66114167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66114167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3687187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3687187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 124970960380                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 124970960380                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69801354                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69801354                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052824                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052824                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33893.306843                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33893.306843                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1625136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1625136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2062051                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2062051                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49903097003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49903097003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24200.709392                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24200.709392                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          890                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9023000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9023000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426041                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426041                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10138.202247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10138.202247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011489                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011489                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1805                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1805                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          200                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1320500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1320500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.099751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.099751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6602.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6602.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1122500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1122500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.099252                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.099252                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5640.703518                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5640.703518                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317942                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317942                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191449                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191449                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15180560500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15180560500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509391                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509391                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375839                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375839                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79292.973586                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79292.973586                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191449                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191449                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  14989111500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  14989111500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375839                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375839                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78292.973586                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78292.973586                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.851122                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241345215                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14446084                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.706619                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.851122                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995348                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995348                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506691478                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506691478                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16734158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13804197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              167895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              146060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              149149                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31007693                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16734158                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13804197                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3394                       # number of overall hits
system.l2.overall_hits::.cpu1.data             167895                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1584                       # number of overall hits
system.l2.overall_hits::.cpu2.data             146060                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1256                       # number of overall hits
system.l2.overall_hits::.cpu3.data             149149                       # number of overall hits
system.l2.overall_hits::total                31007693                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             26830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            619542                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2862                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            396481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            406659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            365785                       # number of demand (read+write) misses
system.l2.demand_misses::total                1820553                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            26830                       # number of overall misses
system.l2.overall_misses::.cpu0.data           619542                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2862                       # number of overall misses
system.l2.overall_misses::.cpu1.data           396481                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1351                       # number of overall misses
system.l2.overall_misses::.cpu2.data           406659                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1043                       # number of overall misses
system.l2.overall_misses::.cpu3.data           365785                       # number of overall misses
system.l2.overall_misses::total               1820553                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2549894493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  64997389192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    287774995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  47558003229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    136213999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48759830237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    102237999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  43789686223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208181030367                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2549894493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  64997389192                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    287774995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  47558003229                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    136213999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48759830237                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    102237999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  43789686223                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208181030367                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16760988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14423739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          564376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          552719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          514934                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32828246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16760988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14423739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         564376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         552719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         514934                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32828246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001601                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.042953                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.457481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.702512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.460307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.735743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.453676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.710353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001601                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.042953                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.457481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.702512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.460307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.735743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.453676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.710353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95038.930041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104911.998205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100550.312718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119950.270578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100824.573649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119903.482370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98023.009588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119714.275389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114350.436580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95038.930041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104911.998205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100550.312718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119950.270578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100824.573649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119903.482370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98023.009588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119714.275389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114350.436580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             292599                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4904                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      59.665375                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2431488                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1613217                       # number of writebacks
system.l2.writebacks::total                   1613217                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          28682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          27344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              186209                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         28682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         27344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             186209                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        26777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       521298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       365295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       377977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       338441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1634344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        26777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       521298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       365295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       377977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       338441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3156341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4790685                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2278920494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  52039292330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    242717995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  40672830873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    106759499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  41782710860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79319499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  37534914846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174737466396                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2278920494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  52039292330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    242717995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  40672830873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    106759499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  41782710860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79319499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  37534914846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 299215910031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 473953376427                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.036142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.416560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.647255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.377172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.683850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.366681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.657251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049785                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.036142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.416560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.647255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.377172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.683850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.366681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.657251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145932                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85107.386712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99826.380170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93138.140829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111342.424268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96440.378500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110542.998278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94091.932384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110905.341983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106915.965302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85107.386712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99826.380170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93138.140829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111342.424268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96440.378500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110542.998278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94091.932384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110905.341983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94798.347210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98932.277206                       # average overall mshr miss latency
system.l2.replacements                        7415354                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3585549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3585549                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3585549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3585549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29115482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29115482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29115482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29115482                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3156341                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3156341                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 299215910031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 299215910031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94798.347210                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94798.347210                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1296000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1296000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              193                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.212121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.230769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.151515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.533679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15804.878049                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12582.524272                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1650000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       188000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        99500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2079500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.212121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.230769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.151515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.533679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.951220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20888.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20189.320388                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.228571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.212121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.312500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       204500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       609000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.228571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.212121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.312500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20300                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1863764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            62925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            69530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2071221                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         370680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         305285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         321181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         282313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1279459                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41199201357                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  36715315389                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38341631891                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  33709718383                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  149965867020                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2234444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       380287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       384106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3350680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.165894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.802775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.836178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.802383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111144.926505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120265.703814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119377.023831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119405.476840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117210.373306                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50326                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13823                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13193                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       320354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       290945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       307358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       269120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1187777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33739023411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32250231443                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  33665135940                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29617662430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 129272053224                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.143371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.765067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.800191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.764887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.354488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105317.940188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110846.487972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109530.696907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110053.739707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108835.289136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16734158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16740392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        26830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2862                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2549894493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    287774995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    136213999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    102237999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3076121486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16760988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16772478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.457481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.460307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.453676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95038.930041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100550.312718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100824.573649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98023.009588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95871.142741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          256                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          244                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          200                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           753                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        26777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2278920494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    242717995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    106759499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79319499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2707717487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.416560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.377172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.366681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85107.386712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93138.140829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96440.378500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94091.932384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86417.434877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11940433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        92893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        83135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        79619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12196080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       248862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        91196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        85478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        83472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          509008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  23798187835                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  10842687840                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  10418198346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10079967840                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55139041861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12189295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       184089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       168613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       163091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12705088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.020416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.495391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.506948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.511812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95628.050225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118894.335716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121881.634409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120758.671650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108326.473967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47918                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16846                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14859                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        14151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        93774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       200944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        74350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        70619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        69321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       415234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  18300268919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8422599430                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   8117574920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   7917252416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42757695685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.016485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.403881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.418823                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.425045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91071.487176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113283.112710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114948.879480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114211.457076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102972.530393                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          499                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               515                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          380                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             450                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9544494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       795488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1034494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1252992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12627468                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          879                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           965                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.432309                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.920000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.466321                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25117.089474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30595.692308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 49261.619048                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 54477.913043                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28061.040000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          139                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          177                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          241                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4831493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       241500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       266498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       160499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5499990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.274175                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.320000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.282902                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20047.688797                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 22208.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20062.375000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20146.483516                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999872                       # Cycle average of tags in use
system.l2.tags.total_refs                    68405077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7416039                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.223937                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.795317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.137734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.755633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.393523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.414135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.401813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.086822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.313857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531660551                       # Number of tag accesses
system.l2.tags.data_accesses                531660551                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1713920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33440192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      23410304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         70848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      24220928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         53952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21691200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    195756864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          300524992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1713920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        70848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2005504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103245888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103245888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          26780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         522503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         365786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         378452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         338925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3058701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4695703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1613217                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1613217                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3207669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         62584640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           312143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         43813308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           132595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         45330423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           100973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40595937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    366366701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             562444389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3207669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       312143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       132595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       100973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3753380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193228756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193228756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193228756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3207669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        62584640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          312143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        43813308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          132595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        45330423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          100973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40595937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    366366701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            755673146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1592337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     26780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    494713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    360479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    371938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    331884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3042738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001862511250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98089                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98089                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7750030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1503741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4695703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1613217                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4695703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1613217                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62615                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20880                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            261424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            242847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            228948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            240256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            299924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            342077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            353873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            302109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            270411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            334025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           360684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           290131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           277047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             83066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            118935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            109467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           146010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           122177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95887                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 222089464983                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23165440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            308959864983                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47935.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66685.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3514650                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  995709                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4695703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1613217                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  433154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  474671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  575953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  520586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  519109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  475827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  394103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  330709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  255389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  177142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 145284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 130398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  76261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  43027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  55994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 111039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 113563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1715020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.312999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.856558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.039244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       471769     27.51%     27.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       833375     48.59%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       134329      7.83%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       110944      6.47%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42530      2.48%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21504      1.25%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17718      1.03%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11747      0.68%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71104      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1715020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.231453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.758969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98084     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98089                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88804     90.53%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              564      0.57%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5642      5.75%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1947      1.98%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              721      0.74%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              232      0.24%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98089                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              296517632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4007360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101907520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               300524992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103245888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       554.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    562.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534319383500                       # Total gap between requests
system.mem_ctrls.avgGap                      84692.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1713920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     31661632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     23070656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        70848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     23804032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        53952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21240576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    194735232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101907520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3207668.957948167343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 59255994.518051221967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 312142.841837674554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 43177643.700231425464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 132594.829591061280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 44550185.843216039240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 100973.298414873236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 39752576.715446963906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 364454676.242318570614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190723947.725379258394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        26780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       522503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       365786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       378452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       338925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3058701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1613217                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1166341593                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30502671242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    132297799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25391774355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     59845098                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25983210647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     43623319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23399168722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 202280932208                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12809003836046                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43552.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58377.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50766.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69417.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54060.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68656.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51747.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69039.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66132.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7940037.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6311074560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3354389115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16862038200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4321972080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42178440720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      69661581000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     146516295360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289205791035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.260058                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 380170490917                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17841980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 136307006083                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5934268200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3154111785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16218210120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3989860020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42178440720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115953620850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     107533524960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294962036655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.033099                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 278314553838                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17841980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 238162943162                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3585493832.089552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22038551705.601913                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220577277000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    53863303500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 480456173500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3262106                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3262106                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3262106                       # number of overall hits
system.cpu1.icache.overall_hits::total        3262106                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7594                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7594                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7594                       # number of overall misses
system.cpu1.icache.overall_misses::total         7594                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    396615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    396615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    396615000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    396615000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3269700                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3269700                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3269700                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3269700                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002323                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002323                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002323                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002323                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52227.416381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52227.416381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52227.416381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52227.416381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          135                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6225                       # number of writebacks
system.cpu1.icache.writebacks::total             6225                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1337                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1337                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1337                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1337                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6257                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6257                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6257                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6257                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    336248000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    336248000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    336248000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    336248000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001914                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001914                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001914                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001914                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53739.491769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53739.491769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53739.491769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53739.491769                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6225                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3262106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3262106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7594                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7594                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    396615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    396615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3269700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3269700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002323                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002323                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52227.416381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52227.416381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1337                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1337                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6257                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6257                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    336248000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    336248000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001914                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001914                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53739.491769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53739.491769                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.956285                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3207928                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6225                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           515.329799                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        287281000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.956285                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6545657                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6545657                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5609518                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5609518                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5609518                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5609518                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1318333                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1318333                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1318333                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1318333                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 107392722508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 107392722508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 107392722508                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 107392722508                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6927851                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6927851                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6927851                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6927851                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190295                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190295                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190295                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190295                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81460.998479                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81460.998479                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81460.998479                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81460.998479                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1092144                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        37534                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16652                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            383                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.586356                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       564506                       # number of writebacks
system.cpu1.dcache.writebacks::total           564506                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       949949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       949949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       949949                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       949949                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       368384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       368384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       368384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       368384                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31874365567                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31874365567                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31874365567                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31874365567                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053174                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86524.837037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86524.837037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86524.837037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86524.837037                       # average overall mshr miss latency
system.cpu1.dcache.replacements                564506                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4908612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4908612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       761021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       761021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  54214542500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  54214542500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5669633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5669633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71239.220074                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71239.220074                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       576362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       576362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       184659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       184659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  12280162500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12280162500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032570                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032570                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66501.835816                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66501.835816                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       700906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        700906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       557312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       557312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  53178180008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53178180008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95419.047155                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95419.047155                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       373587                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       373587                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19594203067                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19594203067                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.146020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.146020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106649.628886                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106649.628886                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          231                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6600500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6600500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.439163                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.439163                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28573.593074                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28573.593074                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       445500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       445500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.144487                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.144487                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5861.842105                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5861.842105                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       804000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       804000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.437681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5324.503311                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5324.503311                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       680000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       680000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4755.244755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4755.244755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       210000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       210000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291962                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291962                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217226                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217226                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19004971500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19004971500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426613                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426613                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87489.395837                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87489.395837                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217226                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217226                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18787745500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18787745500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426613                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426613                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86489.395837                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86489.395837                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.275717                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6486166                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           585425                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.079414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        287292500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.275717                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914866                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914866                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15461275                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15461275                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534319477000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29480078                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5198766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29243548                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5802137                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5105460                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1061                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           611                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3420105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3420105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16772481                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12707600                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          965                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50282932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43298233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        18738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1714815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1674230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1556945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98561531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2145404288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1846440128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       798784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72248320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       373632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70656512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       292224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65857728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4202071616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12594201                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107855680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45424617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078765                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.317981                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42250669     93.01%     93.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2966617      6.53%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  58667      0.13%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 100747      0.22%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  47905      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45424617                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65697285817                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         855899696                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4527697                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         792391282                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3551233                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21670949620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25141691081                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         879592432                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9526158                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            40511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               602413706500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310654                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750564                       # Number of bytes of host memory used
host_op_rate                                   312456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2483.58                       # Real time elapsed on the host
host_tick_rate                               27417746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771534467                       # Number of instructions simulated
sim_ops                                     776010811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068094                       # Number of seconds simulated
sim_ticks                                 68094229500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.817767                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7854946                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9047625                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           608910                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11291482                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            865152                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         885605                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20453                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15487745                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7934                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8785                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           529664                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11525271                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2008670                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1422476                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11498352                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46740491                       # Number of instructions committed
system.cpu0.commit.committedOps              47442502                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    127990300                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.370673                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.235471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    109479982     85.54%     85.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8395381      6.56%     92.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4227952      3.30%     95.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2298004      1.80%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       835620      0.65%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       300911      0.24%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       325650      0.25%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       118130      0.09%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2008670      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    127990300                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1407763                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44688832                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10751381                       # Number of loads committed
system.cpu0.commit.membars                    1054940                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1055599      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        34050658     71.77%     74.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10759774     22.68%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1481199      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47442502                       # Class of committed instruction
system.cpu0.commit.refs                      12241431                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46740491                       # Number of Instructions Simulated
system.cpu0.committedOps                     47442502                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.899002                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.899002                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             89184249                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                80117                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7367378                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              60863028                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12161334                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26911021                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                530749                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               143654                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1004736                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15487745                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10024851                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    113173664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               177661                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63683134                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          709                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1220202                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114300                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16007469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8720098                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.469983                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         129792089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.496903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.894618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                88316658     68.04%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                24966477     19.24%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13085889     10.08%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2150590      1.66%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  316845      0.24%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  516655      0.40%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   27487      0.02%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  403375      0.31%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8113      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           129792089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1823                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1218                       # number of floating regfile writes
system.cpu0.idleCycles                        5708704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              562906                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13349767                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.412737                       # Inst execution rate
system.cpu0.iew.exec_refs                    14710144                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1742818                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                4734216                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13504861                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            422237                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           236622                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1892182                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           58888539                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12967326                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           507586                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             55926148                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 39840                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11522381                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                530749                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11589908                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       114438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66122                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          265                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4121                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2753480                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       402132                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           440                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       283186                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        279720                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 41272196                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55195508                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.759587                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31349815                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.407345                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55291694                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72265750                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40416474                       # number of integer regfile writes
system.cpu0.ipc                              0.344946                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.344946                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1056474      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40371481     71.54%     73.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29842      0.05%     73.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67288      0.12%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 66      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                723      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             12      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               276      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13162829     23.32%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1743732      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            613      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56433733                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2234                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4324                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1937                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2415                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     144217                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002556                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  85564     59.33%     59.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.03%     59.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    136      0.09%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 42302     29.33%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16020     11.11%     99.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              131      0.09%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              55519242                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         242819065                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55193571                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         70332557                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  57338359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56433733                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1550180                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11446040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            19616                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        127704                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4644954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    129792089                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.434801                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.931428                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           96732513     74.53%     74.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           18961342     14.61%     89.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9502980      7.32%     96.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1861505      1.43%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1607802      1.24%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             505244      0.39%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             474461      0.37%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              92214      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54028      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      129792089                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.416483                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           572034                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          109527                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13504861                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1892182                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2994                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       135500793                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      687815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               17711030                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34446427                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                222447                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12807190                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8742795                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                43997                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             78078799                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              59993331                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           43934361                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27124116                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                787682                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                530749                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10298585                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9487939                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2062                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        78076737                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      61320419                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            411553                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2770838                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        411490                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   184913176                       # The number of ROB reads
system.cpu0.rob.rob_writes                  119716960                       # The number of ROB writes
system.cpu0.timesIdled                         212738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  752                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.105586                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7461576                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8280925                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           584429                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10576220                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            700699                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         704794                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4095                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14377915                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1756                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1062                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           565735                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9848264                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1576064                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1248854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12714682                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38671882                       # Number of instructions committed
system.cpu1.commit.committedOps              39295423                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    101158074                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.388456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.238716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     85271690     84.30%     84.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7371546      7.29%     91.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3655762      3.61%     95.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2103008      2.08%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       630723      0.62%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       218353      0.22%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       236336      0.23%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        94592      0.09%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1576064      1.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    101158074                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              982585                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36795157                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8775031                       # Number of loads committed
system.cpu1.commit.membars                     935265                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       935265      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28836631     73.38%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             48      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8776093     22.33%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        747290      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39295423                       # Class of committed instruction
system.cpu1.commit.refs                       9523383                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38671882                       # Number of Instructions Simulated
system.cpu1.committedOps                     39295423                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.676094                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.676094                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             70217075                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                18830                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6882961                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54255526                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6896923                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24589841                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                566234                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 9168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               836486                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14377915                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8956094                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     93218967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               101496                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      57545627                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1169856                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.138931                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9302664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8162275                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.556052                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         103106559                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.566732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.940424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                65973483     63.99%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21703298     21.05%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12384100     12.01%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1959125      1.90%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  167859      0.16%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  477409      0.46%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62991      0.06%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  377852      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           103106559                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         383042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              605010                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11845375                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.467165                       # Inst execution rate
system.cpu1.iew.exec_refs                    11900270                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    799458                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                4755458                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11893130                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            370254                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           251403                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              914997                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           51945008                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11100812                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           519257                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48346723                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 47003                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8170912                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                566234                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8236002                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        42958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             336                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3118099                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       166645                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       326497                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        278513                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36488019                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47718521                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.754470                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 27529100                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.461095                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47831307                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62689304                       # number of integer regfile reads
system.cpu1.int_regfile_writes               35255992                       # number of integer regfile writes
system.cpu1.ipc                              0.373679                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.373679                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           935748      1.91%      1.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             35855390     73.37%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11274198     23.07%     98.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             800494      1.64%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              48865980                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     100585                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002058                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  84329     83.84%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     83.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16240     16.15%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   16      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              48030817                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         200960584                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47718521                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         64594615                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50528877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 48865980                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1416131                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12649585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            21480                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        167277                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5371499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    103106559                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.473937                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.970447                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           75162815     72.90%     72.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15141710     14.69%     87.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8737990      8.47%     96.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1720501      1.67%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1327001      1.29%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             470835      0.46%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             435588      0.42%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69872      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              40247      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      103106559                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.472183                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           522739                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           86093                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11893130                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             914997                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    483                       # number of misc regfile reads
system.cpu1.numCycles                       103489601                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    32591393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               14676729                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28568064                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                214870                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7428930                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5102593                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46784                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69561796                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53144336                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39213644                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24718715                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                700824                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                566234                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6498328                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10645580                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69561796                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      49217623                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            387139                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2017917                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        387173                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   151590061                       # The number of ROB reads
system.cpu1.rob.rob_writes                  106015945                       # The number of ROB writes
system.cpu1.timesIdled                           4546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.457006                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7619307                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8240919                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           558718                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10421167                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            535938                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         540366                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4428                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13974820                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1803                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           996                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           553172                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9306102                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1399214                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1116827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13592770                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36568742                       # Number of instructions committed
system.cpu2.commit.committedOps              37126252                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     91109910                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.407489                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.245458                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     75680115     83.06%     83.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7324760      8.04%     91.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3504739      3.85%     94.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2100809      2.31%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       600586      0.66%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       207992      0.23%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       188294      0.21%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       103401      0.11%     98.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1399214      1.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     91109910                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              765230                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34732416                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8155347                       # Number of loads committed
system.cpu2.commit.membars                     836248                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       836248      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27423138     73.86%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8156343     21.97%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        710369      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37126252                       # Class of committed instruction
system.cpu2.commit.refs                       8866712                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36568742                       # Number of Instructions Simulated
system.cpu2.committedOps                     37126252                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.558202                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.558202                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             60338821                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5690                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7025451                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52798382                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6761179                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24720600                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                553659                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3916                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               781459                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13974820                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8548449                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     83734176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               105748                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      55996837                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1118410                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.149383                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           8862335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8155245                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.598575                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          93155718                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.609683                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.955599                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                56927890     61.11%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21150463     22.70%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12230178     13.13%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1824029      1.96%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  164277      0.18%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  464598      0.50%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   27949      0.03%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  365881      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     453      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            93155718                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         394495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              595212                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11427144                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.500252                       # Inst execution rate
system.cpu2.iew.exec_refs                    11314903                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    766182                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                4876732                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11369556                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            352299                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           214043                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              892785                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50674391                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10548721                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           514473                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             46798655                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 56965                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5590543                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                553659                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5671603                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        23346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             422                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3214209                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       181420                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            24                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       309642                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        285570                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 35194999                       # num instructions consuming a value
system.cpu2.iew.wb_count                     46197495                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.755789                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 26599982                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.493826                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      46316922                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60940633                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34117489                       # number of integer regfile writes
system.cpu2.ipc                              0.390900                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.390900                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           836723      1.77%      1.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35000522     73.98%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  65      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10708991     22.63%     98.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             766731      1.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              47313128                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     129496                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.002737                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 107976     83.38%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 21499     16.60%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              46605901                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         187948184                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     46197495                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         64222546                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49343694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 47313128                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1330697                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13548139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            36714                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        213870                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5713539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     93155718                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.507893                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.001386                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           66385727     71.26%     71.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14142654     15.18%     86.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8705105      9.34%     95.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1688125      1.81%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1152108      1.24%     98.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             544480      0.58%     99.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             433669      0.47%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67757      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              36093      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       93155718                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.505751                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           506131                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           76297                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11369556                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             892785                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    475                       # number of misc regfile reads
system.cpu2.numCycles                        93550213                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    42531120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               12980907                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26935396                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                204207                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7228217                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3518385                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                35394                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68206159                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              51840135                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38164972                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 24852185                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                697543                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                553659                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              4883742                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11229576                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68206159                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      42657008                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            358599                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1661337                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        358609                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   140427131                       # The number of ROB reads
system.cpu2.rob.rob_writes                  103535343                       # The number of ROB writes
system.cpu2.timesIdled                           4629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.829497                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7157416                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7710282                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           451957                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9814332                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            469119                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         472122                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3003                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13008919                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1544                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1059                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           450187                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9214540                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1323444                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1110792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11041092                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36142621                       # Number of instructions committed
system.cpu3.commit.committedOps              36697132                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     84960474                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.431932                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.266580                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     69524455     81.83%     81.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7366822      8.67%     90.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3502855      4.12%     94.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2133887      2.51%     97.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       613130      0.72%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       201161      0.24%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       185978      0.22%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       108742      0.13%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1323444      1.56%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     84960474                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              689653                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34304932                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8013791                       # Number of loads committed
system.cpu3.commit.membars                     831750                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       831750      2.27%      2.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27150515     73.99%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             70      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8014850     21.84%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        699851      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36697132                       # Class of committed instruction
system.cpu3.commit.refs                       8714701                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36142621                       # Number of Instructions Simulated
system.cpu3.committedOps                     36697132                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.408580                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.408580                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             56086808                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1898                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6658076                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49454411                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6192864                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23168194                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                450644                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3848                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               706332                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13008919                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  7884115                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     77993705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                92480                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      52027599                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                 904832                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.149438                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8158704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7626535                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.597658                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          86604842                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.609120                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.958324                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                52983420     61.18%     61.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19652879     22.69%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11341438     13.10%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1636350      1.89%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  168088      0.19%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  461595      0.53%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     328      0.00%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  360341      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     403      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            86604842                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         447545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              483435                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10869323                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.509747                       # Inst execution rate
system.cpu3.iew.exec_refs                    10680291                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    748679                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                4232883                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10671586                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            348362                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           171506                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              866259                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           47709407                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9931612                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           418517                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44374705                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 72724                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3638066                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                450644                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3732929                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         8006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             313                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2657795                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       165349                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       253650                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        229785                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 33820660                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43968955                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.750315                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25376133                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.505086                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44071245                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58006311                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32371602                       # number of integer regfile writes
system.cpu3.ipc                              0.415182                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.415182                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           832201      1.86%      1.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33143884     73.99%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  76      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10067576     22.48%     98.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             749389      1.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44793222                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     150033                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.003349                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 140247     93.48%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  9775      6.52%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   11      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44111054                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         176367239                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43968955                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         58721693                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  46391367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44793222                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1318040                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11012275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25920                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        207248                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      4783473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     86604842                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.517214                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.012799                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           61365434     70.86%     70.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13250524     15.30%     86.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8312150      9.60%     95.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1539982      1.78%     97.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1066553      1.23%     98.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             521102      0.60%     99.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             450399      0.52%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65248      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33450      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       86604842                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.514555                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           478680                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           71825                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10671586                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             866259                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    449                       # number of misc regfile reads
system.cpu3.numCycles                        87052387                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    49029112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               10553969                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26573480                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                157733                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6566335                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2525899                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15185                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             64189632                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              48684634                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           35717638                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 23356636                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                720970                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                450644                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              3850722                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9144158                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        64189632                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      41826536                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            350573                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1405699                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        350580                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   131373356                       # The number of ROB reads
system.cpu3.rob.rob_writes                   97164277                       # The number of ROB writes
system.cpu3.timesIdled                           4851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3585865                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                29300                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3670375                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13140                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 73473                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4919298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9730998                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       385202                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       157653                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3189453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2469619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6700035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2627272                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4894357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       359137                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4453298                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2819                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2279                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19051                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4894361                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14644328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14644328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    337439424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               337439424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3777                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4918539                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4918539    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4918539                       # Request fanout histogram
system.membus.respLayer1.occupancy        25322756668                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12360892797                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                552                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          277                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    76964841.155235                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   162583233.504651                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          277    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       100000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    547033000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            277                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    46774968500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21319261000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8542583                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8542583                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8542583                       # number of overall hits
system.cpu2.icache.overall_hits::total        8542583                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5866                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5866                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5866                       # number of overall misses
system.cpu2.icache.overall_misses::total         5866                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    361086000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    361086000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    361086000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    361086000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8548449                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8548449                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8548449                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8548449                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000686                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000686                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61555.744971                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61555.744971                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61555.744971                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61555.744971                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5539                       # number of writebacks
system.cpu2.icache.writebacks::total             5539                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          327                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          327                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5539                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5539                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5539                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5539                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    337277000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    337277000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    337277000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    337277000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000648                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000648                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000648                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000648                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60891.316122                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60891.316122                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60891.316122                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60891.316122                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5539                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8542583                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8542583                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5866                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5866                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    361086000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    361086000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8548449                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8548449                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61555.744971                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61555.744971                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          327                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5539                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5539                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    337277000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    337277000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000648                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000648                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60891.316122                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60891.316122                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8592176                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5571                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1542.304075                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17102437                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17102437                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8962134                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8962134                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8962134                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8962134                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1640440                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1640440                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1640440                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1640440                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 117843628489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 117843628489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 117843628489                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 117843628489                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10602574                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10602574                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10602574                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10602574                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.154721                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.154721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.154721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.154721                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 71836.597796                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71836.597796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 71836.597796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71836.597796                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1816863                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        21575                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            26258                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            275                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.192741                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.454545                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       609257                       # number of writebacks
system.cpu2.dcache.writebacks::total           609257                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1036233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1036233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1036233                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1036233                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604207                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604207                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604207                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604207                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  46817482498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  46817482498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  46817482498                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  46817482498                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056987                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056987                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056987                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056987                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 77485.832667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 77485.832667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 77485.832667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 77485.832667                       # average overall mshr miss latency
system.cpu2.dcache.replacements                609257                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8748051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8748051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1423262                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1423262                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 101156213000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 101156213000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10171313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10171313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.139929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.139929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 71073.500873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71073.500873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       838919                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       838919                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       584343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       584343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  45246293500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  45246293500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057450                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057450                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77431.052481                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77431.052481                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       214083                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        214083                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       217178                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       217178                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  16687415489                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16687415489                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       431261                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       431261                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.503588                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.503588                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76837.504209                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76837.504209                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       197314                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       197314                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19864                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19864                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1571188998                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1571188998                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 79097.311619                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 79097.311619                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       271690                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       271690                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7755                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7755                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    133254000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    133254000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       279445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       279445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027751                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027751                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17182.978723                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17182.978723                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          182                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7573                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7573                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    114714000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    114714000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027100                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027100                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15147.761785                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15147.761785                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       278352                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       278352                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7935000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7935000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       279059                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       279059                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002534                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002534                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11223.479491                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11223.479491                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          684                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          684                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7328000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7328000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002451                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002451                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10713.450292                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10713.450292                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       829000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       829000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       752000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       752000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          289                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            289                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          707                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          707                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      4844500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      4844500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          996                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          996                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.709839                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.709839                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  6852.192362                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  6852.192362                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          707                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          707                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      4137500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      4137500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.709839                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.709839                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  5852.192362                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  5852.192362                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.250601                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10128142                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           611897                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.552037                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.250601                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.976581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         22936018                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        22936018                       # Number of data accesses
system.cpu3.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    80816406.250000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   170837493.466238                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    547076000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    43526042000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  24568187500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      7878160                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7878160                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      7878160                       # number of overall hits
system.cpu3.icache.overall_hits::total        7878160                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5955                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5955                       # number of overall misses
system.cpu3.icache.overall_misses::total         5955                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    372321000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    372321000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    372321000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    372321000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      7884115                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7884115                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      7884115                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7884115                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000755                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000755                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000755                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000755                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62522.418136                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62522.418136                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62522.418136                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62522.418136                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    27.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5677                       # number of writebacks
system.cpu3.icache.writebacks::total             5677                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          278                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          278                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5677                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5677                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5677                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5677                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    354137000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    354137000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    354137000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    354137000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000720                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000720                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000720                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000720                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62381.011097                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62381.011097                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62381.011097                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62381.011097                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5677                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      7878160                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7878160                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    372321000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    372321000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      7884115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7884115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000755                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000755                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62522.418136                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62522.418136                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          278                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5677                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5677                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    354137000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    354137000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62381.011097                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62381.011097                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7913504                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5709                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1386.145384                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15773907                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15773907                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8477513                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8477513                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8477513                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8477513                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1572526                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1572526                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1572526                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1572526                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 110548064498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 110548064498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 110548064498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 110548064498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10050039                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10050039                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10050039                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10050039                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.156470                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.156470                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.156470                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.156470                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 70299.673581                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70299.673581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 70299.673581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70299.673581                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       636259                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20770                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             9263                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            231                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.688222                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.913420                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       540897                       # number of writebacks
system.cpu3.dcache.writebacks::total           540897                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1037863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1037863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1037863                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1037863                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       534663                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534663                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       534663                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534663                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  38112998000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  38112998000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  38112998000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  38112998000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053200                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053200                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053200                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053200                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 71284.150951                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 71284.150951                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 71284.150951                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 71284.150951                       # average overall mshr miss latency
system.cpu3.dcache.replacements                540897                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8268380                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8268380                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1359342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1359342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  93608432000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  93608432000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9627722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9627722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.141190                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.141190                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 68863.046974                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68863.046974                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       844605                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       844605                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       514737                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       514737                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  36515243000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  36515243000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053464                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053464                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 70939.611879                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70939.611879                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       209133                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        209133                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       213184                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       213184                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  16939632498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16939632498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422317                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422317                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.504796                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.504796                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 79460.149439                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79460.149439                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       193258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       193258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19926                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19926                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1597755000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1597755000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.047183                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047183                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80184.432400                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80184.432400                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       268927                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       268927                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8964                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8964                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    162932500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    162932500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       277891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       277891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.032257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.032257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18176.316377                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18176.316377                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          226                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          226                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8738                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8738                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    133531000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    133531000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15281.643397                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15281.643397                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       276966                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       276966                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          496                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          496                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4040500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4040500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       277462                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       277462                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001788                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001788                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8146.169355                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8146.169355                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          477                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          477                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3629500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3629500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001719                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7609.014675                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7609.014675                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       783000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       783000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       717000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       717000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          382                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            382                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          677                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          677                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      4307500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      4307500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1059                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1059                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.639282                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.639282                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6362.629247                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6362.629247                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          677                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          677                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      3630500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      3630500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.639282                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.639282                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5362.629247                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5362.629247                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.743732                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9570490                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           543502                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.608932                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.743732                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960742                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960742                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21756378                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21756378                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9826428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12709954.452262                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       120500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     53435500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    67750304500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    343925000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9707161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9707161                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9707161                       # number of overall hits
system.cpu0.icache.overall_hits::total        9707161                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       317690                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        317690                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       317690                       # number of overall misses
system.cpu0.icache.overall_misses::total       317690                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7252256000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7252256000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7252256000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7252256000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10024851                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10024851                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10024851                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10024851                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031690                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031690                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031690                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031690                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22828.090277                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22828.090277                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22828.090277                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22828.090277                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1868                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    24.259740                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       280913                       # number of writebacks
system.cpu0.icache.writebacks::total           280913                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36752                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36752                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       280938                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       280938                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       280938                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       280938                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6337101000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6337101000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6337101000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6337101000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.028024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.028024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.028024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.028024                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22556.937830                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22556.937830                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22556.937830                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22556.937830                       # average overall mshr miss latency
system.cpu0.icache.replacements                280913                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9707161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9707161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       317690                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       317690                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7252256000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7252256000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10024851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10024851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22828.090277                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22828.090277                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       280938                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       280938                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6337101000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6337101000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.028024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22556.937830                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22556.937830                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998004                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9988338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           280970                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            35.549482                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998004                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20330640                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20330640                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     11066059                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11066059                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     11066059                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11066059                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2268635                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2268635                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2268635                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2268635                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 148802403688                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 148802403688                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 148802403688                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 148802403688                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13334694                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13334694                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13334694                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13334694                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.170130                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.170130                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.170130                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.170130                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65591.161067                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65591.161067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65591.161067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65591.161067                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8124130                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4100                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           135415                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             45                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.994314                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.111111                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1133405                       # number of writebacks
system.cpu0.dcache.writebacks::total          1133405                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1146151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1146151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1146151                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1146151                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1122484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1122484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1122484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1122484                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  79176336516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  79176336516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  79176336516                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  79176336516                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.084178                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.084178                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.084178                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.084178                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70536.717241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70536.717241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70536.717241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70536.717241                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1133405                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10250865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10250865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1959904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1959904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 128253878500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 128253878500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12210769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12210769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.160506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.160506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65438.857464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65438.857464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       883057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       883057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1076847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1076847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  76559039500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  76559039500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71095.559072                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71095.559072                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       815194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        815194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       308731                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       308731                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20548525188                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20548525188                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1123925                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1123925                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.274690                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.274690                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66558.023613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66558.023613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2617297016                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2617297016                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040605                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040605                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57350.330127                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57350.330127                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       353769                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       353769                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    240700000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    240700000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       371655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       371655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048125                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048125                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13457.452756                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13457.452756                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5717                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5717                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12169                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12169                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    183475500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    183475500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15077.286548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15077.286548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       356102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       356102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     24489500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     24489500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       357330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       357330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003437                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003437                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19942.589577                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19942.589577                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     23266500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23266500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003425                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003425                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19008.578431                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19008.578431                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7956                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7956                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          829                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          829                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10998997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10998997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8785                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8785                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.094365                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.094365                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13267.788902                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13267.788902                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          829                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          829                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10169997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10169997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.094365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.094365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12267.788902                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12267.788902                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.985044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12922392                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1134534                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.390044                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.985044                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29279430                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29279430                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              250380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              455478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2424                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              270797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              229682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              232549                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1446356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             250380                       # number of overall hits
system.l2.overall_hits::.cpu0.data             455478                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2424                       # number of overall hits
system.l2.overall_hits::.cpu1.data             270797                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2488                       # number of overall hits
system.l2.overall_hits::.cpu2.data             229682                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2558                       # number of overall hits
system.l2.overall_hits::.cpu3.data             232549                       # number of overall hits
system.l2.overall_hits::total                 1446356                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            677232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            466711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            379769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            308606                       # number of demand (read+write) misses
system.l2.demand_misses::total                1871924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30531                       # number of overall misses
system.l2.overall_misses::.cpu0.data           677232                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2905                       # number of overall misses
system.l2.overall_misses::.cpu1.data           466711                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3051                       # number of overall misses
system.l2.overall_misses::.cpu2.data           379769                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3119                       # number of overall misses
system.l2.overall_misses::.cpu3.data           308606                       # number of overall misses
system.l2.overall_misses::total               1871924                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2808635996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  71797419784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    280789999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52431409966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    299376999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  42878599679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    315344489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  34321805942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205133382854                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2808635996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  71797419784                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    280789999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52431409966                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    299376999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  42878599679                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    315344489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  34321805942                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205133382854                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          280911                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1132710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          737508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          609451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          541155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3318280                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         280911                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1132710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         737508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         609451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         541155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3318280                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.108686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.597886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.545130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.632822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.550821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.623133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.549410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.570273                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564125                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.108686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.597886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.545130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.632822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.550821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.623133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.549410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.570273                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564125                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91992.925093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106015.988294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96657.486747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112342.348833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98124.221239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112907.055813                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101104.356845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 111215.614544                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109584.247466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91992.925093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106015.988294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96657.486747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112342.348833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98124.221239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112907.055813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101104.356845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 111215.614544                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109584.247466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1262856                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     96798                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.046303                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2417448                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              359138                       # number of writebacks
system.l2.writebacks::total                    359138                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          50673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          23324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          21681                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              124866                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           213                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         50673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         23324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         21681                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             124866                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       626559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       439258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       356445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       286925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1747058                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       626559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       439258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       356445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       286925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3287940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5034998                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2491852001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61913372198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    212087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45926556880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    238090999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  37490496935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    255833490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  29723504273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 178251793776                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2491852001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61913372198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    212087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45926556880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    238090999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  37490496935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    255833490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  29723504273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 285218085589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 463469879365                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.107927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.553150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.433477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.595598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.462719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.584862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.472080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.530209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.526495                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.107927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.553150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.433477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.595598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.462719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.584862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.472080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.530209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.517352                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82190.513919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98814.911601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91812.554113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104554.855871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92895.434647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105178.911010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95460.257463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103593.288396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102029.694364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82190.513919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98814.911601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91812.554113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104554.855871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92895.434647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105178.911010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95460.257463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103593.288396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86746.742820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92049.665038                       # average overall mshr miss latency
system.l2.replacements                        7287330                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       464031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           464031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       464031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       464031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2644213                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2644213                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2644213                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2644213                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3287940                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3287940                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 285218085589                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 285218085589                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86746.742820                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86746.742820                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              86                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  297                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           298                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                458                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7546000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       877000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1269000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       326500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10018500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.728606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.402778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.637931                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.325581                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.606623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25322.147651                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15120.689655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17148.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 11660.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21874.454148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          297                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           457                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5901000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1180500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1504499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       565000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9150999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.726161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.402778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.637931                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.325581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.605298                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19868.686869                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20353.448276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20331.067568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20178.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20024.067834                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                456                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          599                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          150                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              917                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8510500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1869500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2954499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       568500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13902999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          829                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1373                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.722557                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.683230                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.595238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.442748                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.667881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14207.846411                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16995.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 19696.660000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  9801.724138                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15161.394766                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          599                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          915                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12105000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2203500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3039499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1148500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18496499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.722557                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.683230                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.587302                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.442748                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20208.681135                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20031.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20537.155405                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19801.724138                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20214.753005                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36131                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          24593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          14509                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          14277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               68029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2268717498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1496012498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1481023498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1506020496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6751773990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        45117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.545094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.742524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.737246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.727194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.653120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92250.538690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102116.894061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102076.193949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105485.781046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99248.467418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13842                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12125                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        11833                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        11477                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            49277                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        10751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         2525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         2800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    968222498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    367113999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    388522999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    407980496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2131839992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.127978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.135976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.142617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90058.831551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 145391.682772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 145187.966741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 145707.320000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113686.006399                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        250380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2424                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2488                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             257850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2808635996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    280789999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    299376999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    315344489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3704147483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       280911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         297456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.108686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.545130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.550821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.549410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.133149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91992.925093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96657.486747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98124.221239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101104.356845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93524.907413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          213                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          595                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          488                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          439                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1735                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2491852001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    212087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    238090999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    255833490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3197863490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.107927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.433477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.462719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.472080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.127316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82190.513919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91812.554113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92895.434647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95460.257463                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84440.957197                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       434954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       224511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       227193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1152375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       652639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       452061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       365260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       294329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1764289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69528702286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  50935397468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  41397576181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  32815785446                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 194677461381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1087593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       717778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       521522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2916664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.600076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.629806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.619325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.564365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.604900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106534.703390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112673.726484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113337.283527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111493.551250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110343.294880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        36831                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15328                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        10204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        73854                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       615808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       436733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       353769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       284125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1690435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  60945149700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  45559442881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  37101973936                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  29315523777                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172922090294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.566212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.608451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.599841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.544800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.579578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98967.778431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104318.755123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104876.272189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103178.262304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102294.433264                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                29                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          101                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             104                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3734000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3734000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           133                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.782946                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.781955                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 36970.297030                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35903.846154                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           81                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           81                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       449494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        20000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       508494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.155039                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.172932                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22474.700000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22108.434783                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                     9469647                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7287498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.299437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.750833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.106260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.730589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.044198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.031249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.366252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.986420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.927914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.324232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.105165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.036973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.031038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.436374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58717978                       # Number of tag accesses
system.l2.tags.data_accesses                 58717978                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1940288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40147648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28129216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        164096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      22827904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        171520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      18372160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    202553984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          314454656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1940288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       164096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       171520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2423744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22984768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22984768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         627307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         439519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         356686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         287065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3164906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4913354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       359137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             359137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         28494162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        589589577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2171109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        413092507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2409837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        335239919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2518862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        269804947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2974613054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4617933976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     28494162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2171109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2409837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2518862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35593971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      337543551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            337543551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      337543551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        28494162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       589589577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2171109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       413092507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2409837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       335239919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2518862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       269804947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2974613054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4955477527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    352143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    613311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    438096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    355081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    285484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3152180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000307431250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6990182                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             333451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4913358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     359137                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4913358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   359137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31341                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6994                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            213183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            202946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            216887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            219771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            212804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            542830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            525179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            393005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            355605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            427424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           384415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           349236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           225563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           202927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           183195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           227047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18611                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 199667642955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24410085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            291205461705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40898.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59648.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3848629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  320985                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4913358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               359137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  394678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  446919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  521497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  409860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  401543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  358597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  283169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  251268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  216562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  183643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 239492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 447990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 436512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 120226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  79421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  47773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1064549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.673726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.614725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.435294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        95491      8.97%      8.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       596093     55.99%     64.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77790      7.31%     72.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       106301      9.99%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46710      4.39%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20227      1.90%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22157      2.08%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15880      1.49%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        83900      7.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1064549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     226.366996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.336272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9688     44.92%     44.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5370     24.90%     69.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         4419     20.49%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          759      3.52%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          121      0.56%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           71      0.33%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          113      0.52%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          133      0.62%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          151      0.70%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          164      0.76%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          154      0.71%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          112      0.52%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           94      0.44%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           63      0.29%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           29      0.13%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           31      0.14%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           19      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           19      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            8      0.04%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            4      0.02%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           11      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           14      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18553     86.02%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              477      2.21%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1574      7.30%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              612      2.84%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              229      1.06%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.33%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              312449088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2005824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22537344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               314454912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22984768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4588.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       330.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4617.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    337.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68094317501                       # Total gap between requests
system.mem_ctrls.avgGap                      12915.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1939904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39251904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28038144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       164096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     22725184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       171520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     18270976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    201739520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22537344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 28488522.658149760216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 576435100.128418326378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2171109.080542573705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 411755066.558172881603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2409837.091996172443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 333731421.397462129593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2518862.483053721488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 268319006.385115176439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2962652217.101597309113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 330972891.028894007206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       627307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       439519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       356686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       287065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3164909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       359137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1234173014                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35966431556                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    114429653                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27634598693                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    129724393                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  22650421800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    142654703                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  17787283377                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 185545744516                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1734316072656                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40707.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57334.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49536.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62874.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50594.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63502.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53229.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61962.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58625.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4829121.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3872136240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2058089220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16817641680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          949810320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5375026800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30724546410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        274882080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60072132750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        882.191240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    460480061                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2273700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65360049439                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3728743620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1981874235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18039931140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          888391800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5375026800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30450095400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        505998720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60970061715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        895.377805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1064892281                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2273700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64755637219                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                650                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50152121.165644                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   125669512.113430                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    546978500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    51744638000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  16349591500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8950479                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8950479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8950479                       # number of overall hits
system.cpu1.icache.overall_hits::total        8950479                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5615                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5615                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5615                       # number of overall misses
system.cpu1.icache.overall_misses::total         5615                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    338321500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    338321500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    338321500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    338321500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8956094                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8956094                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8956094                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8956094                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000627                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000627                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000627                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000627                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60253.161175                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60253.161175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60253.161175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60253.161175                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5329                       # number of writebacks
system.cpu1.icache.writebacks::total             5329                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          286                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          286                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5329                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5329                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5329                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5329                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    317838000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    317838000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    317838000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    317838000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59643.085007                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59643.085007                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59643.085007                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59643.085007                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5329                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8950479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8950479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    338321500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    338321500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8956094                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8956094                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000627                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000627                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60253.161175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60253.161175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          286                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5329                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5329                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    317838000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    317838000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59643.085007                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59643.085007                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9016243                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5361                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1681.821115                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17917517                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17917517                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9367924                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9367924                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9367924                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9367924                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1739487                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1739487                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1739487                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1739487                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 125122703493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 125122703493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 125122703493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 125122703493                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11107411                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11107411                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11107411                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11107411                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156606                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71930.806895                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71930.806895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71930.806895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71930.806895                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3362131                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9069                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51303                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            106                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.534784                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.556604                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       737467                       # number of writebacks
system.cpu1.dcache.writebacks::total           737467                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1007981                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1007981                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1007981                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1007981                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       731506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       731506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       731506                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       731506                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57063114497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57063114497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57063114497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57063114497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.065857                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.065857                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.065857                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.065857                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78007.719003                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78007.719003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78007.719003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78007.719003                       # average overall mshr miss latency
system.cpu1.dcache.replacements                737467                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9150989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9150989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1521176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1521176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 108258542000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 108258542000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10672165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10672165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142537                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142537                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71167.663702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71167.663702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       809584                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       809584                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       711592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       711592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55478916000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55478916000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.066677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.066677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77964.502130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77964.502130                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       216935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        216935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       218311                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       218311                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  16864161493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16864161493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.501581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.501581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77248.336057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77248.336057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       198397                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       198397                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1584198497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1584198497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045753                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045753                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79551.998443                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79551.998443                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       303452                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       303452                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8927                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8927                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    145373000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145373000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       312379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       312379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.028577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16284.642097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16284.642097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8766                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8766                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    124567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    124567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028062                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028062                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14210.244125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14210.244125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       311360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       311360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          611                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          611                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5657000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5657000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       311971                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       311971                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001959                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001959                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9258.592471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9258.592471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          594                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          594                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5162000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5162000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001904                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001904                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8690.235690                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8690.235690                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1212000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1212000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1113000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1113000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          757                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          757                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      5281000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      5281000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1062                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1062                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.712806                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.712806                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6976.221929                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6976.221929                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          757                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          757                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      4524000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      4524000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.712806                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.712806                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5976.221929                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5976.221929                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.411082                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10727070                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           740417                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.487876                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.411082                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24206033                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24206033                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68094229500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3221999                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2854453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6928192                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5057313                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3115                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5851                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          243                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           105339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          105339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        297484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2924520                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       842762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3404190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2216913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1832259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1626837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9972596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35956672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    145031424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       682112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94398400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       708992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77997312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       726656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69251392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424752960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12357674                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23580544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15705257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.223019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.553942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12844034     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2542742     16.19%     97.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  78902      0.50%     98.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 157686      1.00%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  80502      0.51%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1391      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15705257                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6691097218                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         920659488                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8561347                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         817623187                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8734948                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1706031379                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         421576655                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1113885008                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8300244                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
