// Seed: 3827839128
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4
);
  wire id_6;
  nor primCall (id_2, id_0, id_6);
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7(
      .id_0(1'h0), .id_1(1)
  );
  assign module_0.type_1 = 0;
  assign id_2 = 1;
endmodule
