#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  7 01:46:10 2021
# Process ID: 10776
# Current directory: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10696 C:\Users\gao\Desktop\Computer-Orgnization-ARM-\Project\10.CPU_Mem\CPU_Mem.xpr
# Log file: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/vivado.log
# Journal file: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
file mkdir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1
file mkdir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new
close [ open C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc w ]
add_files -fileset constrs_1 C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc
refresh_design
launch_simulation
refresh_design
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
set_property -dict [list CONFIG.Write_Depth_A {128}] [get_ips Data_RAM]
generate_target all [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/ip/Data_RAM/Data_RAM.xci]
catch { config_ip_cache -export [get_ips -all Data_RAM] }
export_ip_user_files -of_objects [get_files C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/ip/Data_RAM/Data_RAM.xci] -no_script -sync -force -quiet
reset_run Data_RAM_synth_1
launch_runs Data_RAM_synth_1 -jobs 16
wait_on_run Data_RAM_synth_1
export_simulation -of_objects [get_files C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/ip/Data_RAM/Data_RAM.xci] -directory C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.ip_user_files -ipstatic_source_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/modelsim} {questa=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/questa} {riviera=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/riviera} {activehdl=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_CPU.tcl
close_sim
launch_simulation
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_top_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source tb_top_CPU.tcl
close_sim
