Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Risc_16_bit
Version: S-2021.06-SP5-3
Date   : Mon May 20 15:23:33 2024
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: DU/reg_file/reg_array_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DU/reg_file/reg_array_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Risc_16_bit        35000                 saed90nm_typ
  GPRs               8000                  saed90nm_typ
  Datapath_Unit      35000                 saed90nm_typ
  ALU                8000                  saed90nm_typ
  Data_Memory        8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DU/reg_file/reg_array_reg[0][1]/CLK (SDFFX1)            0.00       0.00 r
  DU/reg_file/reg_array_reg[0][1]/Q (SDFFX1)              0.17       0.17 f
  DU/reg_file/U309/Q (AO221X1)                            0.15       0.32 f
  DU/reg_file/U312/Q (OR2X1)                              0.16       0.48 f
  DU/reg_file/reg_read_data_1[1] (GPRs)                   0.00       0.48 f
  DU/alu_unit/a[1] (ALU)                                  0.00       0.48 f
  DU/alu_unit/add_16/A[1] (ALU_DW01_add_0_DW01_add_2)     0.00       0.48 f
  DU/alu_unit/add_16/U1_1/S (FADDX1)                      0.56       1.04 f
  DU/alu_unit/add_16/SUM[1] (ALU_DW01_add_0_DW01_add_2)
                                                          0.00       1.04 f
  DU/alu_unit/U80/Q (AO222X1)                             0.11       1.15 f
  DU/alu_unit/U143/QN (NOR2X0)                            0.09       1.24 r
  DU/alu_unit/U36/ZN (INVX0)                              0.12       1.36 f
  DU/alu_unit/result[1] (ALU)                             0.00       1.36 f
  DU/dm/mem_access_addr[1] (Data_Memory)                  0.00       1.36 f
  DU/dm/U134/ZN (INVX0)                                   0.14       1.50 r
  DU/dm/U308/Q (AND2X1)                                   0.13       1.63 r
  DU/dm/U277/Q (AND2X1)                                   0.14       1.77 r
  DU/dm/U356/Q (AO22X1)                                   0.19       1.96 r
  DU/dm/U357/Q (AO221X1)                                  0.13       2.08 r
  DU/dm/U358/Q (OR2X1)                                    0.12       2.20 r
  DU/dm/U279/Q (AND2X1)                                   0.09       2.29 r
  DU/dm/mem_read_data[9] (Data_Memory)                    0.00       2.29 r
  DU/U32/Q (AO22X1)                                       0.13       2.42 r
  DU/reg_file/reg_write_data[9] (GPRs)                    0.00       2.42 r
  DU/reg_file/U151/Q (AO22X1)                             0.15       2.57 r
  DU/reg_file/reg_array_reg[0][9]/D (SDFFX1)              0.03       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  DU/reg_file/reg_array_reg[0][9]/CLK (SDFFX1)            0.00      20.00 r
  library setup time                                     -0.11      19.89
  data required time                                                19.89
  --------------------------------------------------------------------------
  data required time                                                19.89
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.28


1
